-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "04/25/2018 07:24:53"

-- 
-- Device: Altera 10M50DAF672C7G Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_C2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_D3,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_F9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_Pipeline IS
    PORT (
	Clock : IN std_logic;
	Reset : IN std_logic;
	PC : BUFFER std_logic_vector(31 DOWNTO 0);
	nextPC : BUFFER std_logic_vector(31 DOWNTO 0);
	PC_i : BUFFER std_logic_vector(31 DOWNTO 0);
	Instruction : BUFFER std_logic_vector(31 DOWNTO 0);
	PC_Write : BUFFER std_logic;
	IF_ID_Write : BUFFER std_logic;
	IF_Flush : BUFFER std_logic;
	ID_EX_RegDst : BUFFER std_logic;
	ID_EX_Jump : BUFFER std_logic;
	ID_EX_Branch_eq : BUFFER std_logic;
	ID_EX_Branch_ne : BUFFER std_logic;
	ID_EX_MemRead : BUFFER std_logic;
	ID_EX_MemWrite : BUFFER std_logic;
	ID_EX_ALUOp : BUFFER std_logic_vector(1 DOWNTO 0);
	ID_EX_MemtoReg : BUFFER std_logic;
	ID_EX_ALUSrc : BUFFER std_logic;
	ID_EX_RegWrite : BUFFER std_logic;
	Flush : BUFFER std_logic;
	EX_MEM_Flush : BUFFER std_logic;
	read_register_1 : BUFFER std_logic_vector(4 DOWNTO 0);
	read_register_2 : BUFFER std_logic_vector(4 DOWNTO 0);
	write_register : BUFFER std_logic_vector(4 DOWNTO 0);
	FWD_Data_A : BUFFER std_logic_vector(31 DOWNTO 0);
	FWD_Data_B : BUFFER std_logic_vector(31 DOWNTO 0);
	read_data_1 : BUFFER std_logic_vector(31 DOWNTO 0);
	read_data_2 : BUFFER std_logic_vector(31 DOWNTO 0);
	EX_MEM_nextPC : BUFFER std_logic_vector(31 DOWNTO 0);
	ID_EX_Rs : BUFFER std_logic_vector(4 DOWNTO 0);
	ID_EX_Rt : BUFFER std_logic_vector(4 DOWNTO 0);
	ID_EX_Rd : BUFFER std_logic_vector(4 DOWNTO 0);
	EX_MEM_ALU_result : BUFFER std_logic_vector(31 DOWNTO 0);
	MEM_WB_ALU_result : BUFFER std_logic_vector(31 DOWNTO 0);
	FWD_A : BUFFER std_logic_vector(1 DOWNTO 0);
	FWD_B : BUFFER std_logic_vector(1 DOWNTO 0);
	Final_Jump : BUFFER std_logic;
	EX_MEM_RegWrite : BUFFER std_logic;
	MEM_WB_RegWrite : BUFFER std_logic;
	EX_MEM_MemtoReg : BUFFER std_logic;
	MEM_WB_MemtoReg : BUFFER std_logic;
	EX_MEM_MemRead : BUFFER std_logic;
	EX_MEM_MemWrite : BUFFER std_logic;
	EX_MEM_Branch_eq : BUFFER std_logic;
	EX_MEM_Branch_ne : BUFFER std_logic;
	Zero : BUFFER std_logic;
	EX_MEM_Zero : BUFFER std_logic;
	PC_Src : BUFFER std_logic;
	EX_MEM_write_register : BUFFER std_logic_vector(4 DOWNTO 0);
	MEM_WB_write_register : BUFFER std_logic_vector(4 DOWNTO 0);
	MEM_WB_read_data : BUFFER std_logic_vector(31 DOWNTO 0);
	MEM_WB_write_data : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END MIPS_Pipeline;

-- Design Ports Information
-- PC[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[1]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[2]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[3]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[4]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[5]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[6]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[7]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[8]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[9]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[10]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[11]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[12]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[13]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[14]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[15]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[16]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[17]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[18]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[19]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[20]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[21]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[22]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[23]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[24]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[25]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[26]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[27]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[28]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[29]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[30]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[31]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[0]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[2]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[3]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[4]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[6]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[7]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[8]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[9]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[11]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[12]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[13]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[14]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[15]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[16]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[17]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[18]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[19]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[20]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[21]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[22]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[23]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[24]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[25]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[26]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[27]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[28]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[29]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[30]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- nextPC[31]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[0]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[3]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[4]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[5]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[6]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[7]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[8]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[9]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[10]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[11]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[12]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[13]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[14]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[15]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[16]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[17]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[18]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[19]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[20]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[21]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[22]	=>  Location: PIN_W23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[23]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[24]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[25]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[26]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[27]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[28]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[29]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[30]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_i[31]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[3]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[5]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[9]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[10]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[11]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[12]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[13]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[14]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[15]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[16]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[17]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[18]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[19]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[20]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[21]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[22]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[23]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[25]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[26]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[27]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[28]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[29]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[30]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction[31]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_Write	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IF_ID_Write	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IF_Flush	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_RegDst	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Jump	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Branch_eq	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Branch_ne	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_MemRead	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_MemWrite	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_ALUOp[0]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_ALUOp[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_MemtoReg	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_ALUSrc	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_RegWrite	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Flush	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_Flush	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_1[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_1[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_1[2]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_1[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_1[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_2[0]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_2[1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_2[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_2[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_register_2[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_register[0]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_register[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_register[2]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_register[3]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write_register[4]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[1]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[2]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[3]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[6]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[7]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[8]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[9]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[10]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[11]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[12]	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[13]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[14]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[16]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[17]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[18]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[19]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[20]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[21]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[22]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[23]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[24]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[25]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[26]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[27]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[28]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[29]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[30]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_A[31]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[3]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[4]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[6]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[7]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[9]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[10]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[11]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[12]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[13]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[14]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[15]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[16]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[17]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[18]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[19]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[20]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[21]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[22]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[23]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[24]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[25]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[26]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[27]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[28]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[29]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[30]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_Data_B[31]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[0]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[1]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[4]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[5]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[6]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[7]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[8]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[9]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[10]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[12]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[13]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[15]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[16]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[17]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[18]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[19]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[20]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[21]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[22]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[23]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[24]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[25]	=>  Location: PIN_N10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[26]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[27]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[28]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[29]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[30]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_1[31]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[0]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[4]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[6]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[8]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[9]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[10]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[11]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[13]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[14]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[15]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[16]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[17]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[18]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[19]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[20]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[21]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[22]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[23]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[24]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[25]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[26]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[27]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[28]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[29]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[30]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read_data_2[31]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[0]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[1]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[2]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[3]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[5]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[6]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[7]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[8]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[9]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[10]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[11]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[13]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[15]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[16]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[17]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[18]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[19]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[20]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[21]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[22]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[23]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[24]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[25]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[26]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[27]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[28]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[29]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[30]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_nextPC[31]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rs[0]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rs[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rs[2]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rs[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rs[4]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rt[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rt[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rt[2]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rt[3]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rt[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rd[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rd[1]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rd[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rd[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ID_EX_Rd[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[1]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[4]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[6]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[8]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[9]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[10]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[11]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[12]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[13]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[14]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[15]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[16]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[17]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[18]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[19]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[20]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[21]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[22]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[23]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[24]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[25]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[26]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[27]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[28]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[29]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[30]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_ALU_result[31]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[0]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[3]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[4]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[5]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[6]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[8]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[10]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[12]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[13]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[15]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[16]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[17]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[18]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[19]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[20]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[21]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[22]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[23]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[24]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[25]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[26]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[27]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[28]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[29]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[30]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_ALU_result[31]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_A[0]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_A[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_B[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FWD_B[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Final_Jump	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_RegWrite	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_RegWrite	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_MemtoReg	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_MemtoReg	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_MemRead	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_MemWrite	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_Branch_eq	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_Branch_ne	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Zero	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_Zero	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_Src	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_write_register[0]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_write_register[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_write_register[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_write_register[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EX_MEM_write_register[4]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_register[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_register[1]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_register[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_register[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_register[4]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[0]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[1]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[2]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[4]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[6]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[7]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[8]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[9]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[10]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[11]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[13]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[14]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[15]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[16]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[17]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[18]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[19]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[20]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[21]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[22]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[23]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[24]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[25]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[26]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[27]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[28]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[29]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[30]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_read_data[31]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[0]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[4]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[6]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[8]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[10]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[11]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[12]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[13]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[14]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[15]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[16]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[17]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[18]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[19]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[20]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[21]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[22]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[23]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[24]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[25]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[26]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[27]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[28]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[29]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[30]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MEM_WB_write_data[31]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clock	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reset	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MIPS_Pipeline IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Clock : std_logic;
SIGNAL ww_Reset : std_logic;
SIGNAL ww_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_nextPC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PC_i : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PC_Write : std_logic;
SIGNAL ww_IF_ID_Write : std_logic;
SIGNAL ww_IF_Flush : std_logic;
SIGNAL ww_ID_EX_RegDst : std_logic;
SIGNAL ww_ID_EX_Jump : std_logic;
SIGNAL ww_ID_EX_Branch_eq : std_logic;
SIGNAL ww_ID_EX_Branch_ne : std_logic;
SIGNAL ww_ID_EX_MemRead : std_logic;
SIGNAL ww_ID_EX_MemWrite : std_logic;
SIGNAL ww_ID_EX_ALUOp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ID_EX_MemtoReg : std_logic;
SIGNAL ww_ID_EX_ALUSrc : std_logic;
SIGNAL ww_ID_EX_RegWrite : std_logic;
SIGNAL ww_Flush : std_logic;
SIGNAL ww_EX_MEM_Flush : std_logic;
SIGNAL ww_read_register_1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_read_register_2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_write_register : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_FWD_Data_A : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_FWD_Data_B : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_EX_MEM_nextPC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ID_EX_Rs : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ID_EX_Rt : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ID_EX_Rd : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_EX_MEM_ALU_result : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEM_WB_ALU_result : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_FWD_A : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_FWD_B : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_Final_Jump : std_logic;
SIGNAL ww_EX_MEM_RegWrite : std_logic;
SIGNAL ww_MEM_WB_RegWrite : std_logic;
SIGNAL ww_EX_MEM_MemtoReg : std_logic;
SIGNAL ww_MEM_WB_MemtoReg : std_logic;
SIGNAL ww_EX_MEM_MemRead : std_logic;
SIGNAL ww_EX_MEM_MemWrite : std_logic;
SIGNAL ww_EX_MEM_Branch_eq : std_logic;
SIGNAL ww_EX_MEM_Branch_ne : std_logic;
SIGNAL ww_Zero : std_logic;
SIGNAL ww_EX_MEM_Zero : std_logic;
SIGNAL ww_PC_Src : std_logic;
SIGNAL ww_EX_MEM_write_register : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_MEM_WB_write_register : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_MEM_WB_read_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEM_WB_write_data : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \PC[0]~output_o\ : std_logic;
SIGNAL \PC[1]~output_o\ : std_logic;
SIGNAL \PC[2]~output_o\ : std_logic;
SIGNAL \PC[3]~output_o\ : std_logic;
SIGNAL \PC[4]~output_o\ : std_logic;
SIGNAL \PC[5]~output_o\ : std_logic;
SIGNAL \PC[6]~output_o\ : std_logic;
SIGNAL \PC[7]~output_o\ : std_logic;
SIGNAL \PC[8]~output_o\ : std_logic;
SIGNAL \PC[9]~output_o\ : std_logic;
SIGNAL \PC[10]~output_o\ : std_logic;
SIGNAL \PC[11]~output_o\ : std_logic;
SIGNAL \PC[12]~output_o\ : std_logic;
SIGNAL \PC[13]~output_o\ : std_logic;
SIGNAL \PC[14]~output_o\ : std_logic;
SIGNAL \PC[15]~output_o\ : std_logic;
SIGNAL \PC[16]~output_o\ : std_logic;
SIGNAL \PC[17]~output_o\ : std_logic;
SIGNAL \PC[18]~output_o\ : std_logic;
SIGNAL \PC[19]~output_o\ : std_logic;
SIGNAL \PC[20]~output_o\ : std_logic;
SIGNAL \PC[21]~output_o\ : std_logic;
SIGNAL \PC[22]~output_o\ : std_logic;
SIGNAL \PC[23]~output_o\ : std_logic;
SIGNAL \PC[24]~output_o\ : std_logic;
SIGNAL \PC[25]~output_o\ : std_logic;
SIGNAL \PC[26]~output_o\ : std_logic;
SIGNAL \PC[27]~output_o\ : std_logic;
SIGNAL \PC[28]~output_o\ : std_logic;
SIGNAL \PC[29]~output_o\ : std_logic;
SIGNAL \PC[30]~output_o\ : std_logic;
SIGNAL \PC[31]~output_o\ : std_logic;
SIGNAL \nextPC[0]~output_o\ : std_logic;
SIGNAL \nextPC[1]~output_o\ : std_logic;
SIGNAL \nextPC[2]~output_o\ : std_logic;
SIGNAL \nextPC[3]~output_o\ : std_logic;
SIGNAL \nextPC[4]~output_o\ : std_logic;
SIGNAL \nextPC[5]~output_o\ : std_logic;
SIGNAL \nextPC[6]~output_o\ : std_logic;
SIGNAL \nextPC[7]~output_o\ : std_logic;
SIGNAL \nextPC[8]~output_o\ : std_logic;
SIGNAL \nextPC[9]~output_o\ : std_logic;
SIGNAL \nextPC[10]~output_o\ : std_logic;
SIGNAL \nextPC[11]~output_o\ : std_logic;
SIGNAL \nextPC[12]~output_o\ : std_logic;
SIGNAL \nextPC[13]~output_o\ : std_logic;
SIGNAL \nextPC[14]~output_o\ : std_logic;
SIGNAL \nextPC[15]~output_o\ : std_logic;
SIGNAL \nextPC[16]~output_o\ : std_logic;
SIGNAL \nextPC[17]~output_o\ : std_logic;
SIGNAL \nextPC[18]~output_o\ : std_logic;
SIGNAL \nextPC[19]~output_o\ : std_logic;
SIGNAL \nextPC[20]~output_o\ : std_logic;
SIGNAL \nextPC[21]~output_o\ : std_logic;
SIGNAL \nextPC[22]~output_o\ : std_logic;
SIGNAL \nextPC[23]~output_o\ : std_logic;
SIGNAL \nextPC[24]~output_o\ : std_logic;
SIGNAL \nextPC[25]~output_o\ : std_logic;
SIGNAL \nextPC[26]~output_o\ : std_logic;
SIGNAL \nextPC[27]~output_o\ : std_logic;
SIGNAL \nextPC[28]~output_o\ : std_logic;
SIGNAL \nextPC[29]~output_o\ : std_logic;
SIGNAL \nextPC[30]~output_o\ : std_logic;
SIGNAL \nextPC[31]~output_o\ : std_logic;
SIGNAL \PC_i[0]~output_o\ : std_logic;
SIGNAL \PC_i[1]~output_o\ : std_logic;
SIGNAL \PC_i[2]~output_o\ : std_logic;
SIGNAL \PC_i[3]~output_o\ : std_logic;
SIGNAL \PC_i[4]~output_o\ : std_logic;
SIGNAL \PC_i[5]~output_o\ : std_logic;
SIGNAL \PC_i[6]~output_o\ : std_logic;
SIGNAL \PC_i[7]~output_o\ : std_logic;
SIGNAL \PC_i[8]~output_o\ : std_logic;
SIGNAL \PC_i[9]~output_o\ : std_logic;
SIGNAL \PC_i[10]~output_o\ : std_logic;
SIGNAL \PC_i[11]~output_o\ : std_logic;
SIGNAL \PC_i[12]~output_o\ : std_logic;
SIGNAL \PC_i[13]~output_o\ : std_logic;
SIGNAL \PC_i[14]~output_o\ : std_logic;
SIGNAL \PC_i[15]~output_o\ : std_logic;
SIGNAL \PC_i[16]~output_o\ : std_logic;
SIGNAL \PC_i[17]~output_o\ : std_logic;
SIGNAL \PC_i[18]~output_o\ : std_logic;
SIGNAL \PC_i[19]~output_o\ : std_logic;
SIGNAL \PC_i[20]~output_o\ : std_logic;
SIGNAL \PC_i[21]~output_o\ : std_logic;
SIGNAL \PC_i[22]~output_o\ : std_logic;
SIGNAL \PC_i[23]~output_o\ : std_logic;
SIGNAL \PC_i[24]~output_o\ : std_logic;
SIGNAL \PC_i[25]~output_o\ : std_logic;
SIGNAL \PC_i[26]~output_o\ : std_logic;
SIGNAL \PC_i[27]~output_o\ : std_logic;
SIGNAL \PC_i[28]~output_o\ : std_logic;
SIGNAL \PC_i[29]~output_o\ : std_logic;
SIGNAL \PC_i[30]~output_o\ : std_logic;
SIGNAL \PC_i[31]~output_o\ : std_logic;
SIGNAL \Instruction[0]~output_o\ : std_logic;
SIGNAL \Instruction[1]~output_o\ : std_logic;
SIGNAL \Instruction[2]~output_o\ : std_logic;
SIGNAL \Instruction[3]~output_o\ : std_logic;
SIGNAL \Instruction[4]~output_o\ : std_logic;
SIGNAL \Instruction[5]~output_o\ : std_logic;
SIGNAL \Instruction[6]~output_o\ : std_logic;
SIGNAL \Instruction[7]~output_o\ : std_logic;
SIGNAL \Instruction[8]~output_o\ : std_logic;
SIGNAL \Instruction[9]~output_o\ : std_logic;
SIGNAL \Instruction[10]~output_o\ : std_logic;
SIGNAL \Instruction[11]~output_o\ : std_logic;
SIGNAL \Instruction[12]~output_o\ : std_logic;
SIGNAL \Instruction[13]~output_o\ : std_logic;
SIGNAL \Instruction[14]~output_o\ : std_logic;
SIGNAL \Instruction[15]~output_o\ : std_logic;
SIGNAL \Instruction[16]~output_o\ : std_logic;
SIGNAL \Instruction[17]~output_o\ : std_logic;
SIGNAL \Instruction[18]~output_o\ : std_logic;
SIGNAL \Instruction[19]~output_o\ : std_logic;
SIGNAL \Instruction[20]~output_o\ : std_logic;
SIGNAL \Instruction[21]~output_o\ : std_logic;
SIGNAL \Instruction[22]~output_o\ : std_logic;
SIGNAL \Instruction[23]~output_o\ : std_logic;
SIGNAL \Instruction[24]~output_o\ : std_logic;
SIGNAL \Instruction[25]~output_o\ : std_logic;
SIGNAL \Instruction[26]~output_o\ : std_logic;
SIGNAL \Instruction[27]~output_o\ : std_logic;
SIGNAL \Instruction[28]~output_o\ : std_logic;
SIGNAL \Instruction[29]~output_o\ : std_logic;
SIGNAL \Instruction[30]~output_o\ : std_logic;
SIGNAL \Instruction[31]~output_o\ : std_logic;
SIGNAL \PC_Write~output_o\ : std_logic;
SIGNAL \IF_ID_Write~output_o\ : std_logic;
SIGNAL \IF_Flush~output_o\ : std_logic;
SIGNAL \ID_EX_RegDst~output_o\ : std_logic;
SIGNAL \ID_EX_Jump~output_o\ : std_logic;
SIGNAL \ID_EX_Branch_eq~output_o\ : std_logic;
SIGNAL \ID_EX_Branch_ne~output_o\ : std_logic;
SIGNAL \ID_EX_MemRead~output_o\ : std_logic;
SIGNAL \ID_EX_MemWrite~output_o\ : std_logic;
SIGNAL \ID_EX_ALUOp[0]~output_o\ : std_logic;
SIGNAL \ID_EX_ALUOp[1]~output_o\ : std_logic;
SIGNAL \ID_EX_MemtoReg~output_o\ : std_logic;
SIGNAL \ID_EX_ALUSrc~output_o\ : std_logic;
SIGNAL \ID_EX_RegWrite~output_o\ : std_logic;
SIGNAL \Flush~output_o\ : std_logic;
SIGNAL \EX_MEM_Flush~output_o\ : std_logic;
SIGNAL \read_register_1[0]~output_o\ : std_logic;
SIGNAL \read_register_1[1]~output_o\ : std_logic;
SIGNAL \read_register_1[2]~output_o\ : std_logic;
SIGNAL \read_register_1[3]~output_o\ : std_logic;
SIGNAL \read_register_1[4]~output_o\ : std_logic;
SIGNAL \read_register_2[0]~output_o\ : std_logic;
SIGNAL \read_register_2[1]~output_o\ : std_logic;
SIGNAL \read_register_2[2]~output_o\ : std_logic;
SIGNAL \read_register_2[3]~output_o\ : std_logic;
SIGNAL \read_register_2[4]~output_o\ : std_logic;
SIGNAL \write_register[0]~output_o\ : std_logic;
SIGNAL \write_register[1]~output_o\ : std_logic;
SIGNAL \write_register[2]~output_o\ : std_logic;
SIGNAL \write_register[3]~output_o\ : std_logic;
SIGNAL \write_register[4]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[0]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[1]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[2]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[3]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[4]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[5]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[6]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[7]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[8]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[9]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[10]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[11]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[12]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[13]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[14]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[15]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[16]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[17]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[18]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[19]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[20]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[21]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[22]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[23]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[24]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[25]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[26]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[27]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[28]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[29]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[30]~output_o\ : std_logic;
SIGNAL \FWD_Data_A[31]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[0]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[1]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[2]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[3]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[4]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[5]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[6]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[7]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[8]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[9]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[10]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[11]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[12]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[13]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[14]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[15]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[16]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[17]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[18]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[19]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[20]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[21]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[22]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[23]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[24]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[25]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[26]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[27]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[28]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[29]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[30]~output_o\ : std_logic;
SIGNAL \FWD_Data_B[31]~output_o\ : std_logic;
SIGNAL \read_data_1[0]~output_o\ : std_logic;
SIGNAL \read_data_1[1]~output_o\ : std_logic;
SIGNAL \read_data_1[2]~output_o\ : std_logic;
SIGNAL \read_data_1[3]~output_o\ : std_logic;
SIGNAL \read_data_1[4]~output_o\ : std_logic;
SIGNAL \read_data_1[5]~output_o\ : std_logic;
SIGNAL \read_data_1[6]~output_o\ : std_logic;
SIGNAL \read_data_1[7]~output_o\ : std_logic;
SIGNAL \read_data_1[8]~output_o\ : std_logic;
SIGNAL \read_data_1[9]~output_o\ : std_logic;
SIGNAL \read_data_1[10]~output_o\ : std_logic;
SIGNAL \read_data_1[11]~output_o\ : std_logic;
SIGNAL \read_data_1[12]~output_o\ : std_logic;
SIGNAL \read_data_1[13]~output_o\ : std_logic;
SIGNAL \read_data_1[14]~output_o\ : std_logic;
SIGNAL \read_data_1[15]~output_o\ : std_logic;
SIGNAL \read_data_1[16]~output_o\ : std_logic;
SIGNAL \read_data_1[17]~output_o\ : std_logic;
SIGNAL \read_data_1[18]~output_o\ : std_logic;
SIGNAL \read_data_1[19]~output_o\ : std_logic;
SIGNAL \read_data_1[20]~output_o\ : std_logic;
SIGNAL \read_data_1[21]~output_o\ : std_logic;
SIGNAL \read_data_1[22]~output_o\ : std_logic;
SIGNAL \read_data_1[23]~output_o\ : std_logic;
SIGNAL \read_data_1[24]~output_o\ : std_logic;
SIGNAL \read_data_1[25]~output_o\ : std_logic;
SIGNAL \read_data_1[26]~output_o\ : std_logic;
SIGNAL \read_data_1[27]~output_o\ : std_logic;
SIGNAL \read_data_1[28]~output_o\ : std_logic;
SIGNAL \read_data_1[29]~output_o\ : std_logic;
SIGNAL \read_data_1[30]~output_o\ : std_logic;
SIGNAL \read_data_1[31]~output_o\ : std_logic;
SIGNAL \read_data_2[0]~output_o\ : std_logic;
SIGNAL \read_data_2[1]~output_o\ : std_logic;
SIGNAL \read_data_2[2]~output_o\ : std_logic;
SIGNAL \read_data_2[3]~output_o\ : std_logic;
SIGNAL \read_data_2[4]~output_o\ : std_logic;
SIGNAL \read_data_2[5]~output_o\ : std_logic;
SIGNAL \read_data_2[6]~output_o\ : std_logic;
SIGNAL \read_data_2[7]~output_o\ : std_logic;
SIGNAL \read_data_2[8]~output_o\ : std_logic;
SIGNAL \read_data_2[9]~output_o\ : std_logic;
SIGNAL \read_data_2[10]~output_o\ : std_logic;
SIGNAL \read_data_2[11]~output_o\ : std_logic;
SIGNAL \read_data_2[12]~output_o\ : std_logic;
SIGNAL \read_data_2[13]~output_o\ : std_logic;
SIGNAL \read_data_2[14]~output_o\ : std_logic;
SIGNAL \read_data_2[15]~output_o\ : std_logic;
SIGNAL \read_data_2[16]~output_o\ : std_logic;
SIGNAL \read_data_2[17]~output_o\ : std_logic;
SIGNAL \read_data_2[18]~output_o\ : std_logic;
SIGNAL \read_data_2[19]~output_o\ : std_logic;
SIGNAL \read_data_2[20]~output_o\ : std_logic;
SIGNAL \read_data_2[21]~output_o\ : std_logic;
SIGNAL \read_data_2[22]~output_o\ : std_logic;
SIGNAL \read_data_2[23]~output_o\ : std_logic;
SIGNAL \read_data_2[24]~output_o\ : std_logic;
SIGNAL \read_data_2[25]~output_o\ : std_logic;
SIGNAL \read_data_2[26]~output_o\ : std_logic;
SIGNAL \read_data_2[27]~output_o\ : std_logic;
SIGNAL \read_data_2[28]~output_o\ : std_logic;
SIGNAL \read_data_2[29]~output_o\ : std_logic;
SIGNAL \read_data_2[30]~output_o\ : std_logic;
SIGNAL \read_data_2[31]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[0]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[1]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[2]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[3]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[4]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[5]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[6]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[7]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[8]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[9]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[10]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[11]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[12]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[13]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[14]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[15]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[16]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[17]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[18]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[19]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[20]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[21]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[22]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[23]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[24]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[25]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[26]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[27]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[28]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[29]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[30]~output_o\ : std_logic;
SIGNAL \EX_MEM_nextPC[31]~output_o\ : std_logic;
SIGNAL \ID_EX_Rs[0]~output_o\ : std_logic;
SIGNAL \ID_EX_Rs[1]~output_o\ : std_logic;
SIGNAL \ID_EX_Rs[2]~output_o\ : std_logic;
SIGNAL \ID_EX_Rs[3]~output_o\ : std_logic;
SIGNAL \ID_EX_Rs[4]~output_o\ : std_logic;
SIGNAL \ID_EX_Rt[0]~output_o\ : std_logic;
SIGNAL \ID_EX_Rt[1]~output_o\ : std_logic;
SIGNAL \ID_EX_Rt[2]~output_o\ : std_logic;
SIGNAL \ID_EX_Rt[3]~output_o\ : std_logic;
SIGNAL \ID_EX_Rt[4]~output_o\ : std_logic;
SIGNAL \ID_EX_Rd[0]~output_o\ : std_logic;
SIGNAL \ID_EX_Rd[1]~output_o\ : std_logic;
SIGNAL \ID_EX_Rd[2]~output_o\ : std_logic;
SIGNAL \ID_EX_Rd[3]~output_o\ : std_logic;
SIGNAL \ID_EX_Rd[4]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[0]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[1]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[2]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[3]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[4]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[5]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[6]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[7]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[8]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[9]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[10]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[11]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[12]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[13]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[14]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[15]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[16]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[17]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[18]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[19]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[20]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[21]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[22]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[23]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[24]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[25]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[26]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[27]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[28]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[29]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[30]~output_o\ : std_logic;
SIGNAL \EX_MEM_ALU_result[31]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[0]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[1]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[2]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[3]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[4]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[5]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[6]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[7]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[8]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[9]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[10]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[11]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[12]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[13]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[14]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[15]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[16]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[17]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[18]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[19]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[20]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[21]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[22]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[23]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[24]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[25]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[26]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[27]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[28]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[29]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[30]~output_o\ : std_logic;
SIGNAL \MEM_WB_ALU_result[31]~output_o\ : std_logic;
SIGNAL \FWD_A[0]~output_o\ : std_logic;
SIGNAL \FWD_A[1]~output_o\ : std_logic;
SIGNAL \FWD_B[0]~output_o\ : std_logic;
SIGNAL \FWD_B[1]~output_o\ : std_logic;
SIGNAL \Final_Jump~output_o\ : std_logic;
SIGNAL \EX_MEM_RegWrite~output_o\ : std_logic;
SIGNAL \MEM_WB_RegWrite~output_o\ : std_logic;
SIGNAL \EX_MEM_MemtoReg~output_o\ : std_logic;
SIGNAL \MEM_WB_MemtoReg~output_o\ : std_logic;
SIGNAL \EX_MEM_MemRead~output_o\ : std_logic;
SIGNAL \EX_MEM_MemWrite~output_o\ : std_logic;
SIGNAL \EX_MEM_Branch_eq~output_o\ : std_logic;
SIGNAL \EX_MEM_Branch_ne~output_o\ : std_logic;
SIGNAL \Zero~output_o\ : std_logic;
SIGNAL \EX_MEM_Zero~output_o\ : std_logic;
SIGNAL \PC_Src~output_o\ : std_logic;
SIGNAL \EX_MEM_write_register[0]~output_o\ : std_logic;
SIGNAL \EX_MEM_write_register[1]~output_o\ : std_logic;
SIGNAL \EX_MEM_write_register[2]~output_o\ : std_logic;
SIGNAL \EX_MEM_write_register[3]~output_o\ : std_logic;
SIGNAL \EX_MEM_write_register[4]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_register[0]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_register[1]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_register[2]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_register[3]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_register[4]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[0]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[1]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[2]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[3]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[4]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[5]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[6]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[7]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[8]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[9]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[10]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[11]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[12]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[13]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[14]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[15]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[16]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[17]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[18]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[19]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[20]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[21]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[22]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[23]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[24]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[25]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[26]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[27]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[28]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[29]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[30]~output_o\ : std_logic;
SIGNAL \MEM_WB_read_data[31]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[0]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[1]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[2]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[3]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[4]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[5]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[6]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[7]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[8]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[9]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[10]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[11]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[12]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[13]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[14]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[15]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[16]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[17]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[18]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[19]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[20]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[21]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[22]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[23]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[24]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[25]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[26]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[27]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[28]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[29]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[30]~output_o\ : std_logic;
SIGNAL \MEM_WB_write_data[31]~output_o\ : std_logic;
SIGNAL \Clock~input_o\ : std_logic;
SIGNAL \Clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \HDU2|IF_Flush_2~feeder_combout\ : std_logic;
SIGNAL \HDU2|IF_Flush_2~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Add0|Result[2]~1\ : std_logic;
SIGNAL \Add0|Result[3]~2_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~2_combout\ : std_logic;
SIGNAL \Add0|Result[3]~3\ : std_logic;
SIGNAL \Add0|Result[4]~4_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~3_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[4]~feeder_combout\ : std_logic;
SIGNAL \Add0|Result[4]~5\ : std_logic;
SIGNAL \Add0|Result[5]~7\ : std_logic;
SIGNAL \Add0|Result[6]~9\ : std_logic;
SIGNAL \Add0|Result[7]~10_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~6_combout\ : std_logic;
SIGNAL \Add0|Result[7]~11\ : std_logic;
SIGNAL \Add0|Result[8]~13\ : std_logic;
SIGNAL \Add0|Result[9]~14_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~8_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~24_combout\ : std_logic;
SIGNAL \Add0|Result[8]~12_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~7_combout\ : std_logic;
SIGNAL \Add0|Result[6]~8_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~5_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[6]~feeder_combout\ : std_logic;
SIGNAL \Add0|Result[5]~6_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~4_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[5]~feeder_combout\ : std_logic;
SIGNAL \Add0|Result[2]~0_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~1_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[2]~feeder_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~31_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[2]~32\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[3]~34\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[4]~36\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[5]~38\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[6]~40\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[7]~42\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[8]~44\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[9]~45_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[9]~8_combout\ : std_logic;
SIGNAL \Reset~input_o\ : std_logic;
SIGNAL \Reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~25_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[8]~43_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[8]~7_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~26_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[7]~41_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[7]~6_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~27_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[6]~39_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[6]~5_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~28_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_extend_value[3]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[5]~37_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[5]~4_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~29_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[4]~35_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[4]~3_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~30_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[3]~33_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[3]~2_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~12_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~13_combout\ : std_logic;
SIGNAL \HDU1|IF_ID_Write~0_combout\ : std_logic;
SIGNAL \Control_U|Branch_eq~0_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~11_combout\ : std_logic;
SIGNAL \Control_U|Branch_eq~1_combout\ : std_logic;
SIGNAL \Control_U|Branch_eq~q\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_eq~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_eq~q\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~15_combout\ : std_logic;
SIGNAL \Control_U|Equal1~0_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~10_combout\ : std_logic;
SIGNAL \Control_U|Equal1~1_combout\ : std_logic;
SIGNAL \Control_U|RegWrite~0_combout\ : std_logic;
SIGNAL \Control_U|RegWrite~q\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_RegWrite~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_RegWrite~q\ : std_logic;
SIGNAL \Control_U|RegDst~0_combout\ : std_logic;
SIGNAL \Control_U|RegDst~1_combout\ : std_logic;
SIGNAL \Control_U|RegDst~q\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~9_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~20_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_extend_value[31]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_register~2_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~8_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~18_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_register~3_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~7_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~19_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_register~4_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~17_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_extend_value[12]~feeder_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~5_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_register~1_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~16_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_register~0_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A~1_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~0_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~1_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A[1]~0_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A[1]~2_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~3_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~2_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_Rs[2]~feeder_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A[1]~3_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~4_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A[0]~6_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_RegWrite~q\ : std_logic;
SIGNAL \FWD_U|Equal0~0_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A[0]~5_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A[0]~4_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A[0]~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ : std_logic;
SIGNAL \ALUctrl_0|Equal5~0_combout\ : std_logic;
SIGNAL \ALUctrl_0|ALU_Ctrl~2_combout\ : std_logic;
SIGNAL \ALUctrl_0|comb~8_combout\ : std_logic;
SIGNAL \ALUctrl_0|ALU_Ctrl[2]~3_combout\ : std_logic;
SIGNAL \ALUctrl_0|comb~9_combout\ : std_logic;
SIGNAL \ALUctrl_0|ALU_Ctrl[3]~0_combout\ : std_logic;
SIGNAL \ALUctrl_0|comb~11_combout\ : std_logic;
SIGNAL \ALUctrl_0|comb~10_combout\ : std_logic;
SIGNAL \ALUctrl_0|ALU_Ctrl[3]~1_combout\ : std_logic;
SIGNAL \ALUctrl_0|comb~7_combout\ : std_logic;
SIGNAL \ALUctrl_0|comb~6_combout\ : std_logic;
SIGNAL \ALU_exc|Mux20~5_combout\ : std_logic;
SIGNAL \ALUctrl_0|comb~4_combout\ : std_logic;
SIGNAL \ALUctrl_0|comb~5_combout\ : std_logic;
SIGNAL \Control_U|MemRead~0_combout\ : std_logic;
SIGNAL \Control_U|MemRead~q\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_MemtoReg~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_MemtoReg~q\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_MemtoReg~q\ : std_logic;
SIGNAL \Control_U|MemWrite~1_combout\ : std_logic;
SIGNAL \Control_U|ALUSrc~q\ : std_logic;
SIGNAL \FWD_U|FWD_B[1]~2_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[1]~8_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[1]~0_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[1]~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ : std_logic;
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[31]~feeder_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~15_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~11_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~17_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~18_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~12_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~9_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~0_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~5_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~13_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~2_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~13_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~14_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~3_combout\ : std_logic;
SIGNAL \FWD_U|Equal0~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux0~19_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[1]~1_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[31]~62_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[0]~5_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[0]~6_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[0]~4_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[0]~7_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[31]~63_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[31]~17_combout\ : std_logic;
SIGNAL \ALU_exc|Mux0~7_combout\ : std_logic;
SIGNAL \ALU_exc|Mux20~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux20~1_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~96_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[30]~feeder_combout\ : std_logic;
SIGNAL \Control_U|MemWrite~0_combout\ : std_logic;
SIGNAL \Control_U|MemWrite~q\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_MemWrite~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_MemWrite~q\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_MemRead~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_MemRead~q\ : std_logic;
SIGNAL \ALU_exc|Mux20~3_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~0_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[2]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[5]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~1_combout\ : std_logic;
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[3]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux28~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[3]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[3]~6_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[3]~7_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux27~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[4]~8_combout\ : std_logic;
SIGNAL \FWD_U|FWD_B[0]~9_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~4_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux25~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[6]~12_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux24~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[7]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[7]~14_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~7_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~23_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_extend_value[8]~feeder_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux22~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[9]~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[9]~20_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~22_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_extend_value[9]~feeder_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[9]~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux22~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[9]~18_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[9]~8_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[9]~19_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux23~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[8]~17_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[7]~15_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~5_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[6]~13_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~6_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[5]~11_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux26~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[5]~11_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[5]~12_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[4]~9_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~8_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux29~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[2]~5_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~10_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux30~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[1]~3_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[1]~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux31~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[0]~0_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[0]~1_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~12_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~14_cout\ : std_logic;
SIGNAL \ALU_exc|Add0~16\ : std_logic;
SIGNAL \ALU_exc|Add0~18\ : std_logic;
SIGNAL \ALU_exc|Add0~20\ : std_logic;
SIGNAL \ALU_exc|Add0~22\ : std_logic;
SIGNAL \ALU_exc|Add0~24\ : std_logic;
SIGNAL \ALU_exc|Add0~26\ : std_logic;
SIGNAL \ALU_exc|Add0~28\ : std_logic;
SIGNAL \ALU_exc|Add0~30\ : std_logic;
SIGNAL \ALU_exc|Add0~32\ : std_logic;
SIGNAL \ALU_exc|Add0~33_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~23_combout\ : std_logic;
SIGNAL \ALU_exc|Mux22~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux22~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~11_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[9]~feeder_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~21_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction[10]~feeder_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_extend_value[10]~feeder_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[11]~0_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[12]~35_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux19~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[12]~25_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~41_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~53_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux21~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[10]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[10]~21_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[10]~22_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[10]~21_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~1_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~34\ : std_logic;
SIGNAL \ALU_exc|Add0~36\ : std_logic;
SIGNAL \ALU_exc|Add0~38\ : std_logic;
SIGNAL \ALU_exc|Add0~54_combout\ : std_logic;
SIGNAL \ALU_exc|Mux19~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux19~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~14_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[12]~feeder_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[13]~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux18~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[13]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[13]~27_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[13]~28_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[13]~34_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~52_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~55\ : std_logic;
SIGNAL \ALU_exc|Add0~56_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~42_combout\ : std_logic;
SIGNAL \ALU_exc|Mux18~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux18~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux18~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[13]~26_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~13_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[12]~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux19~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[12]~24_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[12]~25_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~12_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[11]~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux20~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[11]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[11]~23_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~37_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~37_combout\ : std_logic;
SIGNAL \ALU_exc|Mux20~2_combout\ : std_logic;
SIGNAL \ALU_exc|Mux20~4_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux20~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[11]~22_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~11_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[10]~10_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[10]~36_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[10]~37_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~30_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~35_combout\ : std_logic;
SIGNAL \ALU_exc|Mux21~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux21~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux21~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[10]~20_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~10_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[9]~9_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~9_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[8]~8_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[8]~64_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~4_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~31_combout\ : std_logic;
SIGNAL \FWD_U|FWD_A[0]~8_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[8]~66_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[8]~6_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~22_combout\ : std_logic;
SIGNAL \ALU_exc|Mux23~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux23~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux23~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[8]~16_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~8_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[7]~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux24~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[7]~15_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[7]~4_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[7]~5_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~21_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~29_combout\ : std_logic;
SIGNAL \ALU_exc|Mux24~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux24~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~9_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[6]~6_combout\ : std_logic;
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[6]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux25~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[6]~13_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[6]~9_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[6]~10_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~24_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~27_combout\ : std_logic;
SIGNAL \ALU_exc|Mux25~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux25~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~8_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[5]~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux26~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[5]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[5]~10_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[5]~13_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[5]~14_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~26_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~25_combout\ : std_logic;
SIGNAL \ALU_exc|Mux26~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux26~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~7_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[4]~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux27~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[4]~9_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[4]~11_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[4]~12_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~23_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~25_combout\ : std_logic;
SIGNAL \ALU_exc|Mux27~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux27~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~34_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~6_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[3]~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux28~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[3]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[3]~7_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[3]~3_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~21_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~39_combout\ : std_logic;
SIGNAL \ALU_exc|Mux28~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux28~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~5_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[2]~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux29~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[2]~4_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[2]~5_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[2]~2_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[2]~65_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~20_combout\ : std_logic;
SIGNAL \ALU_exc|Mux29~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux29~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~4_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[1]~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux30~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[1]~2_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[1]~3_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[1]~1_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~38_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~17_combout\ : std_logic;
SIGNAL \ALU_exc|Mux30~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux30~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~3_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[0]~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux31~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[0]~0_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[0]~1_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[0]~15_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~15_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~40_combout\ : std_logic;
SIGNAL \ALU_exc|Mux31~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux31~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~2_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[15]~32_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[15]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux15~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[16]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[16]~33_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[16]~33_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[16]~31_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~29_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~49_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~50_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~51_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux17~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[14]~29_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~57\ : std_logic;
SIGNAL \ALU_exc|Add0~59\ : std_logic;
SIGNAL \ALU_exc|Add0~61\ : std_logic;
SIGNAL \ALU_exc|Add0~62_combout\ : std_logic;
SIGNAL \ALU_exc|Mux15~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux15~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~18_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[16]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux14~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[17]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[17]~35_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[17]~36_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[17]~30_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~48_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~63\ : std_logic;
SIGNAL \ALU_exc|Add0~64_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~43_combout\ : std_logic;
SIGNAL \ALU_exc|Mux14~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux14~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~19_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[17]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux13~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[18]~37_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[18]~29_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~27_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~47_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~65\ : std_logic;
SIGNAL \ALU_exc|Add0~66_combout\ : std_logic;
SIGNAL \ALU_exc|Mux13~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux13~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~20_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux12~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[19]~38_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[19]~39_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[19]~28_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux12~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[19]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[19]~39_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[19]~40_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~36_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~46_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~67\ : std_logic;
SIGNAL \ALU_exc|Add0~68_combout\ : std_logic;
SIGNAL \ALU_exc|Mux12~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux12~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~21_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[19]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux11~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[20]~41_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ : std_logic;
SIGNAL \ALU_exc|Mux11~6_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[20]~27_combout\ : std_logic;
SIGNAL \ALU_exc|Mux11~7_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~45_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~69\ : std_logic;
SIGNAL \ALU_exc|Add0~70_combout\ : std_logic;
SIGNAL \ALU_exc|Mux11~4_combout\ : std_logic;
SIGNAL \ALU_exc|Mux11~5_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~22_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[20]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux10~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[21]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[21]~43_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[21]~44_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux10~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[21]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[21]~42_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[21]~43_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[21]~26_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~35_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~44_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~71\ : std_logic;
SIGNAL \ALU_exc|Add0~72_combout\ : std_logic;
SIGNAL \ALU_exc|Mux10~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux10~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~23_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[21]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux9~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[22]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[22]~45_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[22]~25_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~43_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~73\ : std_logic;
SIGNAL \ALU_exc|Add0~74_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~33_combout\ : std_logic;
SIGNAL \ALU_exc|Mux9~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux9~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~24_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[22]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux8~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[23]~47_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[23]~48_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[23]~24_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~34_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~42_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~75\ : std_logic;
SIGNAL \ALU_exc|Add0~76_combout\ : std_logic;
SIGNAL \ALU_exc|Mux8~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux8~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~25_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[23]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux7~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[24]~48_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[24]~49_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~24_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux6~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[25]~51_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[25]~52_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[25]~22_combout\ : std_logic;
SIGNAL \ALU_exc|Mux6~7_combout\ : std_logic;
SIGNAL \ALU_exc|Mux6~6_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~40_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~41_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~77\ : std_logic;
SIGNAL \ALU_exc|Add0~79\ : std_logic;
SIGNAL \ALU_exc|Add0~80_combout\ : std_logic;
SIGNAL \ALU_exc|Mux6~4_combout\ : std_logic;
SIGNAL \ALU_exc|Mux6~5_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~27_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[25]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux5~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[26]~53_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ : std_logic;
SIGNAL \ALU_exc|Mux5~6_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[26]~16_combout\ : std_logic;
SIGNAL \ALU_exc|Mux5~7_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~39_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~81\ : std_logic;
SIGNAL \ALU_exc|Add0~82_combout\ : std_logic;
SIGNAL \ALU_exc|Mux5~4_combout\ : std_logic;
SIGNAL \ALU_exc|Mux5~5_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~28_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux4~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[27]~55_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux4~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[27]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[27]~54_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[27]~55_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[27]~21_combout\ : std_logic;
SIGNAL \ALU_exc|Mux4~6_combout\ : std_logic;
SIGNAL \ALU_exc|Mux4~2_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~87_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~83\ : std_logic;
SIGNAL \ALU_exc|Add0~88_combout\ : std_logic;
SIGNAL \ALU_exc|Mux4~3_combout\ : std_logic;
SIGNAL \ALU_exc|Mux4~4_combout\ : std_logic;
SIGNAL \ALU_exc|Mux4~5_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~29_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[27]~feeder_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux2~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[29]~59_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\ : std_logic;
SIGNAL \ALU_exc|Mux2~6_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~85_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~86_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~89\ : std_logic;
SIGNAL \ALU_exc|Add0~91\ : std_logic;
SIGNAL \ALU_exc|Add0~92_combout\ : std_logic;
SIGNAL \ALU_exc|Mux2~4_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[29]~19_combout\ : std_logic;
SIGNAL \ALU_exc|Mux2~7_combout\ : std_logic;
SIGNAL \ALU_exc|Mux2~5_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~31_combout\ : std_logic;
SIGNAL \MEM_WB|MEM_WB_ALU_result[29]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~30_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~31_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[29]~29_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux2~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[29]~58_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~29_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[28]~28_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~22_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~23_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~19_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~20_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~21_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux3~24_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_1[28]~feeder_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[28]~57_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ : std_logic;
SIGNAL \ALU_exc|Mux3~8_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[28]~20_combout\ : std_logic;
SIGNAL \ALU_exc|Mux3~9_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~90_combout\ : std_logic;
SIGNAL \ALU_exc|Mux3~6_combout\ : std_logic;
SIGNAL \ALU_exc|Mux3~7_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~30_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux3~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[28]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[28]~56_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~28_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[27]~27_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~27_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[26]~26_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux5~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[26]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[26]~52_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~26_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[25]~25_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux6~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[25]~50_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[25]~51_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~25_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[23]~23_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux8~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[23]~46_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[23]~47_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~23_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[22]~22_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux9~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[22]~44_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[22]~45_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~22_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[21]~21_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~21_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[20]~20_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux11~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[20]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[20]~40_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~20_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[19]~19_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~19_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[18]~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~22_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~23_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~19_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~20_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~21_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux13~24_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[18]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[18]~36_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[18]~37_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~18_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[17]~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux14~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[17]~34_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~17_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[16]~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux15~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[16]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[16]~32_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~16_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[15]~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux16~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[15]~31_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[15]~32_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~28_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~60_combout\ : std_logic;
SIGNAL \ALU_exc|Mux16~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux16~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux16~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[15]~30_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[15]~31_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~15_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[14]~14_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[14]~29_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[14]~33_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~31_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~58_combout\ : std_logic;
SIGNAL \ALU_exc|Mux17~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux17~1_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux17~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_read_data_2[14]~feeder_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[14]~28_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_write_data~14_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[30]~30_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX1_32_1|Mux1~19_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[30]~60_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[30]~18_combout\ : std_logic;
SIGNAL \ALU_exc|Mux1~7_combout\ : std_logic;
SIGNAL \ALU_exc|Mux1~6_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~84_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~93\ : std_logic;
SIGNAL \ALU_exc|Add0~94_combout\ : std_logic;
SIGNAL \ALU_exc|Mux1~4_combout\ : std_logic;
SIGNAL \ALU_exc|Mux1~5_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~32_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux1~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[30]~61_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~95\ : std_logic;
SIGNAL \ALU_exc|Add0~97_combout\ : std_logic;
SIGNAL \ALU_exc|Mux0~4_combout\ : std_logic;
SIGNAL \ALU_exc|Mux0~5_combout\ : std_logic;
SIGNAL \ALU_exc|Mux0~6_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~33_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[31]~31_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux0~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[31]~63_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\ : std_logic;
SIGNAL \Mux1_2to1|Y[24]~23_combout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~1_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~3_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~5_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~7_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~9_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~11_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~13_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~15_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~17_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~19_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~21_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~23_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~25_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~27_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~29_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~31_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~33_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~35_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~37_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~39_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~41_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~43_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~45_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~47_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~49_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~51_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~53_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~55_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~57_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~59_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~61_cout\ : std_logic;
SIGNAL \ALU_exc|LessThan0~62_combout\ : std_logic;
SIGNAL \ALU_exc|Mux20~6_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_ALU_result~26_combout\ : std_logic;
SIGNAL \Mux4_2to1|Y[24]~24_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~12_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~13_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~14_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~15_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~10_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~11_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~16_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~7_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~8_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~0_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~1_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~4_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~5_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~2_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~3_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~6_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~9_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~17_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~18_combout\ : std_logic;
SIGNAL \RegF0|READ_U_0|MUX0_32_1|Mux7~19_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[24]~49_combout\ : std_logic;
SIGNAL \Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ : std_logic;
SIGNAL \ALU_exc|ALU_result~32_combout\ : std_logic;
SIGNAL \ALU_exc|Add0~78_combout\ : std_logic;
SIGNAL \ALU_exc|Mux7~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux7~1_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~15_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~16_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~17_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~2_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~3_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~6_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~4_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~5_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~7_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~23_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~12_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~13_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~14_combout\ : std_logic;
SIGNAL \ALU_exc|Mux0~8_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~20_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~19_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~21_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~8_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~22_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Zero~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Zero~q\ : std_logic;
SIGNAL \Control_U|Branch_ne~0_combout\ : std_logic;
SIGNAL \Control_U|Branch_ne~q\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_ne~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_ne~q\ : std_logic;
SIGNAL \PC_Src~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[2]~31_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[2]~1_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~6_combout\ : std_logic;
SIGNAL \HDU1|PC_Write~4_combout\ : std_logic;
SIGNAL \HDU1|Equal2~0_combout\ : std_logic;
SIGNAL \HDU1|PC_Write~3_combout\ : std_logic;
SIGNAL \HDU1|PC_Write~1_combout\ : std_logic;
SIGNAL \HDU1|PC_Write~0_combout\ : std_logic;
SIGNAL \HDU1|PC_Write~2_combout\ : std_logic;
SIGNAL \HDU1|PC_Write~5_combout\ : std_logic;
SIGNAL \HDU1|Equal0~0_combout\ : std_logic;
SIGNAL \HDU1|PC_Write~6_combout\ : std_logic;
SIGNAL \IF_ID_en~0_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_Instruction~14_combout\ : std_logic;
SIGNAL \Control_U|Jump~0_combout\ : std_logic;
SIGNAL \Control_U|Jump~1_combout\ : std_logic;
SIGNAL \Control_U|Jump~2_combout\ : std_logic;
SIGNAL \Control_U|Jump~q\ : std_logic;
SIGNAL \HDU1|Stall_Flush~0_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~0_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr~30_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[0]~0_combout\ : std_logic;
SIGNAL \PC_Reg_1|Q[0]~feeder_combout\ : std_logic;
SIGNAL \Add0|Result[9]~15\ : std_logic;
SIGNAL \Add0|Result[10]~16_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~9_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[10]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[9]~46\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[10]~47_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[10]~9_combout\ : std_logic;
SIGNAL \Add0|Result[10]~17\ : std_logic;
SIGNAL \Add0|Result[11]~18_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~10_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[11]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[10]~48\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[11]~49_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[11]~10_combout\ : std_logic;
SIGNAL \Add0|Result[11]~19\ : std_logic;
SIGNAL \Add0|Result[12]~20_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~11_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[12]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[11]~50\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[12]~51_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[12]~11_combout\ : std_logic;
SIGNAL \Add0|Result[12]~21\ : std_logic;
SIGNAL \Add0|Result[13]~22_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~12_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[13]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[12]~52\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[13]~53_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[13]~12_combout\ : std_logic;
SIGNAL \Add0|Result[13]~23\ : std_logic;
SIGNAL \Add0|Result[14]~24_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~13_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[14]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[13]~54\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[14]~55_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[14]~13_combout\ : std_logic;
SIGNAL \Add0|Result[14]~25\ : std_logic;
SIGNAL \Add0|Result[15]~26_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~14_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[15]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[14]~56\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[15]~57_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[15]~14_combout\ : std_logic;
SIGNAL \Add0|Result[15]~27\ : std_logic;
SIGNAL \Add0|Result[16]~28_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~15_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[15]~58\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[16]~59_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[16]~15_combout\ : std_logic;
SIGNAL \Add0|Result[16]~29\ : std_logic;
SIGNAL \Add0|Result[17]~30_combout\ : std_logic;
SIGNAL \PC_plus4|Q[17]~feeder_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~16_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[17]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[16]~60\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[17]~61_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[17]~16_combout\ : std_logic;
SIGNAL \Add0|Result[17]~31\ : std_logic;
SIGNAL \Add0|Result[18]~32_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~17_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[17]~62\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[18]~63_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[18]~17_combout\ : std_logic;
SIGNAL \Add0|Result[18]~33\ : std_logic;
SIGNAL \Add0|Result[19]~34_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~18_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[19]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[18]~64\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[19]~65_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[19]~18_combout\ : std_logic;
SIGNAL \Add0|Result[19]~35\ : std_logic;
SIGNAL \Add0|Result[20]~36_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~19_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[20]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[19]~66\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[20]~67_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[20]~19_combout\ : std_logic;
SIGNAL \Add0|Result[20]~37\ : std_logic;
SIGNAL \Add0|Result[21]~38_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~20_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[21]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[20]~68\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[21]~69_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[21]~20_combout\ : std_logic;
SIGNAL \Add0|Result[21]~39\ : std_logic;
SIGNAL \Add0|Result[22]~40_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~21_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[22]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[21]~70\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[22]~71_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[22]~21_combout\ : std_logic;
SIGNAL \Add0|Result[22]~41\ : std_logic;
SIGNAL \Add0|Result[23]~42_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~22_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[23]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[22]~72\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[23]~73_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[23]~22_combout\ : std_logic;
SIGNAL \Add0|Result[23]~43\ : std_logic;
SIGNAL \Add0|Result[24]~44_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~23_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[24]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[23]~74\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[24]~75_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[24]~23_combout\ : std_logic;
SIGNAL \Add0|Result[24]~45\ : std_logic;
SIGNAL \Add0|Result[25]~46_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~24_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[25]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[24]~76\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[25]~77_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[25]~24_combout\ : std_logic;
SIGNAL \Add0|Result[25]~47\ : std_logic;
SIGNAL \Add0|Result[26]~48_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~25_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[26]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[25]~78\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[26]~79_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[26]~25_combout\ : std_logic;
SIGNAL \Add0|Result[26]~49\ : std_logic;
SIGNAL \Add0|Result[27]~50_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~26_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[27]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[26]~80\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[27]~81_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[27]~26_combout\ : std_logic;
SIGNAL \Add0|Result[27]~51\ : std_logic;
SIGNAL \Add0|Result[28]~52_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~27_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[28]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[27]~82\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[28]~83_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[28]~27_combout\ : std_logic;
SIGNAL \Add0|Result[28]~53\ : std_logic;
SIGNAL \Add0|Result[29]~54_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~28_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[28]~84\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[29]~85_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[29]~28_combout\ : std_logic;
SIGNAL \Add0|Result[29]~55\ : std_logic;
SIGNAL \Add0|Result[30]~56_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~29_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[30]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[29]~86\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[30]~87_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[30]~29_combout\ : std_logic;
SIGNAL \Add0|Result[30]~57\ : std_logic;
SIGNAL \Add0|Result[31]~58_combout\ : std_logic;
SIGNAL \IF_ID|IF_ID_nextPC~30_combout\ : std_logic;
SIGNAL \ID_EX|ID_EX_nextPC[31]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[30]~88\ : std_logic;
SIGNAL \EX_MEM|EX_MEM_Branch_Addr[31]~89_combout\ : std_logic;
SIGNAL \Mux3_2to1|Y[31]~30_combout\ : std_logic;
SIGNAL \IF_Flush~0_combout\ : std_logic;
SIGNAL \Mux0_2to1|Y[0]~0_combout\ : std_logic;
SIGNAL \Mux0_2to1|Y[1]~1_combout\ : std_logic;
SIGNAL \Mux0_2to1|Y[2]~2_combout\ : std_logic;
SIGNAL \Mux0_2to1|Y[3]~3_combout\ : std_logic;
SIGNAL \Mux0_2to1|Y[4]~4_combout\ : std_logic;
SIGNAL \Mux1_4to1|MUX2_2_1|Y[8]~17_combout\ : std_logic;
SIGNAL \Final_Jump~0_combout\ : std_logic;
SIGNAL \ALU_exc|Mux3~10_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~9_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~10_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~11_combout\ : std_logic;
SIGNAL \ALU_exc|Equal0~18_combout\ : std_logic;
SIGNAL \ALUctrl_0|ALU_Ctrl\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PC_plus4|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IF_ID|IF_ID_nextPC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|AND_array\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX|ID_EX_nextPC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM|EX_MEM_write_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \FWD_U|FWD_A\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ID_EX|ID_EX_Rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB|MEM_WB_write_register\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_Mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB|MEM_WB_ALU_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX|ID_EX_read_data_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM|EX_MEM_ALU_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM|EX_MEM_Branch_Addr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC_Reg_1|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM|EX_MEM_write_register\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \FWD_U|FWD_B\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IF_ID|IF_ID_Instruction\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX|ID_EX_extend_value\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Control_U|ALUOp\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX|ID_EX_Rt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX|ID_EX_read_data_1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DataMEM0|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX|ID_EX_Rs\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_Final_Jump~0_combout\ : std_logic;
SIGNAL \ALT_INV_IF_Flush~0_combout\ : std_logic;
SIGNAL \HDU1|ALT_INV_PC_Write~6_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_Clock <= Clock;
ww_Reset <= Reset;
PC <= ww_PC;
nextPC <= ww_nextPC;
PC_i <= ww_PC_i;
Instruction <= ww_Instruction;
PC_Write <= ww_PC_Write;
IF_ID_Write <= ww_IF_ID_Write;
IF_Flush <= ww_IF_Flush;
ID_EX_RegDst <= ww_ID_EX_RegDst;
ID_EX_Jump <= ww_ID_EX_Jump;
ID_EX_Branch_eq <= ww_ID_EX_Branch_eq;
ID_EX_Branch_ne <= ww_ID_EX_Branch_ne;
ID_EX_MemRead <= ww_ID_EX_MemRead;
ID_EX_MemWrite <= ww_ID_EX_MemWrite;
ID_EX_ALUOp <= ww_ID_EX_ALUOp;
ID_EX_MemtoReg <= ww_ID_EX_MemtoReg;
ID_EX_ALUSrc <= ww_ID_EX_ALUSrc;
ID_EX_RegWrite <= ww_ID_EX_RegWrite;
Flush <= ww_Flush;
EX_MEM_Flush <= ww_EX_MEM_Flush;
read_register_1 <= ww_read_register_1;
read_register_2 <= ww_read_register_2;
write_register <= ww_write_register;
FWD_Data_A <= ww_FWD_Data_A;
FWD_Data_B <= ww_FWD_Data_B;
read_data_1 <= ww_read_data_1;
read_data_2 <= ww_read_data_2;
EX_MEM_nextPC <= ww_EX_MEM_nextPC;
ID_EX_Rs <= ww_ID_EX_Rs;
ID_EX_Rt <= ww_ID_EX_Rt;
ID_EX_Rd <= ww_ID_EX_Rd;
EX_MEM_ALU_result <= ww_EX_MEM_ALU_result;
MEM_WB_ALU_result <= ww_MEM_WB_ALU_result;
FWD_A <= ww_FWD_A;
FWD_B <= ww_FWD_B;
Final_Jump <= ww_Final_Jump;
EX_MEM_RegWrite <= ww_EX_MEM_RegWrite;
MEM_WB_RegWrite <= ww_MEM_WB_RegWrite;
EX_MEM_MemtoReg <= ww_EX_MEM_MemtoReg;
MEM_WB_MemtoReg <= ww_MEM_WB_MemtoReg;
EX_MEM_MemRead <= ww_EX_MEM_MemRead;
EX_MEM_MemWrite <= ww_EX_MEM_MemWrite;
EX_MEM_Branch_eq <= ww_EX_MEM_Branch_eq;
EX_MEM_Branch_ne <= ww_EX_MEM_Branch_ne;
Zero <= ww_Zero;
EX_MEM_Zero <= ww_EX_MEM_Zero;
PC_Src <= ww_PC_Src;
EX_MEM_write_register <= ww_EX_MEM_write_register;
MEM_WB_write_register <= ww_MEM_WB_write_register;
MEM_WB_read_data <= ww_MEM_WB_read_data;
MEM_WB_write_data <= ww_MEM_WB_write_data;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PC_Reg_1|Q\(9) & \PC_Reg_1|Q\(8) & \PC_Reg_1|Q\(7) & \PC_Reg_1|Q\(6) & \PC_Reg_1|Q\(5) & \PC_Reg_1|Q\(4) & \PC_Reg_1|Q\(3) & \PC_Reg_1|Q\(2));

\Inst_Mem|altsyncram_component|auto_generated|q_a\(0) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(1) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(2) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(3) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(4) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(5) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(6) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(7) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(8) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(9) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(10) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(11) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(12) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(13) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\PC_Reg_1|Q\(9) & \PC_Reg_1|Q\(8) & \PC_Reg_1|Q\(7) & \PC_Reg_1|Q\(6) & \PC_Reg_1|Q\(5) & \PC_Reg_1|Q\(4) & \PC_Reg_1|Q\(3) & \PC_Reg_1|Q\(2));

\Inst_Mem|altsyncram_component|auto_generated|q_a\(14) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(15) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(16) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(17) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(18) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(19) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(20) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(21) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(22) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(23) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(24) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(25) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(26) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(27) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(28) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(29) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(30) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\Inst_Mem|altsyncram_component|auto_generated|q_a\(31) <= \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);

\DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \EX_MEM|EX_MEM_write_data\(13) & \EX_MEM|EX_MEM_write_data\(12) & \EX_MEM|EX_MEM_write_data\(11) & \EX_MEM|EX_MEM_write_data\(10) & 
\EX_MEM|EX_MEM_write_data\(9) & \EX_MEM|EX_MEM_write_data\(8) & \EX_MEM|EX_MEM_write_data\(7) & \EX_MEM|EX_MEM_write_data\(6) & \EX_MEM|EX_MEM_write_data\(5) & \EX_MEM|EX_MEM_write_data\(4) & \EX_MEM|EX_MEM_write_data\(3) & 
\EX_MEM|EX_MEM_write_data\(2) & \EX_MEM|EX_MEM_write_data\(1) & \EX_MEM|EX_MEM_write_data\(0));

\DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EX_MEM|EX_MEM_ALU_result\(7) & \EX_MEM|EX_MEM_ALU_result\(6) & \EX_MEM|EX_MEM_ALU_result\(5) & \EX_MEM|EX_MEM_ALU_result\(4) & \EX_MEM|EX_MEM_ALU_result\(3) & 
\EX_MEM|EX_MEM_ALU_result\(2) & \EX_MEM|EX_MEM_ALU_result\(1) & \EX_MEM|EX_MEM_ALU_result\(0));

\DataMEM0|altsyncram_component|auto_generated|q_a\(0) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\DataMEM0|altsyncram_component|auto_generated|q_a\(1) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\DataMEM0|altsyncram_component|auto_generated|q_a\(2) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\DataMEM0|altsyncram_component|auto_generated|q_a\(3) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\DataMEM0|altsyncram_component|auto_generated|q_a\(4) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\DataMEM0|altsyncram_component|auto_generated|q_a\(5) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\DataMEM0|altsyncram_component|auto_generated|q_a\(6) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\DataMEM0|altsyncram_component|auto_generated|q_a\(7) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\DataMEM0|altsyncram_component|auto_generated|q_a\(8) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\DataMEM0|altsyncram_component|auto_generated|q_a\(9) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\DataMEM0|altsyncram_component|auto_generated|q_a\(10) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\DataMEM0|altsyncram_component|auto_generated|q_a\(11) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\DataMEM0|altsyncram_component|auto_generated|q_a\(12) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\DataMEM0|altsyncram_component|auto_generated|q_a\(13) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\EX_MEM|EX_MEM_write_data\(31) & \EX_MEM|EX_MEM_write_data\(30) & \EX_MEM|EX_MEM_write_data\(29) & \EX_MEM|EX_MEM_write_data\(28) & \EX_MEM|EX_MEM_write_data\(27) & 
\EX_MEM|EX_MEM_write_data\(26) & \EX_MEM|EX_MEM_write_data\(25) & \EX_MEM|EX_MEM_write_data\(24) & \EX_MEM|EX_MEM_write_data\(23) & \EX_MEM|EX_MEM_write_data\(22) & \EX_MEM|EX_MEM_write_data\(21) & \EX_MEM|EX_MEM_write_data\(20) & 
\EX_MEM|EX_MEM_write_data\(19) & \EX_MEM|EX_MEM_write_data\(18) & \EX_MEM|EX_MEM_write_data\(17) & \EX_MEM|EX_MEM_write_data\(16) & \EX_MEM|EX_MEM_write_data\(15) & \EX_MEM|EX_MEM_write_data\(14));

\DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\EX_MEM|EX_MEM_ALU_result\(7) & \EX_MEM|EX_MEM_ALU_result\(6) & \EX_MEM|EX_MEM_ALU_result\(5) & \EX_MEM|EX_MEM_ALU_result\(4) & \EX_MEM|EX_MEM_ALU_result\(3) & 
\EX_MEM|EX_MEM_ALU_result\(2) & \EX_MEM|EX_MEM_ALU_result\(1) & \EX_MEM|EX_MEM_ALU_result\(0));

\DataMEM0|altsyncram_component|auto_generated|q_a\(14) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\DataMEM0|altsyncram_component|auto_generated|q_a\(15) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\DataMEM0|altsyncram_component|auto_generated|q_a\(16) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\DataMEM0|altsyncram_component|auto_generated|q_a\(17) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\DataMEM0|altsyncram_component|auto_generated|q_a\(18) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\DataMEM0|altsyncram_component|auto_generated|q_a\(19) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\DataMEM0|altsyncram_component|auto_generated|q_a\(20) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\DataMEM0|altsyncram_component|auto_generated|q_a\(21) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\DataMEM0|altsyncram_component|auto_generated|q_a\(22) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\DataMEM0|altsyncram_component|auto_generated|q_a\(23) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\DataMEM0|altsyncram_component|auto_generated|q_a\(24) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\DataMEM0|altsyncram_component|auto_generated|q_a\(25) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\DataMEM0|altsyncram_component|auto_generated|q_a\(26) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\DataMEM0|altsyncram_component|auto_generated|q_a\(27) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\DataMEM0|altsyncram_component|auto_generated|q_a\(28) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\DataMEM0|altsyncram_component|auto_generated|q_a\(29) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\DataMEM0|altsyncram_component|auto_generated|q_a\(30) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\DataMEM0|altsyncram_component|auto_generated|q_a\(31) <= \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Reset~input_o\);

\Clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Clock~input_o\);
\ALT_INV_Reset~inputclkctrl_outclk\ <= NOT \Reset~inputclkctrl_outclk\;
\ALT_INV_Final_Jump~0_combout\ <= NOT \Final_Jump~0_combout\;
\ALT_INV_IF_Flush~0_combout\ <= NOT \IF_Flush~0_combout\;
\HDU1|ALT_INV_PC_Write~6_combout\ <= NOT \HDU1|PC_Write~6_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X78_Y49_N16
\PC[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(0),
	devoe => ww_devoe,
	o => \PC[0]~output_o\);

-- Location: IOOBUF_X78_Y49_N9
\PC[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(0),
	devoe => ww_devoe,
	o => \PC[1]~output_o\);

-- Location: IOOBUF_X78_Y17_N23
\PC[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(2),
	devoe => ww_devoe,
	o => \PC[2]~output_o\);

-- Location: IOOBUF_X78_Y33_N2
\PC[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(3),
	devoe => ww_devoe,
	o => \PC[3]~output_o\);

-- Location: IOOBUF_X78_Y21_N9
\PC[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(4),
	devoe => ww_devoe,
	o => \PC[4]~output_o\);

-- Location: IOOBUF_X78_Y42_N9
\PC[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(5),
	devoe => ww_devoe,
	o => \PC[5]~output_o\);

-- Location: IOOBUF_X78_Y43_N9
\PC[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(6),
	devoe => ww_devoe,
	o => \PC[6]~output_o\);

-- Location: IOOBUF_X78_Y16_N9
\PC[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(7),
	devoe => ww_devoe,
	o => \PC[7]~output_o\);

-- Location: IOOBUF_X78_Y41_N2
\PC[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(8),
	devoe => ww_devoe,
	o => \PC[8]~output_o\);

-- Location: IOOBUF_X78_Y43_N16
\PC[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(9),
	devoe => ww_devoe,
	o => \PC[9]~output_o\);

-- Location: IOOBUF_X78_Y33_N16
\PC[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(10),
	devoe => ww_devoe,
	o => \PC[10]~output_o\);

-- Location: IOOBUF_X78_Y25_N9
\PC[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(11),
	devoe => ww_devoe,
	o => \PC[11]~output_o\);

-- Location: IOOBUF_X78_Y33_N9
\PC[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(12),
	devoe => ww_devoe,
	o => \PC[12]~output_o\);

-- Location: IOOBUF_X78_Y21_N23
\PC[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(13),
	devoe => ww_devoe,
	o => \PC[13]~output_o\);

-- Location: IOOBUF_X78_Y35_N2
\PC[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(14),
	devoe => ww_devoe,
	o => \PC[14]~output_o\);

-- Location: IOOBUF_X78_Y29_N2
\PC[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(15),
	devoe => ww_devoe,
	o => \PC[15]~output_o\);

-- Location: IOOBUF_X78_Y33_N23
\PC[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(16),
	devoe => ww_devoe,
	o => \PC[16]~output_o\);

-- Location: IOOBUF_X78_Y34_N16
\PC[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(17),
	devoe => ww_devoe,
	o => \PC[17]~output_o\);

-- Location: IOOBUF_X78_Y30_N9
\PC[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(18),
	devoe => ww_devoe,
	o => \PC[18]~output_o\);

-- Location: IOOBUF_X78_Y31_N16
\PC[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(19),
	devoe => ww_devoe,
	o => \PC[19]~output_o\);

-- Location: IOOBUF_X78_Y27_N9
\PC[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(20),
	devoe => ww_devoe,
	o => \PC[20]~output_o\);

-- Location: IOOBUF_X78_Y35_N9
\PC[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(21),
	devoe => ww_devoe,
	o => \PC[21]~output_o\);

-- Location: IOOBUF_X78_Y31_N2
\PC[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(22),
	devoe => ww_devoe,
	o => \PC[22]~output_o\);

-- Location: IOOBUF_X78_Y15_N16
\PC[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(23),
	devoe => ww_devoe,
	o => \PC[23]~output_o\);

-- Location: IOOBUF_X78_Y34_N9
\PC[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(24),
	devoe => ww_devoe,
	o => \PC[24]~output_o\);

-- Location: IOOBUF_X78_Y8_N2
\PC[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(25),
	devoe => ww_devoe,
	o => \PC[25]~output_o\);

-- Location: IOOBUF_X78_Y31_N23
\PC[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(26),
	devoe => ww_devoe,
	o => \PC[26]~output_o\);

-- Location: IOOBUF_X78_Y30_N23
\PC[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(27),
	devoe => ww_devoe,
	o => \PC[27]~output_o\);

-- Location: IOOBUF_X78_Y31_N9
\PC[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(28),
	devoe => ww_devoe,
	o => \PC[28]~output_o\);

-- Location: IOOBUF_X78_Y30_N16
\PC[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(29),
	devoe => ww_devoe,
	o => \PC[29]~output_o\);

-- Location: IOOBUF_X78_Y29_N9
\PC[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(30),
	devoe => ww_devoe,
	o => \PC[30]~output_o\);

-- Location: IOOBUF_X78_Y29_N23
\PC[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(31),
	devoe => ww_devoe,
	o => \PC[31]~output_o\);

-- Location: IOOBUF_X78_Y49_N2
\nextPC[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(0),
	devoe => ww_devoe,
	o => \nextPC[0]~output_o\);

-- Location: IOOBUF_X78_Y48_N16
\nextPC[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Reg_1|Q\(0),
	devoe => ww_devoe,
	o => \nextPC[1]~output_o\);

-- Location: IOOBUF_X78_Y25_N23
\nextPC[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[2]~0_combout\,
	devoe => ww_devoe,
	o => \nextPC[2]~output_o\);

-- Location: IOOBUF_X78_Y36_N24
\nextPC[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[3]~2_combout\,
	devoe => ww_devoe,
	o => \nextPC[3]~output_o\);

-- Location: IOOBUF_X78_Y41_N16
\nextPC[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[4]~4_combout\,
	devoe => ww_devoe,
	o => \nextPC[4]~output_o\);

-- Location: IOOBUF_X78_Y42_N2
\nextPC[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[5]~6_combout\,
	devoe => ww_devoe,
	o => \nextPC[5]~output_o\);

-- Location: IOOBUF_X78_Y36_N9
\nextPC[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[6]~8_combout\,
	devoe => ww_devoe,
	o => \nextPC[6]~output_o\);

-- Location: IOOBUF_X78_Y40_N23
\nextPC[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[7]~10_combout\,
	devoe => ww_devoe,
	o => \nextPC[7]~output_o\);

-- Location: IOOBUF_X78_Y37_N9
\nextPC[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[8]~12_combout\,
	devoe => ww_devoe,
	o => \nextPC[8]~output_o\);

-- Location: IOOBUF_X78_Y36_N16
\nextPC[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[9]~14_combout\,
	devoe => ww_devoe,
	o => \nextPC[9]~output_o\);

-- Location: IOOBUF_X78_Y34_N24
\nextPC[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[10]~16_combout\,
	devoe => ww_devoe,
	o => \nextPC[10]~output_o\);

-- Location: IOOBUF_X78_Y42_N16
\nextPC[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[11]~18_combout\,
	devoe => ww_devoe,
	o => \nextPC[11]~output_o\);

-- Location: IOOBUF_X78_Y37_N16
\nextPC[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[12]~20_combout\,
	devoe => ww_devoe,
	o => \nextPC[12]~output_o\);

-- Location: IOOBUF_X78_Y45_N23
\nextPC[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[13]~22_combout\,
	devoe => ww_devoe,
	o => \nextPC[13]~output_o\);

-- Location: IOOBUF_X78_Y37_N2
\nextPC[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[14]~24_combout\,
	devoe => ww_devoe,
	o => \nextPC[14]~output_o\);

-- Location: IOOBUF_X78_Y20_N16
\nextPC[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[15]~26_combout\,
	devoe => ww_devoe,
	o => \nextPC[15]~output_o\);

-- Location: IOOBUF_X78_Y36_N2
\nextPC[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[16]~28_combout\,
	devoe => ww_devoe,
	o => \nextPC[16]~output_o\);

-- Location: IOOBUF_X78_Y3_N9
\nextPC[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[17]~30_combout\,
	devoe => ww_devoe,
	o => \nextPC[17]~output_o\);

-- Location: IOOBUF_X78_Y34_N2
\nextPC[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[18]~32_combout\,
	devoe => ww_devoe,
	o => \nextPC[18]~output_o\);

-- Location: IOOBUF_X78_Y24_N16
\nextPC[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[19]~34_combout\,
	devoe => ww_devoe,
	o => \nextPC[19]~output_o\);

-- Location: IOOBUF_X78_Y8_N9
\nextPC[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[20]~36_combout\,
	devoe => ww_devoe,
	o => \nextPC[20]~output_o\);

-- Location: IOOBUF_X78_Y27_N16
\nextPC[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[21]~38_combout\,
	devoe => ww_devoe,
	o => \nextPC[21]~output_o\);

-- Location: IOOBUF_X78_Y12_N16
\nextPC[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[22]~40_combout\,
	devoe => ww_devoe,
	o => \nextPC[22]~output_o\);

-- Location: IOOBUF_X74_Y54_N23
\nextPC[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[23]~42_combout\,
	devoe => ww_devoe,
	o => \nextPC[23]~output_o\);

-- Location: IOOBUF_X78_Y12_N24
\nextPC[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[24]~44_combout\,
	devoe => ww_devoe,
	o => \nextPC[24]~output_o\);

-- Location: IOOBUF_X78_Y17_N9
\nextPC[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[25]~46_combout\,
	devoe => ww_devoe,
	o => \nextPC[25]~output_o\);

-- Location: IOOBUF_X78_Y20_N2
\nextPC[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[26]~48_combout\,
	devoe => ww_devoe,
	o => \nextPC[26]~output_o\);

-- Location: IOOBUF_X78_Y24_N24
\nextPC[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[27]~50_combout\,
	devoe => ww_devoe,
	o => \nextPC[27]~output_o\);

-- Location: IOOBUF_X78_Y6_N9
\nextPC[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[28]~52_combout\,
	devoe => ww_devoe,
	o => \nextPC[28]~output_o\);

-- Location: IOOBUF_X78_Y25_N16
\nextPC[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[29]~54_combout\,
	devoe => ww_devoe,
	o => \nextPC[29]~output_o\);

-- Location: IOOBUF_X78_Y27_N2
\nextPC[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[30]~56_combout\,
	devoe => ww_devoe,
	o => \nextPC[30]~output_o\);

-- Location: IOOBUF_X78_Y37_N23
\nextPC[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0|Result[31]~58_combout\,
	devoe => ww_devoe,
	o => \nextPC[31]~output_o\);

-- Location: IOOBUF_X78_Y9_N16
\PC_i[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[0]~0_combout\,
	devoe => ww_devoe,
	o => \PC_i[0]~output_o\);

-- Location: IOOBUF_X78_Y9_N23
\PC_i[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[0]~0_combout\,
	devoe => ww_devoe,
	o => \PC_i[1]~output_o\);

-- Location: IOOBUF_X78_Y15_N9
\PC_i[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[2]~1_combout\,
	devoe => ww_devoe,
	o => \PC_i[2]~output_o\);

-- Location: IOOBUF_X78_Y40_N9
\PC_i[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[3]~2_combout\,
	devoe => ww_devoe,
	o => \PC_i[3]~output_o\);

-- Location: IOOBUF_X78_Y25_N2
\PC_i[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[4]~3_combout\,
	devoe => ww_devoe,
	o => \PC_i[4]~output_o\);

-- Location: IOOBUF_X78_Y17_N16
\PC_i[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[5]~4_combout\,
	devoe => ww_devoe,
	o => \PC_i[5]~output_o\);

-- Location: IOOBUF_X78_Y44_N24
\PC_i[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[6]~5_combout\,
	devoe => ww_devoe,
	o => \PC_i[6]~output_o\);

-- Location: IOOBUF_X78_Y16_N24
\PC_i[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[7]~6_combout\,
	devoe => ww_devoe,
	o => \PC_i[7]~output_o\);

-- Location: IOOBUF_X78_Y43_N23
\PC_i[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[8]~7_combout\,
	devoe => ww_devoe,
	o => \PC_i[8]~output_o\);

-- Location: IOOBUF_X78_Y16_N16
\PC_i[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[9]~8_combout\,
	devoe => ww_devoe,
	o => \PC_i[9]~output_o\);

-- Location: IOOBUF_X78_Y47_N23
\PC_i[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[10]~9_combout\,
	devoe => ww_devoe,
	o => \PC_i[10]~output_o\);

-- Location: IOOBUF_X78_Y5_N9
\PC_i[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[11]~10_combout\,
	devoe => ww_devoe,
	o => \PC_i[11]~output_o\);

-- Location: IOOBUF_X78_Y44_N2
\PC_i[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[12]~11_combout\,
	devoe => ww_devoe,
	o => \PC_i[12]~output_o\);

-- Location: IOOBUF_X78_Y29_N16
\PC_i[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[13]~12_combout\,
	devoe => ww_devoe,
	o => \PC_i[13]~output_o\);

-- Location: IOOBUF_X78_Y16_N2
\PC_i[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[14]~13_combout\,
	devoe => ww_devoe,
	o => \PC_i[14]~output_o\);

-- Location: IOOBUF_X78_Y43_N2
\PC_i[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[15]~14_combout\,
	devoe => ww_devoe,
	o => \PC_i[15]~output_o\);

-- Location: IOOBUF_X78_Y40_N16
\PC_i[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[16]~15_combout\,
	devoe => ww_devoe,
	o => \PC_i[16]~output_o\);

-- Location: IOOBUF_X78_Y12_N2
\PC_i[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[17]~16_combout\,
	devoe => ww_devoe,
	o => \PC_i[17]~output_o\);

-- Location: IOOBUF_X78_Y15_N23
\PC_i[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[18]~17_combout\,
	devoe => ww_devoe,
	o => \PC_i[18]~output_o\);

-- Location: IOOBUF_X78_Y23_N23
\PC_i[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[19]~18_combout\,
	devoe => ww_devoe,
	o => \PC_i[19]~output_o\);

-- Location: IOOBUF_X78_Y35_N16
\PC_i[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[20]~19_combout\,
	devoe => ww_devoe,
	o => \PC_i[20]~output_o\);

-- Location: IOOBUF_X78_Y27_N23
\PC_i[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[21]~20_combout\,
	devoe => ww_devoe,
	o => \PC_i[21]~output_o\);

-- Location: IOOBUF_X78_Y13_N23
\PC_i[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[22]~21_combout\,
	devoe => ww_devoe,
	o => \PC_i[22]~output_o\);

-- Location: IOOBUF_X78_Y23_N2
\PC_i[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[23]~22_combout\,
	devoe => ww_devoe,
	o => \PC_i[23]~output_o\);

-- Location: IOOBUF_X78_Y40_N2
\PC_i[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[24]~23_combout\,
	devoe => ww_devoe,
	o => \PC_i[24]~output_o\);

-- Location: IOOBUF_X78_Y20_N9
\PC_i[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[25]~24_combout\,
	devoe => ww_devoe,
	o => \PC_i[25]~output_o\);

-- Location: IOOBUF_X78_Y47_N9
\PC_i[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[26]~25_combout\,
	devoe => ww_devoe,
	o => \PC_i[26]~output_o\);

-- Location: IOOBUF_X78_Y13_N9
\PC_i[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[27]~26_combout\,
	devoe => ww_devoe,
	o => \PC_i[27]~output_o\);

-- Location: IOOBUF_X78_Y17_N2
\PC_i[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[28]~27_combout\,
	devoe => ww_devoe,
	o => \PC_i[28]~output_o\);

-- Location: IOOBUF_X78_Y24_N2
\PC_i[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[29]~28_combout\,
	devoe => ww_devoe,
	o => \PC_i[29]~output_o\);

-- Location: IOOBUF_X78_Y23_N16
\PC_i[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[30]~29_combout\,
	devoe => ww_devoe,
	o => \PC_i[30]~output_o\);

-- Location: IOOBUF_X78_Y35_N23
\PC_i[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3_2to1|Y[31]~30_combout\,
	devoe => ww_devoe,
	o => \PC_i[31]~output_o\);

-- Location: IOOBUF_X56_Y54_N16
\Instruction[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \Instruction[0]~output_o\);

-- Location: IOOBUF_X54_Y54_N16
\Instruction[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \Instruction[1]~output_o\);

-- Location: IOOBUF_X54_Y54_N23
\Instruction[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \Instruction[2]~output_o\);

-- Location: IOOBUF_X78_Y6_N2
\Instruction[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \Instruction[3]~output_o\);

-- Location: IOOBUF_X51_Y54_N16
\Instruction[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \Instruction[4]~output_o\);

-- Location: IOOBUF_X60_Y54_N2
\Instruction[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \Instruction[5]~output_o\);

-- Location: IOOBUF_X54_Y54_N30
\Instruction[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \Instruction[6]~output_o\);

-- Location: IOOBUF_X56_Y54_N30
\Instruction[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \Instruction[7]~output_o\);

-- Location: IOOBUF_X51_Y54_N2
\Instruction[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \Instruction[8]~output_o\);

-- Location: IOOBUF_X60_Y54_N9
\Instruction[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \Instruction[9]~output_o\);

-- Location: IOOBUF_X78_Y48_N2
\Instruction[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \Instruction[10]~output_o\);

-- Location: IOOBUF_X51_Y54_N9
\Instruction[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \Instruction[11]~output_o\);

-- Location: IOOBUF_X60_Y54_N30
\Instruction[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \Instruction[12]~output_o\);

-- Location: IOOBUF_X54_Y54_N2
\Instruction[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \Instruction[13]~output_o\);

-- Location: IOOBUF_X78_Y18_N9
\Instruction[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \Instruction[14]~output_o\);

-- Location: IOOBUF_X78_Y4_N2
\Instruction[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \Instruction[15]~output_o\);

-- Location: IOOBUF_X78_Y41_N24
\Instruction[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => \Instruction[16]~output_o\);

-- Location: IOOBUF_X74_Y54_N9
\Instruction[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => \Instruction[17]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\Instruction[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => \Instruction[18]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\Instruction[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => \Instruction[19]~output_o\);

-- Location: IOOBUF_X78_Y13_N16
\Instruction[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => \Instruction[20]~output_o\);

-- Location: IOOBUF_X78_Y42_N23
\Instruction[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => \Instruction[21]~output_o\);

-- Location: IOOBUF_X51_Y0_N16
\Instruction[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => \Instruction[22]~output_o\);

-- Location: IOOBUF_X64_Y0_N9
\Instruction[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => \Instruction[23]~output_o\);

-- Location: IOOBUF_X58_Y0_N9
\Instruction[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => \Instruction[24]~output_o\);

-- Location: IOOBUF_X66_Y54_N2
\Instruction[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => \Instruction[25]~output_o\);

-- Location: IOOBUF_X54_Y54_N9
\Instruction[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => \Instruction[26]~output_o\);

-- Location: IOOBUF_X56_Y54_N23
\Instruction[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => \Instruction[27]~output_o\);

-- Location: IOOBUF_X58_Y0_N2
\Instruction[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => \Instruction[28]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\Instruction[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => \Instruction[29]~output_o\);

-- Location: IOOBUF_X78_Y12_N9
\Instruction[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => \Instruction[30]~output_o\);

-- Location: IOOBUF_X58_Y0_N16
\Instruction[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Mem|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => \Instruction[31]~output_o\);

-- Location: IOOBUF_X78_Y41_N9
\PC_Write~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HDU1|PC_Write~6_combout\,
	devoe => ww_devoe,
	o => \PC_Write~output_o\);

-- Location: IOOBUF_X0_Y6_N23
\IF_ID_Write~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HDU1|IF_ID_Write~0_combout\,
	devoe => ww_devoe,
	o => \IF_ID_Write~output_o\);

-- Location: IOOBUF_X49_Y54_N16
\IF_Flush~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_IF_Flush~0_combout\,
	devoe => ww_devoe,
	o => \IF_Flush~output_o\);

-- Location: IOOBUF_X51_Y54_N30
\ID_EX_RegDst~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|RegDst~q\,
	devoe => ww_devoe,
	o => \ID_EX_RegDst~output_o\);

-- Location: IOOBUF_X78_Y48_N23
\ID_EX_Jump~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|Jump~q\,
	devoe => ww_devoe,
	o => \ID_EX_Jump~output_o\);

-- Location: IOOBUF_X78_Y45_N9
\ID_EX_Branch_eq~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|Branch_eq~q\,
	devoe => ww_devoe,
	o => \ID_EX_Branch_eq~output_o\);

-- Location: IOOBUF_X66_Y54_N9
\ID_EX_Branch_ne~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|Branch_ne~q\,
	devoe => ww_devoe,
	o => \ID_EX_Branch_ne~output_o\);

-- Location: IOOBUF_X56_Y54_N9
\ID_EX_MemRead~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|MemRead~q\,
	devoe => ww_devoe,
	o => \ID_EX_MemRead~output_o\);

-- Location: IOOBUF_X78_Y10_N9
\ID_EX_MemWrite~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|MemWrite~q\,
	devoe => ww_devoe,
	o => \ID_EX_MemWrite~output_o\);

-- Location: IOOBUF_X62_Y54_N16
\ID_EX_ALUOp[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|ALUOp\(0),
	devoe => ww_devoe,
	o => \ID_EX_ALUOp[0]~output_o\);

-- Location: IOOBUF_X51_Y54_N23
\ID_EX_ALUOp[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|RegDst~q\,
	devoe => ww_devoe,
	o => \ID_EX_ALUOp[1]~output_o\);

-- Location: IOOBUF_X56_Y54_N2
\ID_EX_MemtoReg~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|MemRead~q\,
	devoe => ww_devoe,
	o => \ID_EX_MemtoReg~output_o\);

-- Location: IOOBUF_X31_Y39_N16
\ID_EX_ALUSrc~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|ALUSrc~q\,
	devoe => ww_devoe,
	o => \ID_EX_ALUSrc~output_o\);

-- Location: IOOBUF_X69_Y54_N16
\ID_EX_RegWrite~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Control_U|RegWrite~q\,
	devoe => ww_devoe,
	o => \ID_EX_RegWrite~output_o\);

-- Location: IOOBUF_X0_Y7_N2
\Flush~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HDU1|IF_ID_Write~0_combout\,
	devoe => ww_devoe,
	o => \Flush~output_o\);

-- Location: IOOBUF_X29_Y39_N2
\EX_MEM_Flush~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HDU1|Stall_Flush~0_combout\,
	devoe => ww_devoe,
	o => \EX_MEM_Flush~output_o\);

-- Location: IOOBUF_X0_Y21_N2
\read_register_1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(21),
	devoe => ww_devoe,
	o => \read_register_1[0]~output_o\);

-- Location: IOOBUF_X38_Y39_N30
\read_register_1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(22),
	devoe => ww_devoe,
	o => \read_register_1[1]~output_o\);

-- Location: IOOBUF_X78_Y23_N9
\read_register_1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(23),
	devoe => ww_devoe,
	o => \read_register_1[2]~output_o\);

-- Location: IOOBUF_X36_Y39_N30
\read_register_1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(24),
	devoe => ww_devoe,
	o => \read_register_1[3]~output_o\);

-- Location: IOOBUF_X78_Y13_N2
\read_register_1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(25),
	devoe => ww_devoe,
	o => \read_register_1[4]~output_o\);

-- Location: IOOBUF_X78_Y21_N2
\read_register_2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(16),
	devoe => ww_devoe,
	o => \read_register_2[0]~output_o\);

-- Location: IOOBUF_X78_Y21_N16
\read_register_2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(17),
	devoe => ww_devoe,
	o => \read_register_2[1]~output_o\);

-- Location: IOOBUF_X36_Y39_N2
\read_register_2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(18),
	devoe => ww_devoe,
	o => \read_register_2[2]~output_o\);

-- Location: IOOBUF_X34_Y39_N2
\read_register_2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(19),
	devoe => ww_devoe,
	o => \read_register_2[3]~output_o\);

-- Location: IOOBUF_X66_Y54_N23
\read_register_2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \IF_ID|IF_ID_Instruction\(20),
	devoe => ww_devoe,
	o => \read_register_2[4]~output_o\);

-- Location: IOOBUF_X64_Y0_N30
\write_register[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_2to1|Y[0]~0_combout\,
	devoe => ww_devoe,
	o => \write_register[0]~output_o\);

-- Location: IOOBUF_X46_Y54_N16
\write_register[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_2to1|Y[1]~1_combout\,
	devoe => ww_devoe,
	o => \write_register[1]~output_o\);

-- Location: IOOBUF_X64_Y0_N16
\write_register[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_2to1|Y[2]~2_combout\,
	devoe => ww_devoe,
	o => \write_register[2]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\write_register[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_2to1|Y[3]~3_combout\,
	devoe => ww_devoe,
	o => \write_register[3]~output_o\);

-- Location: IOOBUF_X0_Y10_N9
\write_register[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_2to1|Y[4]~4_combout\,
	devoe => ww_devoe,
	o => \write_register[4]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\FWD_Data_A[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[0]~output_o\);

-- Location: IOOBUF_X34_Y39_N9
\FWD_Data_A[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[1]~4_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[1]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\FWD_Data_A[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[2]~6_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[2]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\FWD_Data_A[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[3]~8_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[3]~output_o\);

-- Location: IOOBUF_X26_Y39_N16
\FWD_Data_A[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[4]~10_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[4]~output_o\);

-- Location: IOOBUF_X58_Y54_N23
\FWD_Data_A[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[5]~12_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[5]~output_o\);

-- Location: IOOBUF_X0_Y36_N23
\FWD_Data_A[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[6]~14_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[6]~output_o\);

-- Location: IOOBUF_X0_Y31_N9
\FWD_Data_A[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[7]~16_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[7]~output_o\);

-- Location: IOOBUF_X0_Y32_N9
\FWD_Data_A[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[8]~18_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[8]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\FWD_Data_A[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[9]~20_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[9]~output_o\);

-- Location: IOOBUF_X20_Y39_N16
\FWD_Data_A[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[10]~22_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[10]~output_o\);

-- Location: IOOBUF_X0_Y33_N9
\FWD_Data_A[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[11]~24_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[11]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\FWD_Data_A[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[12]~26_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[12]~output_o\);

-- Location: IOOBUF_X38_Y39_N16
\FWD_Data_A[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[13]~28_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[13]~output_o\);

-- Location: IOOBUF_X0_Y36_N16
\FWD_Data_A[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[14]~30_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[14]~output_o\);

-- Location: IOOBUF_X22_Y39_N16
\FWD_Data_A[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[15]~32_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[15]~output_o\);

-- Location: IOOBUF_X36_Y39_N16
\FWD_Data_A[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[16]~34_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[16]~output_o\);

-- Location: IOOBUF_X38_Y39_N23
\FWD_Data_A[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[17]~36_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[17]~output_o\);

-- Location: IOOBUF_X20_Y39_N2
\FWD_Data_A[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[18]~38_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[18]~output_o\);

-- Location: IOOBUF_X26_Y39_N9
\FWD_Data_A[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[19]~40_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[19]~output_o\);

-- Location: IOOBUF_X0_Y28_N9
\FWD_Data_A[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[20]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\FWD_Data_A[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[21]~44_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[21]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\FWD_Data_A[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[22]~46_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[22]~output_o\);

-- Location: IOOBUF_X78_Y15_N2
\FWD_Data_A[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[23]~48_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[23]~output_o\);

-- Location: IOOBUF_X16_Y0_N30
\FWD_Data_A[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[24]~50_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[24]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\FWD_Data_A[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[25]~52_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[25]~output_o\);

-- Location: IOOBUF_X64_Y0_N23
\FWD_Data_A[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[26]~54_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[26]~output_o\);

-- Location: IOOBUF_X22_Y39_N30
\FWD_Data_A[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[27]~output_o\);

-- Location: IOOBUF_X0_Y29_N9
\FWD_Data_A[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[28]~58_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[28]~output_o\);

-- Location: IOOBUF_X58_Y54_N9
\FWD_Data_A[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[29]~output_o\);

-- Location: IOOBUF_X0_Y16_N9
\FWD_Data_A[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[30]~62_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[30]~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\FWD_Data_A[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_A[31]~output_o\);

-- Location: IOOBUF_X62_Y54_N2
\FWD_Data_B[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[0]~1_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[0]~output_o\);

-- Location: IOOBUF_X49_Y54_N2
\FWD_Data_B[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[1]~3_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[1]~output_o\);

-- Location: IOOBUF_X78_Y49_N23
\FWD_Data_B[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[2]~5_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[2]~output_o\);

-- Location: IOOBUF_X0_Y37_N2
\FWD_Data_B[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[3]~7_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[3]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\FWD_Data_B[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[4]~9_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[4]~output_o\);

-- Location: IOOBUF_X64_Y54_N16
\FWD_Data_B[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[5]~11_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[5]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\FWD_Data_B[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[6]~13_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[6]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\FWD_Data_B[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[7]~15_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[7]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\FWD_Data_B[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[8]~17_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[8]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\FWD_Data_B[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[9]~19_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[9]~output_o\);

-- Location: IOOBUF_X24_Y0_N30
\FWD_Data_B[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[10]~21_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[10]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\FWD_Data_B[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[11]~output_o\);

-- Location: IOOBUF_X0_Y28_N2
\FWD_Data_B[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[12]~25_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[12]~output_o\);

-- Location: IOOBUF_X74_Y54_N2
\FWD_Data_B[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[13]~output_o\);

-- Location: IOOBUF_X74_Y54_N16
\FWD_Data_B[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[14]~29_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[14]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\FWD_Data_B[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[15]~31_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[15]~output_o\);

-- Location: IOOBUF_X38_Y39_N2
\FWD_Data_B[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[16]~33_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[16]~output_o\);

-- Location: IOOBUF_X0_Y25_N9
\FWD_Data_B[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[17]~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\FWD_Data_B[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[18]~37_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[18]~output_o\);

-- Location: IOOBUF_X29_Y39_N9
\FWD_Data_B[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[19]~39_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[19]~output_o\);

-- Location: IOOBUF_X0_Y13_N2
\FWD_Data_B[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[20]~output_o\);

-- Location: IOOBUF_X66_Y54_N30
\FWD_Data_B[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[21]~43_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[21]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\FWD_Data_B[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[22]~45_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[22]~output_o\);

-- Location: IOOBUF_X62_Y0_N9
\FWD_Data_B[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[23]~47_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[23]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\FWD_Data_B[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[24]~49_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[24]~output_o\);

-- Location: IOOBUF_X58_Y54_N30
\FWD_Data_B[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[25]~51_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[25]~output_o\);

-- Location: IOOBUF_X46_Y54_N9
\FWD_Data_B[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[26]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\FWD_Data_B[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[27]~55_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[27]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\FWD_Data_B[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[28]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\FWD_Data_B[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[29]~output_o\);

-- Location: IOOBUF_X0_Y31_N2
\FWD_Data_B[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[30]~output_o\);

-- Location: IOOBUF_X31_Y39_N30
\FWD_Data_B[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1_4to1|MUX2_2_1|Y[31]~63_combout\,
	devoe => ww_devoe,
	o => \FWD_Data_B[31]~output_o\);

-- Location: IOOBUF_X66_Y0_N2
\read_data_1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[0]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\read_data_1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[1]~output_o\);

-- Location: IOOBUF_X58_Y54_N16
\read_data_1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[2]~output_o\);

-- Location: IOOBUF_X0_Y37_N23
\read_data_1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[3]~output_o\);

-- Location: IOOBUF_X78_Y45_N2
\read_data_1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[4]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\read_data_1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[5]~output_o\);

-- Location: IOOBUF_X24_Y0_N23
\read_data_1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[6]~output_o\);

-- Location: IOOBUF_X78_Y10_N2
\read_data_1[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux24~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[7]~output_o\);

-- Location: IOOBUF_X60_Y54_N16
\read_data_1[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[8]~output_o\);

-- Location: IOOBUF_X0_Y9_N2
\read_data_1[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[9]~output_o\);

-- Location: IOOBUF_X20_Y0_N30
\read_data_1[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[10]~output_o\);

-- Location: IOOBUF_X60_Y0_N30
\read_data_1[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[11]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\read_data_1[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[12]~output_o\);

-- Location: IOOBUF_X0_Y18_N2
\read_data_1[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[13]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\read_data_1[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[14]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\read_data_1[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[15]~output_o\);

-- Location: IOOBUF_X0_Y7_N16
\read_data_1[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[16]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\read_data_1[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[17]~output_o\);

-- Location: IOOBUF_X0_Y31_N23
\read_data_1[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux13~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[18]~output_o\);

-- Location: IOOBUF_X58_Y0_N23
\read_data_1[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux12~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[19]~output_o\);

-- Location: IOOBUF_X46_Y54_N23
\read_data_1[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[20]~output_o\);

-- Location: IOOBUF_X78_Y6_N16
\read_data_1[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[21]~output_o\);

-- Location: IOOBUF_X34_Y0_N30
\read_data_1[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux9~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[22]~output_o\);

-- Location: IOOBUF_X0_Y8_N16
\read_data_1[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux8~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[23]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\read_data_1[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[24]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\read_data_1[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[25]~output_o\);

-- Location: IOOBUF_X64_Y54_N2
\read_data_1[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[26]~output_o\);

-- Location: IOOBUF_X0_Y26_N2
\read_data_1[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[27]~output_o\);

-- Location: IOOBUF_X78_Y48_N9
\read_data_1[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux3~24_combout\,
	devoe => ww_devoe,
	o => \read_data_1[28]~output_o\);

-- Location: IOOBUF_X0_Y16_N2
\read_data_1[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[29]~output_o\);

-- Location: IOOBUF_X40_Y39_N16
\read_data_1[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[30]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\read_data_1[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX0_32_1|Mux0~19_combout\,
	devoe => ww_devoe,
	o => \read_data_1[31]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\read_data_2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[0]~output_o\);

-- Location: IOOBUF_X31_Y0_N30
\read_data_2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[1]~output_o\);

-- Location: IOOBUF_X31_Y39_N23
\read_data_2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[2]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\read_data_2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[3]~output_o\);

-- Location: IOOBUF_X69_Y0_N30
\read_data_2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[4]~output_o\);

-- Location: IOOBUF_X49_Y54_N30
\read_data_2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[5]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\read_data_2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[6]~output_o\);

-- Location: IOOBUF_X66_Y0_N9
\read_data_2[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux24~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[7]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\read_data_2[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[8]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\read_data_2[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[9]~output_o\);

-- Location: IOOBUF_X40_Y0_N2
\read_data_2[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[10]~output_o\);

-- Location: IOOBUF_X0_Y13_N16
\read_data_2[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[11]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\read_data_2[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[12]~output_o\);

-- Location: IOOBUF_X78_Y24_N9
\read_data_2[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[13]~output_o\);

-- Location: IOOBUF_X64_Y0_N2
\read_data_2[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[14]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\read_data_2[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[15]~output_o\);

-- Location: IOOBUF_X49_Y0_N30
\read_data_2[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[16]~output_o\);

-- Location: IOOBUF_X0_Y5_N9
\read_data_2[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[17]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\read_data_2[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux13~24_combout\,
	devoe => ww_devoe,
	o => \read_data_2[18]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\read_data_2[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux12~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[19]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\read_data_2[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[20]~output_o\);

-- Location: IOOBUF_X0_Y19_N23
\read_data_2[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[21]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\read_data_2[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux9~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[22]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\read_data_2[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux8~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[23]~output_o\);

-- Location: IOOBUF_X40_Y0_N9
\read_data_2[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[24]~output_o\);

-- Location: IOOBUF_X34_Y0_N23
\read_data_2[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[25]~output_o\);

-- Location: IOOBUF_X38_Y0_N30
\read_data_2[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[26]~output_o\);

-- Location: IOOBUF_X38_Y0_N23
\read_data_2[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[27]~output_o\);

-- Location: IOOBUF_X69_Y54_N2
\read_data_2[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux3~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[28]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\read_data_2[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[29]~output_o\);

-- Location: IOOBUF_X40_Y0_N30
\read_data_2[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[30]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\read_data_2[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RegF0|READ_U_0|MUX1_32_1|Mux0~19_combout\,
	devoe => ww_devoe,
	o => \read_data_2[31]~output_o\);

-- Location: IOOBUF_X78_Y5_N2
\EX_MEM_nextPC[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[0]~output_o\);

-- Location: IOOBUF_X0_Y5_N2
\EX_MEM_nextPC[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[1]~output_o\);

-- Location: IOOBUF_X0_Y6_N16
\EX_MEM_nextPC[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[2]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\EX_MEM_nextPC[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[3]~output_o\);

-- Location: IOOBUF_X69_Y54_N30
\EX_MEM_nextPC[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[4]~output_o\);

-- Location: IOOBUF_X0_Y5_N23
\EX_MEM_nextPC[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[5]~output_o\);

-- Location: IOOBUF_X78_Y47_N2
\EX_MEM_nextPC[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[6]~output_o\);

-- Location: IOOBUF_X66_Y0_N16
\EX_MEM_nextPC[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[7]~output_o\);

-- Location: IOOBUF_X66_Y0_N30
\EX_MEM_nextPC[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[8]~output_o\);

-- Location: IOOBUF_X78_Y3_N2
\EX_MEM_nextPC[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[9]~output_o\);

-- Location: IOOBUF_X78_Y5_N23
\EX_MEM_nextPC[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[10]~output_o\);

-- Location: IOOBUF_X71_Y54_N16
\EX_MEM_nextPC[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[11]~output_o\);

-- Location: IOOBUF_X0_Y3_N16
\EX_MEM_nextPC[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[12]~output_o\);

-- Location: IOOBUF_X78_Y8_N23
\EX_MEM_nextPC[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[13]~output_o\);

-- Location: IOOBUF_X78_Y3_N23
\EX_MEM_nextPC[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[14]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\EX_MEM_nextPC[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[15]~output_o\);

-- Location: IOOBUF_X69_Y0_N23
\EX_MEM_nextPC[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[16]~output_o\);

-- Location: IOOBUF_X78_Y10_N23
\EX_MEM_nextPC[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[17]~output_o\);

-- Location: IOOBUF_X78_Y4_N23
\EX_MEM_nextPC[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[18]~output_o\);

-- Location: IOOBUF_X78_Y44_N9
\EX_MEM_nextPC[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[19]~output_o\);

-- Location: IOOBUF_X0_Y3_N9
\EX_MEM_nextPC[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[20]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\EX_MEM_nextPC[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[21]~output_o\);

-- Location: IOOBUF_X0_Y4_N16
\EX_MEM_nextPC[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[22]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\EX_MEM_nextPC[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[23]~output_o\);

-- Location: IOOBUF_X69_Y0_N16
\EX_MEM_nextPC[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[24]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\EX_MEM_nextPC[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[25]~output_o\);

-- Location: IOOBUF_X78_Y4_N16
\EX_MEM_nextPC[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[26]~output_o\);

-- Location: IOOBUF_X78_Y3_N16
\EX_MEM_nextPC[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[27]~output_o\);

-- Location: IOOBUF_X69_Y54_N23
\EX_MEM_nextPC[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[28]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\EX_MEM_nextPC[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[29]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\EX_MEM_nextPC[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[30]~output_o\);

-- Location: IOOBUF_X78_Y6_N23
\EX_MEM_nextPC[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \EX_MEM_nextPC[31]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\ID_EX_Rs[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rs\(0),
	devoe => ww_devoe,
	o => \ID_EX_Rs[0]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\ID_EX_Rs[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rs\(1),
	devoe => ww_devoe,
	o => \ID_EX_Rs[1]~output_o\);

-- Location: IOOBUF_X78_Y10_N16
\ID_EX_Rs[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rs\(2),
	devoe => ww_devoe,
	o => \ID_EX_Rs[2]~output_o\);

-- Location: IOOBUF_X78_Y5_N16
\ID_EX_Rs[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rs\(3),
	devoe => ww_devoe,
	o => \ID_EX_Rs[3]~output_o\);

-- Location: IOOBUF_X34_Y39_N16
\ID_EX_Rs[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rs\(4),
	devoe => ww_devoe,
	o => \ID_EX_Rs[4]~output_o\);

-- Location: IOOBUF_X78_Y47_N16
\ID_EX_Rt[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rt\(0),
	devoe => ww_devoe,
	o => \ID_EX_Rt[0]~output_o\);

-- Location: IOOBUF_X49_Y54_N9
\ID_EX_Rt[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rt\(1),
	devoe => ww_devoe,
	o => \ID_EX_Rt[1]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\ID_EX_Rt[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rt\(2),
	devoe => ww_devoe,
	o => \ID_EX_Rt[2]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\ID_EX_Rt[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rt\(3),
	devoe => ww_devoe,
	o => \ID_EX_Rt[3]~output_o\);

-- Location: IOOBUF_X58_Y54_N2
\ID_EX_Rt[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rt\(4),
	devoe => ww_devoe,
	o => \ID_EX_Rt[4]~output_o\);

-- Location: IOOBUF_X71_Y54_N30
\ID_EX_Rd[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_Rd\(0),
	devoe => ww_devoe,
	o => \ID_EX_Rd[0]~output_o\);

-- Location: IOOBUF_X71_Y54_N2
\ID_EX_Rd[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_extend_value\(12),
	devoe => ww_devoe,
	o => \ID_EX_Rd[1]~output_o\);

-- Location: IOOBUF_X69_Y54_N9
\ID_EX_Rd[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_extend_value\(13),
	devoe => ww_devoe,
	o => \ID_EX_Rd[2]~output_o\);

-- Location: IOOBUF_X78_Y30_N2
\ID_EX_Rd[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_extend_value\(14),
	devoe => ww_devoe,
	o => \ID_EX_Rd[3]~output_o\);

-- Location: IOOBUF_X31_Y39_N9
\ID_EX_Rd[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|ID_EX_extend_value\(31),
	devoe => ww_devoe,
	o => \ID_EX_Rd[4]~output_o\);

-- Location: IOOBUF_X34_Y39_N23
\EX_MEM_ALU_result[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(0),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[0]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\EX_MEM_ALU_result[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(1),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[1]~output_o\);

-- Location: IOOBUF_X0_Y29_N2
\EX_MEM_ALU_result[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(2),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[2]~output_o\);

-- Location: IOOBUF_X0_Y33_N2
\EX_MEM_ALU_result[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(3),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[3]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\EX_MEM_ALU_result[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(4),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[4]~output_o\);

-- Location: IOOBUF_X20_Y39_N9
\EX_MEM_ALU_result[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(5),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[5]~output_o\);

-- Location: IOOBUF_X22_Y0_N30
\EX_MEM_ALU_result[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(6),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[6]~output_o\);

-- Location: IOOBUF_X24_Y39_N16
\EX_MEM_ALU_result[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(7),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[7]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\EX_MEM_ALU_result[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(8),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[8]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\EX_MEM_ALU_result[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(9),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[9]~output_o\);

-- Location: IOOBUF_X26_Y39_N30
\EX_MEM_ALU_result[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(10),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[10]~output_o\);

-- Location: IOOBUF_X0_Y13_N23
\EX_MEM_ALU_result[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(11),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[11]~output_o\);

-- Location: IOOBUF_X0_Y8_N9
\EX_MEM_ALU_result[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(12),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[12]~output_o\);

-- Location: IOOBUF_X62_Y54_N23
\EX_MEM_ALU_result[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(13),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[13]~output_o\);

-- Location: IOOBUF_X40_Y39_N30
\EX_MEM_ALU_result[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(14),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[14]~output_o\);

-- Location: IOOBUF_X0_Y36_N9
\EX_MEM_ALU_result[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(15),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[15]~output_o\);

-- Location: IOOBUF_X62_Y54_N30
\EX_MEM_ALU_result[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(16),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[16]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\EX_MEM_ALU_result[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(17),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[17]~output_o\);

-- Location: IOOBUF_X78_Y45_N16
\EX_MEM_ALU_result[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(18),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[18]~output_o\);

-- Location: IOOBUF_X0_Y25_N2
\EX_MEM_ALU_result[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(19),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[19]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\EX_MEM_ALU_result[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(20),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[20]~output_o\);

-- Location: IOOBUF_X0_Y8_N2
\EX_MEM_ALU_result[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(21),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[21]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\EX_MEM_ALU_result[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(22),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[22]~output_o\);

-- Location: IOOBUF_X0_Y12_N2
\EX_MEM_ALU_result[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(23),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[23]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\EX_MEM_ALU_result[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(24),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[24]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\EX_MEM_ALU_result[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(25),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[25]~output_o\);

-- Location: IOOBUF_X40_Y39_N23
\EX_MEM_ALU_result[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(26),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[26]~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\EX_MEM_ALU_result[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(27),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[27]~output_o\);

-- Location: IOOBUF_X0_Y9_N23
\EX_MEM_ALU_result[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(28),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[28]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\EX_MEM_ALU_result[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(29),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[29]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\EX_MEM_ALU_result[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(30),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[30]~output_o\);

-- Location: IOOBUF_X78_Y9_N9
\EX_MEM_ALU_result[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_ALU_result\(31),
	devoe => ww_devoe,
	o => \EX_MEM_ALU_result[31]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\MEM_WB_ALU_result[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(0),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[0]~output_o\);

-- Location: IOOBUF_X64_Y54_N30
\MEM_WB_ALU_result[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(1),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[1]~output_o\);

-- Location: IOOBUF_X29_Y39_N16
\MEM_WB_ALU_result[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(2),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[2]~output_o\);

-- Location: IOOBUF_X24_Y39_N30
\MEM_WB_ALU_result[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(3),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[3]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\MEM_WB_ALU_result[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(4),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[4]~output_o\);

-- Location: IOOBUF_X49_Y54_N23
\MEM_WB_ALU_result[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(5),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[5]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\MEM_WB_ALU_result[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(6),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[6]~output_o\);

-- Location: IOOBUF_X64_Y54_N9
\MEM_WB_ALU_result[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(7),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[7]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\MEM_WB_ALU_result[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(8),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[8]~output_o\);

-- Location: IOOBUF_X0_Y3_N23
\MEM_WB_ALU_result[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(9),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[9]~output_o\);

-- Location: IOOBUF_X24_Y39_N2
\MEM_WB_ALU_result[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(10),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[10]~output_o\);

-- Location: IOOBUF_X36_Y0_N2
\MEM_WB_ALU_result[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(11),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[11]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\MEM_WB_ALU_result[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(12),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[12]~output_o\);

-- Location: IOOBUF_X38_Y39_N9
\MEM_WB_ALU_result[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(13),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[13]~output_o\);

-- Location: IOOBUF_X62_Y54_N9
\MEM_WB_ALU_result[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(14),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[14]~output_o\);

-- Location: IOOBUF_X0_Y26_N9
\MEM_WB_ALU_result[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(15),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[15]~output_o\);

-- Location: IOOBUF_X66_Y54_N16
\MEM_WB_ALU_result[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(16),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[16]~output_o\);

-- Location: IOOBUF_X66_Y0_N23
\MEM_WB_ALU_result[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(17),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[17]~output_o\);

-- Location: IOOBUF_X0_Y35_N23
\MEM_WB_ALU_result[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(18),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[18]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\MEM_WB_ALU_result[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(19),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[19]~output_o\);

-- Location: IOOBUF_X78_Y9_N2
\MEM_WB_ALU_result[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(20),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[20]~output_o\);

-- Location: IOOBUF_X38_Y0_N16
\MEM_WB_ALU_result[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(21),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[21]~output_o\);

-- Location: IOOBUF_X31_Y0_N23
\MEM_WB_ALU_result[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(22),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[22]~output_o\);

-- Location: IOOBUF_X78_Y8_N16
\MEM_WB_ALU_result[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(23),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[23]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\MEM_WB_ALU_result[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(24),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[24]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\MEM_WB_ALU_result[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(25),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[25]~output_o\);

-- Location: IOOBUF_X40_Y39_N9
\MEM_WB_ALU_result[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(26),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[26]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\MEM_WB_ALU_result[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(27),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[27]~output_o\);

-- Location: IOOBUF_X29_Y0_N30
\MEM_WB_ALU_result[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(28),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[28]~output_o\);

-- Location: IOOBUF_X0_Y20_N23
\MEM_WB_ALU_result[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(29),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[29]~output_o\);

-- Location: IOOBUF_X22_Y0_N16
\MEM_WB_ALU_result[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(30),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[30]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\MEM_WB_ALU_result[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_ALU_result\(31),
	devoe => ww_devoe,
	o => \MEM_WB_ALU_result[31]~output_o\);

-- Location: IOOBUF_X0_Y27_N2
\FWD_A[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FWD_U|FWD_A[0]~8_combout\,
	devoe => ww_devoe,
	o => \FWD_A[0]~output_o\);

-- Location: IOOBUF_X26_Y39_N2
\FWD_A[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FWD_U|FWD_A\(1),
	devoe => ww_devoe,
	o => \FWD_A[1]~output_o\);

-- Location: IOOBUF_X24_Y39_N23
\FWD_B[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FWD_U|FWD_B[0]~9_combout\,
	devoe => ww_devoe,
	o => \FWD_B[0]~output_o\);

-- Location: IOOBUF_X26_Y39_N23
\FWD_B[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FWD_U|FWD_B\(1),
	devoe => ww_devoe,
	o => \FWD_B[1]~output_o\);

-- Location: IOOBUF_X46_Y54_N30
\Final_Jump~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_Final_Jump~0_combout\,
	devoe => ww_devoe,
	o => \Final_Jump~output_o\);

-- Location: IOOBUF_X0_Y30_N16
\EX_MEM_RegWrite~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_RegWrite~q\,
	devoe => ww_devoe,
	o => \EX_MEM_RegWrite~output_o\);

-- Location: IOOBUF_X78_Y44_N16
\MEM_WB_RegWrite~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_RegWrite~q\,
	devoe => ww_devoe,
	o => \MEM_WB_RegWrite~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\EX_MEM_MemtoReg~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_MemtoReg~q\,
	devoe => ww_devoe,
	o => \EX_MEM_MemtoReg~output_o\);

-- Location: IOOBUF_X24_Y39_N9
\MEM_WB_MemtoReg~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_MemtoReg~q\,
	devoe => ww_devoe,
	o => \MEM_WB_MemtoReg~output_o\);

-- Location: IOOBUF_X0_Y30_N23
\EX_MEM_MemRead~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_MemRead~q\,
	devoe => ww_devoe,
	o => \EX_MEM_MemRead~output_o\);

-- Location: IOOBUF_X0_Y6_N9
\EX_MEM_MemWrite~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_MemWrite~q\,
	devoe => ww_devoe,
	o => \EX_MEM_MemWrite~output_o\);

-- Location: IOOBUF_X40_Y39_N2
\EX_MEM_Branch_eq~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_Branch_eq~q\,
	devoe => ww_devoe,
	o => \EX_MEM_Branch_eq~output_o\);

-- Location: IOOBUF_X46_Y54_N2
\EX_MEM_Branch_ne~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_Branch_ne~q\,
	devoe => ww_devoe,
	o => \EX_MEM_Branch_ne~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\Zero~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_exc|Equal0~18_combout\,
	devoe => ww_devoe,
	o => \Zero~output_o\);

-- Location: IOOBUF_X62_Y0_N2
\EX_MEM_Zero~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_Zero~q\,
	devoe => ww_devoe,
	o => \EX_MEM_Zero~output_o\);

-- Location: IOOBUF_X71_Y54_N23
\PC_Src~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC_Src~0_combout\,
	devoe => ww_devoe,
	o => \PC_Src~output_o\);

-- Location: IOOBUF_X0_Y15_N2
\EX_MEM_write_register[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_write_register\(0),
	devoe => ww_devoe,
	o => \EX_MEM_write_register[0]~output_o\);

-- Location: IOOBUF_X0_Y37_N16
\EX_MEM_write_register[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_write_register\(1),
	devoe => ww_devoe,
	o => \EX_MEM_write_register[1]~output_o\);

-- Location: IOOBUF_X64_Y54_N23
\EX_MEM_write_register[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_write_register\(2),
	devoe => ww_devoe,
	o => \EX_MEM_write_register[2]~output_o\);

-- Location: IOOBUF_X78_Y4_N9
\EX_MEM_write_register[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_write_register\(3),
	devoe => ww_devoe,
	o => \EX_MEM_write_register[3]~output_o\);

-- Location: IOOBUF_X31_Y39_N2
\EX_MEM_write_register[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|EX_MEM_write_register\(4),
	devoe => ww_devoe,
	o => \EX_MEM_write_register[4]~output_o\);

-- Location: IOOBUF_X0_Y18_N9
\MEM_WB_write_register[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_write_register\(0),
	devoe => ww_devoe,
	o => \MEM_WB_write_register[0]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\MEM_WB_write_register[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_write_register\(1),
	devoe => ww_devoe,
	o => \MEM_WB_write_register[1]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\MEM_WB_write_register[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_write_register\(2),
	devoe => ww_devoe,
	o => \MEM_WB_write_register[2]~output_o\);

-- Location: IOOBUF_X42_Y0_N9
\MEM_WB_write_register[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_write_register\(3),
	devoe => ww_devoe,
	o => \MEM_WB_write_register[3]~output_o\);

-- Location: IOOBUF_X60_Y54_N23
\MEM_WB_write_register[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|MEM_WB_write_register\(4),
	devoe => ww_devoe,
	o => \MEM_WB_write_register[4]~output_o\);

-- Location: IOOBUF_X0_Y15_N9
\MEM_WB_read_data[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[0]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\MEM_WB_read_data[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[1]~output_o\);

-- Location: IOOBUF_X0_Y37_N9
\MEM_WB_read_data[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[2]~output_o\);

-- Location: IOOBUF_X0_Y32_N2
\MEM_WB_read_data[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[3]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\MEM_WB_read_data[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[4]~output_o\);

-- Location: IOOBUF_X0_Y36_N2
\MEM_WB_read_data[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[5]~output_o\);

-- Location: IOOBUF_X0_Y26_N23
\MEM_WB_read_data[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[6]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\MEM_WB_read_data[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[7]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\MEM_WB_read_data[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[8]~output_o\);

-- Location: IOOBUF_X24_Y0_N16
\MEM_WB_read_data[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[9]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\MEM_WB_read_data[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[10]~output_o\);

-- Location: IOOBUF_X62_Y0_N30
\MEM_WB_read_data[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[11]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\MEM_WB_read_data[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[12]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\MEM_WB_read_data[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[13]~output_o\);

-- Location: IOOBUF_X18_Y0_N30
\MEM_WB_read_data[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[14]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\MEM_WB_read_data[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[15]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\MEM_WB_read_data[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[16]~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\MEM_WB_read_data[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[17]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\MEM_WB_read_data[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[18]~output_o\);

-- Location: IOOBUF_X22_Y39_N23
\MEM_WB_read_data[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[19]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\MEM_WB_read_data[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[20]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\MEM_WB_read_data[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[21]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\MEM_WB_read_data[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[22]~output_o\);

-- Location: IOOBUF_X0_Y7_N23
\MEM_WB_read_data[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[23]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\MEM_WB_read_data[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[24]~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\MEM_WB_read_data[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[25]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\MEM_WB_read_data[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[26]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\MEM_WB_read_data[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[27]~output_o\);

-- Location: IOOBUF_X0_Y12_N9
\MEM_WB_read_data[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[28]~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\MEM_WB_read_data[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[29]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\MEM_WB_read_data[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[30]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\MEM_WB_read_data[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DataMEM0|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => \MEM_WB_read_data[31]~output_o\);

-- Location: IOOBUF_X51_Y0_N2
\MEM_WB_write_data[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[0]~0_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[0]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\MEM_WB_write_data[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[1]~1_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[1]~output_o\);

-- Location: IOOBUF_X36_Y39_N9
\MEM_WB_write_data[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[2]~2_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[2]~output_o\);

-- Location: IOOBUF_X51_Y0_N9
\MEM_WB_write_data[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[3]~3_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[3]~output_o\);

-- Location: IOOBUF_X34_Y39_N30
\MEM_WB_write_data[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[4]~4_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[4]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\MEM_WB_write_data[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[5]~5_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[5]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\MEM_WB_write_data[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[6]~6_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[6]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\MEM_WB_write_data[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[7]~7_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[7]~output_o\);

-- Location: IOOBUF_X78_Y18_N2
\MEM_WB_write_data[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[8]~8_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[8]~output_o\);

-- Location: IOOBUF_X42_Y0_N30
\MEM_WB_write_data[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[9]~9_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[9]~output_o\);

-- Location: IOOBUF_X46_Y0_N16
\MEM_WB_write_data[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[10]~10_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[10]~output_o\);

-- Location: IOOBUF_X78_Y18_N16
\MEM_WB_write_data[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[11]~11_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[11]~output_o\);

-- Location: IOOBUF_X51_Y0_N30
\MEM_WB_write_data[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[12]~12_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[12]~output_o\);

-- Location: IOOBUF_X36_Y39_N23
\MEM_WB_write_data[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[13]~13_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[13]~output_o\);

-- Location: IOOBUF_X56_Y0_N30
\MEM_WB_write_data[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[14]~14_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[14]~output_o\);

-- Location: IOOBUF_X46_Y0_N23
\MEM_WB_write_data[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[15]~15_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[15]~output_o\);

-- Location: IOOBUF_X51_Y0_N23
\MEM_WB_write_data[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[16]~16_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[16]~output_o\);

-- Location: IOOBUF_X78_Y20_N24
\MEM_WB_write_data[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[17]~17_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[17]~output_o\);

-- Location: IOOBUF_X0_Y19_N16
\MEM_WB_write_data[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[18]~18_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[18]~output_o\);

-- Location: IOOBUF_X46_Y0_N2
\MEM_WB_write_data[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[19]~19_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[19]~output_o\);

-- Location: IOOBUF_X58_Y0_N30
\MEM_WB_write_data[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[20]~20_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[20]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\MEM_WB_write_data[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[21]~21_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[21]~output_o\);

-- Location: IOOBUF_X78_Y18_N23
\MEM_WB_write_data[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[22]~22_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[22]~output_o\);

-- Location: IOOBUF_X42_Y0_N2
\MEM_WB_write_data[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[23]~23_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[23]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\MEM_WB_write_data[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[24]~24_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[24]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\MEM_WB_write_data[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[25]~25_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[25]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\MEM_WB_write_data[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[26]~26_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[26]~output_o\);

-- Location: IOOBUF_X54_Y0_N30
\MEM_WB_write_data[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[27]~27_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[27]~output_o\);

-- Location: IOOBUF_X46_Y0_N9
\MEM_WB_write_data[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[28]~28_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[28]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\MEM_WB_write_data[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[29]~29_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[29]~output_o\);

-- Location: IOOBUF_X46_Y0_N30
\MEM_WB_write_data[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[30]~30_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[30]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\MEM_WB_write_data[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4_2to1|Y[31]~31_combout\,
	devoe => ww_devoe,
	o => \MEM_WB_write_data[31]~output_o\);

-- Location: IOIBUF_X0_Y18_N15
\Clock~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock,
	o => \Clock~input_o\);

-- Location: CLKCTRL_G3
\Clock~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clock~inputclkctrl_outclk\);

-- Location: LCCOMB_X65_Y35_N24
\HDU2|IF_Flush_2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU2|IF_Flush_2~feeder_combout\ = \HDU1|Stall_Flush~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \HDU2|IF_Flush_2~feeder_combout\);

-- Location: FF_X65_Y35_N25
\HDU2|IF_Flush_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \HDU2|IF_Flush_2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HDU2|IF_Flush_2~q\);

-- Location: LCCOMB_X46_Y50_N20
\~GND\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X74_Y32_N2
\Add0|Result[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[2]~0_combout\ = \PC_Reg_1|Q\(2) $ (VCC)
-- \Add0|Result[2]~1\ = CARRY(\PC_Reg_1|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(2),
	datad => VCC,
	combout => \Add0|Result[2]~0_combout\,
	cout => \Add0|Result[2]~1\);

-- Location: LCCOMB_X74_Y32_N4
\Add0|Result[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[3]~2_combout\ = (\PC_Reg_1|Q\(3) & (!\Add0|Result[2]~1\)) # (!\PC_Reg_1|Q\(3) & ((\Add0|Result[2]~1\) # (GND)))
-- \Add0|Result[3]~3\ = CARRY((!\Add0|Result[2]~1\) # (!\PC_Reg_1|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(3),
	datad => VCC,
	cin => \Add0|Result[2]~1\,
	combout => \Add0|Result[3]~2_combout\,
	cout => \Add0|Result[3]~3\);

-- Location: FF_X74_Y32_N5
\PC_plus4|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(3));

-- Location: LCCOMB_X70_Y32_N22
\IF_ID|IF_ID_nextPC~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~2_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\PC_plus4|Q\(3) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \PC_plus4|Q\(3),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_nextPC~2_combout\);

-- Location: FF_X70_Y32_N23
\IF_ID|IF_ID_nextPC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~2_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(3));

-- Location: FF_X70_Y32_N9
\ID_EX|ID_EX_nextPC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_nextPC\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(3));

-- Location: LCCOMB_X74_Y32_N6
\Add0|Result[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[4]~4_combout\ = (\PC_Reg_1|Q\(4) & (\Add0|Result[3]~3\ $ (GND))) # (!\PC_Reg_1|Q\(4) & (!\Add0|Result[3]~3\ & VCC))
-- \Add0|Result[4]~5\ = CARRY((\PC_Reg_1|Q\(4) & !\Add0|Result[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(4),
	datad => VCC,
	cin => \Add0|Result[3]~3\,
	combout => \Add0|Result[4]~4_combout\,
	cout => \Add0|Result[4]~5\);

-- Location: FF_X74_Y32_N7
\PC_plus4|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(4));

-- Location: LCCOMB_X72_Y32_N20
\IF_ID|IF_ID_nextPC~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~3_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(4),
	combout => \IF_ID|IF_ID_nextPC~3_combout\);

-- Location: FF_X72_Y32_N21
\IF_ID|IF_ID_nextPC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~3_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(4));

-- Location: LCCOMB_X72_Y32_N4
\ID_EX|ID_EX_nextPC[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[4]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(4),
	combout => \ID_EX|ID_EX_nextPC[4]~feeder_combout\);

-- Location: FF_X72_Y32_N5
\ID_EX|ID_EX_nextPC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(4));

-- Location: LCCOMB_X74_Y32_N8
\Add0|Result[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[5]~6_combout\ = (\PC_Reg_1|Q\(5) & (!\Add0|Result[4]~5\)) # (!\PC_Reg_1|Q\(5) & ((\Add0|Result[4]~5\) # (GND)))
-- \Add0|Result[5]~7\ = CARRY((!\Add0|Result[4]~5\) # (!\PC_Reg_1|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(5),
	datad => VCC,
	cin => \Add0|Result[4]~5\,
	combout => \Add0|Result[5]~6_combout\,
	cout => \Add0|Result[5]~7\);

-- Location: LCCOMB_X74_Y32_N10
\Add0|Result[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[6]~8_combout\ = (\PC_Reg_1|Q\(6) & (\Add0|Result[5]~7\ $ (GND))) # (!\PC_Reg_1|Q\(6) & (!\Add0|Result[5]~7\ & VCC))
-- \Add0|Result[6]~9\ = CARRY((\PC_Reg_1|Q\(6) & !\Add0|Result[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(6),
	datad => VCC,
	cin => \Add0|Result[5]~7\,
	combout => \Add0|Result[6]~8_combout\,
	cout => \Add0|Result[6]~9\);

-- Location: LCCOMB_X74_Y32_N12
\Add0|Result[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[7]~10_combout\ = (\PC_Reg_1|Q\(7) & (!\Add0|Result[6]~9\)) # (!\PC_Reg_1|Q\(7) & ((\Add0|Result[6]~9\) # (GND)))
-- \Add0|Result[7]~11\ = CARRY((!\Add0|Result[6]~9\) # (!\PC_Reg_1|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(7),
	datad => VCC,
	cin => \Add0|Result[6]~9\,
	combout => \Add0|Result[7]~10_combout\,
	cout => \Add0|Result[7]~11\);

-- Location: FF_X74_Y32_N13
\PC_plus4|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(7));

-- Location: LCCOMB_X72_Y32_N26
\IF_ID|IF_ID_nextPC~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~6_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(7),
	combout => \IF_ID|IF_ID_nextPC~6_combout\);

-- Location: FF_X72_Y32_N27
\IF_ID|IF_ID_nextPC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~6_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(7));

-- Location: FF_X72_Y32_N7
\ID_EX|ID_EX_nextPC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_nextPC\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(7));

-- Location: LCCOMB_X74_Y32_N14
\Add0|Result[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[8]~12_combout\ = (\PC_Reg_1|Q\(8) & (\Add0|Result[7]~11\ $ (GND))) # (!\PC_Reg_1|Q\(8) & (!\Add0|Result[7]~11\ & VCC))
-- \Add0|Result[8]~13\ = CARRY((\PC_Reg_1|Q\(8) & !\Add0|Result[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(8),
	datad => VCC,
	cin => \Add0|Result[7]~11\,
	combout => \Add0|Result[8]~12_combout\,
	cout => \Add0|Result[8]~13\);

-- Location: LCCOMB_X74_Y32_N16
\Add0|Result[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[9]~14_combout\ = (\PC_Reg_1|Q\(9) & (!\Add0|Result[8]~13\)) # (!\PC_Reg_1|Q\(9) & ((\Add0|Result[8]~13\) # (GND)))
-- \Add0|Result[9]~15\ = CARRY((!\Add0|Result[8]~13\) # (!\PC_Reg_1|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(9),
	datad => VCC,
	cin => \Add0|Result[8]~13\,
	combout => \Add0|Result[9]~14_combout\,
	cout => \Add0|Result[9]~15\);

-- Location: FF_X74_Y32_N17
\PC_plus4|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(9));

-- Location: LCCOMB_X72_Y32_N22
\IF_ID|IF_ID_nextPC~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~8_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(9),
	combout => \IF_ID|IF_ID_nextPC~8_combout\);

-- Location: FF_X72_Y32_N23
\IF_ID|IF_ID_nextPC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~8_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(9));

-- Location: FF_X72_Y32_N31
\ID_EX|ID_EX_nextPC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_nextPC\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(9));

-- Location: M9K_X53_Y32_N0
\Inst_Mem|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020940190020800002000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "IMem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "I_Mem:Inst_Mem|altsyncram:altsyncram_component|altsyncram_sfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \IF_ID_en~0_combout\,
	clk0 => \Clock~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y32_N28
\IF_ID|IF_ID_Instruction~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~24_combout\ = (!\HDU2|IF_Flush_2~q\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(7) & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU2|IF_Flush_2~q\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(7),
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~24_combout\);

-- Location: FF_X52_Y32_N29
\IF_ID|IF_ID_Instruction[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~24_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(7));

-- Location: FF_X37_Y30_N13
\ID_EX|ID_EX_extend_value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(7));

-- Location: FF_X74_Y32_N15
\PC_plus4|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(8));

-- Location: LCCOMB_X72_Y32_N8
\IF_ID|IF_ID_nextPC~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~7_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(8),
	combout => \IF_ID|IF_ID_nextPC~7_combout\);

-- Location: FF_X72_Y32_N9
\IF_ID|IF_ID_nextPC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~7_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(8));

-- Location: FF_X72_Y32_N29
\ID_EX|ID_EX_nextPC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_nextPC\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(8));

-- Location: FF_X74_Y32_N11
\PC_plus4|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(6));

-- Location: LCCOMB_X72_Y32_N0
\IF_ID|IF_ID_nextPC~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~5_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(6),
	combout => \IF_ID|IF_ID_nextPC~5_combout\);

-- Location: FF_X72_Y32_N1
\IF_ID|IF_ID_nextPC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~5_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(6));

-- Location: LCCOMB_X72_Y32_N24
\ID_EX|ID_EX_nextPC[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[6]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(6),
	combout => \ID_EX|ID_EX_nextPC[6]~feeder_combout\);

-- Location: FF_X72_Y32_N25
\ID_EX|ID_EX_nextPC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(6));

-- Location: FF_X74_Y32_N9
\PC_plus4|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(5));

-- Location: LCCOMB_X72_Y32_N18
\IF_ID|IF_ID_nextPC~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~4_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(5),
	combout => \IF_ID|IF_ID_nextPC~4_combout\);

-- Location: FF_X72_Y32_N19
\IF_ID|IF_ID_nextPC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~4_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(5));

-- Location: LCCOMB_X72_Y32_N10
\ID_EX|ID_EX_nextPC[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[5]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(5),
	combout => \ID_EX|ID_EX_nextPC[5]~feeder_combout\);

-- Location: FF_X72_Y32_N11
\ID_EX|ID_EX_nextPC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(5));

-- Location: FF_X74_Y32_N3
\PC_plus4|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(2));

-- Location: LCCOMB_X63_Y32_N20
\IF_ID|IF_ID_nextPC~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~1_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(2),
	combout => \IF_ID|IF_ID_nextPC~1_combout\);

-- Location: FF_X63_Y32_N21
\IF_ID|IF_ID_nextPC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~1_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(2));

-- Location: LCCOMB_X63_Y32_N2
\ID_EX|ID_EX_nextPC[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[2]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(2),
	combout => \ID_EX|ID_EX_nextPC[2]~feeder_combout\);

-- Location: FF_X63_Y32_N3
\ID_EX|ID_EX_nextPC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(2));

-- Location: LCCOMB_X54_Y32_N2
\IF_ID|IF_ID_Instruction~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~31_combout\ = (!\HDU2|IF_Flush_2~q\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(0) & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datab => \Inst_Mem|altsyncram_component|auto_generated|q_a\(0),
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~31_combout\);

-- Location: FF_X54_Y32_N3
\IF_ID|IF_ID_Instruction[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~31_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(0));

-- Location: FF_X36_Y33_N9
\ID_EX|ID_EX_extend_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(0));

-- Location: LCCOMB_X71_Y32_N2
\EX_MEM|EX_MEM_Branch_Addr[2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[2]~31_combout\ = (\ID_EX|ID_EX_nextPC\(2) & (\ID_EX|ID_EX_extend_value\(0) $ (VCC))) # (!\ID_EX|ID_EX_nextPC\(2) & (\ID_EX|ID_EX_extend_value\(0) & VCC))
-- \EX_MEM|EX_MEM_Branch_Addr[2]~32\ = CARRY((\ID_EX|ID_EX_nextPC\(2) & \ID_EX|ID_EX_extend_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(2),
	datab => \ID_EX|ID_EX_extend_value\(0),
	datad => VCC,
	combout => \EX_MEM|EX_MEM_Branch_Addr[2]~31_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[2]~32\);

-- Location: LCCOMB_X71_Y32_N4
\EX_MEM|EX_MEM_Branch_Addr[3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[3]~33_combout\ = (\ID_EX|ID_EX_nextPC\(3) & ((\ID_EX|ID_EX_extend_value\(1) & (\EX_MEM|EX_MEM_Branch_Addr[2]~32\ & VCC)) # (!\ID_EX|ID_EX_extend_value\(1) & (!\EX_MEM|EX_MEM_Branch_Addr[2]~32\)))) # (!\ID_EX|ID_EX_nextPC\(3) & 
-- ((\ID_EX|ID_EX_extend_value\(1) & (!\EX_MEM|EX_MEM_Branch_Addr[2]~32\)) # (!\ID_EX|ID_EX_extend_value\(1) & ((\EX_MEM|EX_MEM_Branch_Addr[2]~32\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[3]~34\ = CARRY((\ID_EX|ID_EX_nextPC\(3) & (!\ID_EX|ID_EX_extend_value\(1) & !\EX_MEM|EX_MEM_Branch_Addr[2]~32\)) # (!\ID_EX|ID_EX_nextPC\(3) & ((!\EX_MEM|EX_MEM_Branch_Addr[2]~32\) # (!\ID_EX|ID_EX_extend_value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(3),
	datab => \ID_EX|ID_EX_extend_value\(1),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[2]~32\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[3]~33_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[3]~34\);

-- Location: LCCOMB_X71_Y32_N6
\EX_MEM|EX_MEM_Branch_Addr[4]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[4]~35_combout\ = ((\ID_EX|ID_EX_nextPC\(4) $ (\ID_EX|ID_EX_extend_value\(2) $ (!\EX_MEM|EX_MEM_Branch_Addr[3]~34\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[4]~36\ = CARRY((\ID_EX|ID_EX_nextPC\(4) & ((\ID_EX|ID_EX_extend_value\(2)) # (!\EX_MEM|EX_MEM_Branch_Addr[3]~34\))) # (!\ID_EX|ID_EX_nextPC\(4) & (\ID_EX|ID_EX_extend_value\(2) & !\EX_MEM|EX_MEM_Branch_Addr[3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(4),
	datab => \ID_EX|ID_EX_extend_value\(2),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[3]~34\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[4]~35_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[4]~36\);

-- Location: LCCOMB_X71_Y32_N8
\EX_MEM|EX_MEM_Branch_Addr[5]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[5]~37_combout\ = (\ID_EX|ID_EX_extend_value\(3) & ((\ID_EX|ID_EX_nextPC\(5) & (\EX_MEM|EX_MEM_Branch_Addr[4]~36\ & VCC)) # (!\ID_EX|ID_EX_nextPC\(5) & (!\EX_MEM|EX_MEM_Branch_Addr[4]~36\)))) # (!\ID_EX|ID_EX_extend_value\(3) & 
-- ((\ID_EX|ID_EX_nextPC\(5) & (!\EX_MEM|EX_MEM_Branch_Addr[4]~36\)) # (!\ID_EX|ID_EX_nextPC\(5) & ((\EX_MEM|EX_MEM_Branch_Addr[4]~36\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[5]~38\ = CARRY((\ID_EX|ID_EX_extend_value\(3) & (!\ID_EX|ID_EX_nextPC\(5) & !\EX_MEM|EX_MEM_Branch_Addr[4]~36\)) # (!\ID_EX|ID_EX_extend_value\(3) & ((!\EX_MEM|EX_MEM_Branch_Addr[4]~36\) # (!\ID_EX|ID_EX_nextPC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(3),
	datab => \ID_EX|ID_EX_nextPC\(5),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[4]~36\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[5]~37_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[5]~38\);

-- Location: LCCOMB_X71_Y32_N10
\EX_MEM|EX_MEM_Branch_Addr[6]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[6]~39_combout\ = ((\ID_EX|ID_EX_extend_value\(4) $ (\ID_EX|ID_EX_nextPC\(6) $ (!\EX_MEM|EX_MEM_Branch_Addr[5]~38\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[6]~40\ = CARRY((\ID_EX|ID_EX_extend_value\(4) & ((\ID_EX|ID_EX_nextPC\(6)) # (!\EX_MEM|EX_MEM_Branch_Addr[5]~38\))) # (!\ID_EX|ID_EX_extend_value\(4) & (\ID_EX|ID_EX_nextPC\(6) & !\EX_MEM|EX_MEM_Branch_Addr[5]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(4),
	datab => \ID_EX|ID_EX_nextPC\(6),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[5]~38\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[6]~39_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[6]~40\);

-- Location: LCCOMB_X71_Y32_N12
\EX_MEM|EX_MEM_Branch_Addr[7]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[7]~41_combout\ = (\ID_EX|ID_EX_nextPC\(7) & ((\ID_EX|ID_EX_extend_value\(5) & (\EX_MEM|EX_MEM_Branch_Addr[6]~40\ & VCC)) # (!\ID_EX|ID_EX_extend_value\(5) & (!\EX_MEM|EX_MEM_Branch_Addr[6]~40\)))) # (!\ID_EX|ID_EX_nextPC\(7) & 
-- ((\ID_EX|ID_EX_extend_value\(5) & (!\EX_MEM|EX_MEM_Branch_Addr[6]~40\)) # (!\ID_EX|ID_EX_extend_value\(5) & ((\EX_MEM|EX_MEM_Branch_Addr[6]~40\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[7]~42\ = CARRY((\ID_EX|ID_EX_nextPC\(7) & (!\ID_EX|ID_EX_extend_value\(5) & !\EX_MEM|EX_MEM_Branch_Addr[6]~40\)) # (!\ID_EX|ID_EX_nextPC\(7) & ((!\EX_MEM|EX_MEM_Branch_Addr[6]~40\) # (!\ID_EX|ID_EX_extend_value\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(7),
	datab => \ID_EX|ID_EX_extend_value\(5),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[6]~40\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[7]~41_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[7]~42\);

-- Location: LCCOMB_X71_Y32_N14
\EX_MEM|EX_MEM_Branch_Addr[8]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[8]~43_combout\ = ((\ID_EX|ID_EX_extend_value\(6) $ (\ID_EX|ID_EX_nextPC\(8) $ (!\EX_MEM|EX_MEM_Branch_Addr[7]~42\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[8]~44\ = CARRY((\ID_EX|ID_EX_extend_value\(6) & ((\ID_EX|ID_EX_nextPC\(8)) # (!\EX_MEM|EX_MEM_Branch_Addr[7]~42\))) # (!\ID_EX|ID_EX_extend_value\(6) & (\ID_EX|ID_EX_nextPC\(8) & !\EX_MEM|EX_MEM_Branch_Addr[7]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(6),
	datab => \ID_EX|ID_EX_nextPC\(8),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[7]~42\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[8]~43_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[8]~44\);

-- Location: LCCOMB_X71_Y32_N16
\EX_MEM|EX_MEM_Branch_Addr[9]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[9]~45_combout\ = (\ID_EX|ID_EX_nextPC\(9) & ((\ID_EX|ID_EX_extend_value\(7) & (\EX_MEM|EX_MEM_Branch_Addr[8]~44\ & VCC)) # (!\ID_EX|ID_EX_extend_value\(7) & (!\EX_MEM|EX_MEM_Branch_Addr[8]~44\)))) # (!\ID_EX|ID_EX_nextPC\(9) & 
-- ((\ID_EX|ID_EX_extend_value\(7) & (!\EX_MEM|EX_MEM_Branch_Addr[8]~44\)) # (!\ID_EX|ID_EX_extend_value\(7) & ((\EX_MEM|EX_MEM_Branch_Addr[8]~44\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[9]~46\ = CARRY((\ID_EX|ID_EX_nextPC\(9) & (!\ID_EX|ID_EX_extend_value\(7) & !\EX_MEM|EX_MEM_Branch_Addr[8]~44\)) # (!\ID_EX|ID_EX_nextPC\(9) & ((!\EX_MEM|EX_MEM_Branch_Addr[8]~44\) # (!\ID_EX|ID_EX_extend_value\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(9),
	datab => \ID_EX|ID_EX_extend_value\(7),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[8]~44\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[9]~45_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[9]~46\);

-- Location: FF_X71_Y32_N17
\EX_MEM|EX_MEM_Branch_Addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[9]~45_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(9));

-- Location: LCCOMB_X77_Y32_N10
\Mux3_2to1|Y[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[9]~8_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(9))) # (!\PC_Src~0_combout\ & ((\Add0|Result[9]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(9),
	datac => \Add0|Result[9]~14_combout\,
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[9]~8_combout\);

-- Location: IOIBUF_X0_Y18_N22
\Reset~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reset,
	o => \Reset~input_o\);

-- Location: CLKCTRL_G4
\Reset~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Reset~inputclkctrl_outclk\);

-- Location: FF_X77_Y32_N11
\PC_Reg_1|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[9]~8_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(9));

-- Location: LCCOMB_X54_Y32_N0
\IF_ID|IF_ID_Instruction~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~25_combout\ = (!\HDU2|IF_Flush_2~q\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(6) & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datab => \Inst_Mem|altsyncram_component|auto_generated|q_a\(6),
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~25_combout\);

-- Location: FF_X54_Y32_N1
\IF_ID|IF_ID_Instruction[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~25_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(6));

-- Location: FF_X36_Y33_N13
\ID_EX|ID_EX_extend_value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(6));

-- Location: FF_X71_Y32_N15
\EX_MEM|EX_MEM_Branch_Addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[8]~43_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(8));

-- Location: LCCOMB_X77_Y32_N24
\Mux3_2to1|Y[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[8]~7_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(8))) # (!\PC_Src~0_combout\ & ((\Add0|Result[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Src~0_combout\,
	datab => \EX_MEM|EX_MEM_Branch_Addr\(8),
	datad => \Add0|Result[8]~12_combout\,
	combout => \Mux3_2to1|Y[8]~7_combout\);

-- Location: FF_X77_Y32_N25
\PC_Reg_1|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[8]~7_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(8));

-- Location: LCCOMB_X54_Y32_N6
\IF_ID|IF_ID_Instruction~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~26_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(5) & (!\HDU1|Stall_Flush~0_combout\ & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(5),
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~26_combout\);

-- Location: FF_X54_Y32_N7
\IF_ID|IF_ID_Instruction[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~26_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(5));

-- Location: FF_X36_Y33_N11
\ID_EX|ID_EX_extend_value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(5));

-- Location: FF_X71_Y32_N13
\EX_MEM|EX_MEM_Branch_Addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[7]~41_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(7));

-- Location: LCCOMB_X74_Y32_N0
\Mux3_2to1|Y[7]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[7]~6_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(7))) # (!\PC_Src~0_combout\ & ((\Add0|Result[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(7),
	datac => \PC_Src~0_combout\,
	datad => \Add0|Result[7]~10_combout\,
	combout => \Mux3_2to1|Y[7]~6_combout\);

-- Location: FF_X74_Y32_N1
\PC_Reg_1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[7]~6_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(7));

-- Location: LCCOMB_X52_Y32_N22
\IF_ID|IF_ID_Instruction~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~27_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(4) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(4),
	datab => \HDU2|IF_Flush_2~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~27_combout\);

-- Location: FF_X52_Y32_N23
\IF_ID|IF_ID_Instruction[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~27_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(4));

-- Location: FF_X36_Y33_N5
\ID_EX|ID_EX_extend_value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(4));

-- Location: FF_X71_Y32_N11
\EX_MEM|EX_MEM_Branch_Addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[6]~39_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(6));

-- Location: LCCOMB_X77_Y32_N2
\Mux3_2to1|Y[6]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[6]~5_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(6))) # (!\PC_Src~0_combout\ & ((\Add0|Result[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Src~0_combout\,
	datab => \EX_MEM|EX_MEM_Branch_Addr\(6),
	datad => \Add0|Result[6]~8_combout\,
	combout => \Mux3_2to1|Y[6]~5_combout\);

-- Location: FF_X77_Y32_N3
\PC_Reg_1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[6]~5_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(6));

-- Location: LCCOMB_X52_Y32_N16
\IF_ID|IF_ID_Instruction~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~28_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \Inst_Mem|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \HDU2|IF_Flush_2~q\,
	datad => \Inst_Mem|altsyncram_component|auto_generated|q_a\(3),
	combout => \IF_ID|IF_ID_Instruction~28_combout\);

-- Location: FF_X52_Y32_N17
\IF_ID|IF_ID_Instruction[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~28_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(3));

-- Location: LCCOMB_X32_Y33_N12
\ID_EX|ID_EX_extend_value[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_extend_value[3]~feeder_combout\ = \IF_ID|IF_ID_Instruction\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_Instruction\(3),
	combout => \ID_EX|ID_EX_extend_value[3]~feeder_combout\);

-- Location: FF_X32_Y33_N13
\ID_EX|ID_EX_extend_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_extend_value[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(3));

-- Location: FF_X71_Y32_N9
\EX_MEM|EX_MEM_Branch_Addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[5]~37_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(5));

-- Location: LCCOMB_X77_Y32_N8
\Mux3_2to1|Y[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[5]~4_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(5))) # (!\PC_Src~0_combout\ & ((\Add0|Result[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Src~0_combout\,
	datab => \EX_MEM|EX_MEM_Branch_Addr\(5),
	datad => \Add0|Result[5]~6_combout\,
	combout => \Mux3_2to1|Y[5]~4_combout\);

-- Location: FF_X77_Y32_N9
\PC_Reg_1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[5]~4_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(5));

-- Location: LCCOMB_X54_Y32_N24
\IF_ID|IF_ID_Instruction~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~29_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \Inst_Mem|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(2),
	combout => \IF_ID|IF_ID_Instruction~29_combout\);

-- Location: FF_X54_Y32_N25
\IF_ID|IF_ID_Instruction[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~29_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(2));

-- Location: FF_X35_Y33_N5
\ID_EX|ID_EX_extend_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(2));

-- Location: FF_X71_Y32_N7
\EX_MEM|EX_MEM_Branch_Addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[4]~35_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(4));

-- Location: LCCOMB_X77_Y32_N6
\Mux3_2to1|Y[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[4]~3_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(4))) # (!\PC_Src~0_combout\ & ((\Add0|Result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(4),
	datab => \Add0|Result[4]~4_combout\,
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[4]~3_combout\);

-- Location: FF_X77_Y32_N7
\PC_Reg_1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[4]~3_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(4));

-- Location: LCCOMB_X51_Y32_N2
\IF_ID|IF_ID_Instruction~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~30_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \Inst_Mem|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(1),
	combout => \IF_ID|IF_ID_Instruction~30_combout\);

-- Location: FF_X51_Y32_N3
\IF_ID|IF_ID_Instruction[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~30_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(1));

-- Location: FF_X36_Y33_N15
\ID_EX|ID_EX_extend_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(1));

-- Location: FF_X71_Y32_N5
\EX_MEM|EX_MEM_Branch_Addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[3]~33_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(3));

-- Location: LCCOMB_X77_Y32_N0
\Mux3_2to1|Y[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[3]~2_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(3))) # (!\PC_Src~0_combout\ & ((\Add0|Result[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(3),
	datab => \Add0|Result[3]~2_combout\,
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[3]~2_combout\);

-- Location: FF_X77_Y32_N1
\PC_Reg_1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[3]~2_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(3));

-- Location: M9K_X53_Y32_N0
\Inst_Mem|altsyncram_component|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000234B0014A6B524012A444A88C0A23024",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "IMem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "I_Mem:Inst_Mem|altsyncram:altsyncram_component|altsyncram_sfs3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \IF_ID_en~0_combout\,
	clk0 => \Clock~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y32_N24
\IF_ID|IF_ID_Instruction~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~12_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(27) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \HDU2|IF_Flush_2~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~12_combout\);

-- Location: FF_X52_Y32_N25
\IF_ID|IF_ID_Instruction[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~12_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(27));

-- Location: LCCOMB_X52_Y32_N30
\IF_ID|IF_ID_Instruction~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~13_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(28) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(28),
	datab => \HDU2|IF_Flush_2~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~13_combout\);

-- Location: FF_X52_Y32_N31
\IF_ID|IF_ID_Instruction[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~13_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(28));

-- Location: LCCOMB_X41_Y30_N16
\HDU1|IF_ID_Write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|IF_ID_Write~0_combout\ = (\HDU1|PC_Write~6_combout\) # (\HDU1|Stall_Flush~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|PC_Write~6_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \HDU1|IF_ID_Write~0_combout\);

-- Location: LCCOMB_X51_Y32_N22
\Control_U|Branch_eq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|Branch_eq~0_combout\ = (\Control_U|Jump~0_combout\ & (!\IF_ID|IF_ID_Instruction\(27) & (\IF_ID|IF_ID_Instruction\(28) & !\HDU1|IF_ID_Write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|Jump~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(27),
	datac => \IF_ID|IF_ID_Instruction\(28),
	datad => \HDU1|IF_ID_Write~0_combout\,
	combout => \Control_U|Branch_eq~0_combout\);

-- Location: LCCOMB_X52_Y32_N6
\IF_ID|IF_ID_Instruction~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~11_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(26) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(26),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~11_combout\);

-- Location: FF_X52_Y32_N7
\IF_ID|IF_ID_Instruction[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~11_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(26));

-- Location: LCCOMB_X51_Y32_N16
\Control_U|Branch_eq~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|Branch_eq~1_combout\ = (\Control_U|Branch_eq~0_combout\ & !\IF_ID|IF_ID_Instruction\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Control_U|Branch_eq~0_combout\,
	datad => \IF_ID|IF_ID_Instruction\(26),
	combout => \Control_U|Branch_eq~1_combout\);

-- Location: FF_X51_Y32_N17
\Control_U|Branch_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Control_U|Branch_eq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|Branch_eq~q\);

-- Location: LCCOMB_X38_Y33_N28
\EX_MEM|EX_MEM_Branch_eq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_eq~0_combout\ = (\Control_U|Branch_eq~q\ & !\HDU1|Stall_Flush~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_U|Branch_eq~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \EX_MEM|EX_MEM_Branch_eq~0_combout\);

-- Location: FF_X38_Y33_N29
\EX_MEM|EX_MEM_Branch_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_eq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_eq~q\);

-- Location: LCCOMB_X52_Y32_N2
\IF_ID|IF_ID_Instruction~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~15_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(29) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(29),
	datab => \HDU2|IF_Flush_2~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~15_combout\);

-- Location: FF_X52_Y32_N3
\IF_ID|IF_ID_Instruction[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~15_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(29));

-- Location: LCCOMB_X51_Y32_N0
\Control_U|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|Equal1~0_combout\ = (!\IF_ID|IF_ID_Instruction\(30) & (\IF_ID|IF_ID_Instruction\(27) & (!\IF_ID|IF_ID_Instruction\(28) & \IF_ID|IF_ID_Instruction\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(30),
	datab => \IF_ID|IF_ID_Instruction\(27),
	datac => \IF_ID|IF_ID_Instruction\(28),
	datad => \IF_ID|IF_ID_Instruction\(26),
	combout => \Control_U|Equal1~0_combout\);

-- Location: LCCOMB_X51_Y32_N18
\IF_ID|IF_ID_Instruction~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~10_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \Inst_Mem|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \Inst_Mem|altsyncram_component|auto_generated|q_a\(31),
	combout => \IF_ID|IF_ID_Instruction~10_combout\);

-- Location: FF_X51_Y32_N19
\IF_ID|IF_ID_Instruction[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~10_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(31));

-- Location: LCCOMB_X51_Y32_N10
\Control_U|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|Equal1~1_combout\ = (!\IF_ID|IF_ID_Instruction\(29) & (\Control_U|Equal1~0_combout\ & \IF_ID|IF_ID_Instruction\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(29),
	datab => \Control_U|Equal1~0_combout\,
	datad => \IF_ID|IF_ID_Instruction\(31),
	combout => \Control_U|Equal1~1_combout\);

-- Location: LCCOMB_X51_Y32_N8
\Control_U|RegWrite~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|RegWrite~0_combout\ = (!\HDU1|IF_ID_Write~0_combout\ & ((\Control_U|Equal1~1_combout\) # ((!\IF_ID|IF_ID_Instruction\(27) & \Control_U|Jump~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|Equal1~1_combout\,
	datab => \IF_ID|IF_ID_Instruction\(27),
	datac => \Control_U|Jump~1_combout\,
	datad => \HDU1|IF_ID_Write~0_combout\,
	combout => \Control_U|RegWrite~0_combout\);

-- Location: FF_X51_Y32_N9
\Control_U|RegWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Control_U|RegWrite~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|RegWrite~q\);

-- Location: LCCOMB_X37_Y30_N14
\EX_MEM|EX_MEM_RegWrite~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_RegWrite~0_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Control_U|RegWrite~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datad => \Control_U|RegWrite~q\,
	combout => \EX_MEM|EX_MEM_RegWrite~0_combout\);

-- Location: FF_X36_Y30_N11
\EX_MEM|EX_MEM_RegWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_RegWrite~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_RegWrite~q\);

-- Location: LCCOMB_X52_Y32_N20
\Control_U|RegDst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|RegDst~0_combout\ = (!\IF_ID|IF_ID_Instruction\(28) & !\IF_ID|IF_ID_Instruction\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID|IF_ID_Instruction\(28),
	datad => \IF_ID|IF_ID_Instruction\(26),
	combout => \Control_U|RegDst~0_combout\);

-- Location: LCCOMB_X51_Y32_N26
\Control_U|RegDst~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|RegDst~1_combout\ = (\Control_U|Jump~0_combout\ & (!\IF_ID|IF_ID_Instruction\(27) & (\Control_U|RegDst~0_combout\ & !\HDU1|IF_ID_Write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|Jump~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(27),
	datac => \Control_U|RegDst~0_combout\,
	datad => \HDU1|IF_ID_Write~0_combout\,
	combout => \Control_U|RegDst~1_combout\);

-- Location: FF_X51_Y32_N27
\Control_U|RegDst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Control_U|RegDst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|RegDst~q\);

-- Location: LCCOMB_X63_Y32_N12
\IF_ID|IF_ID_Instruction~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~9_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \Inst_Mem|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Inst_Mem|altsyncram_component|auto_generated|q_a\(20),
	combout => \IF_ID|IF_ID_Instruction~9_combout\);

-- Location: FF_X63_Y32_N13
\IF_ID|IF_ID_Instruction[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~9_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(20));

-- Location: FF_X35_Y30_N7
\ID_EX|ID_EX_Rt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rt\(4));

-- Location: LCCOMB_X54_Y32_N28
\IF_ID|IF_ID_Instruction~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~20_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(15) & (!\HDU1|Stall_Flush~0_combout\ & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(15),
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~20_combout\);

-- Location: FF_X54_Y32_N29
\IF_ID|IF_ID_Instruction[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~20_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(15));

-- Location: LCCOMB_X31_Y30_N12
\ID_EX|ID_EX_extend_value[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_extend_value[31]~feeder_combout\ = \IF_ID|IF_ID_Instruction\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_Instruction\(15),
	combout => \ID_EX|ID_EX_extend_value[31]~feeder_combout\);

-- Location: FF_X31_Y30_N13
\ID_EX|ID_EX_extend_value[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_extend_value[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(31));

-- Location: LCCOMB_X40_Y30_N6
\EX_MEM|EX_MEM_write_register~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_register~2_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_extend_value\(31)))) # (!\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|RegDst~q\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ID_EX|ID_EX_Rt\(4),
	datad => \ID_EX|ID_EX_extend_value\(31),
	combout => \EX_MEM|EX_MEM_write_register~2_combout\);

-- Location: FF_X35_Y30_N23
\EX_MEM|EX_MEM_write_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_write_register~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_register\(4));

-- Location: LCCOMB_X52_Y32_N8
\IF_ID|IF_ID_Instruction~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~8_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(18) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(18),
	datab => \HDU2|IF_Flush_2~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~8_combout\);

-- Location: FF_X52_Y32_N9
\IF_ID|IF_ID_Instruction[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~8_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(18));

-- Location: FF_X35_Y30_N13
\ID_EX|ID_EX_Rt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rt\(2));

-- Location: LCCOMB_X52_Y32_N0
\IF_ID|IF_ID_Instruction~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~18_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(13) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(13),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~18_combout\);

-- Location: FF_X52_Y32_N1
\IF_ID|IF_ID_Instruction[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~18_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(13));

-- Location: FF_X38_Y32_N9
\ID_EX|ID_EX_extend_value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(13));

-- Location: LCCOMB_X40_Y30_N24
\EX_MEM|EX_MEM_write_register~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_register~3_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_extend_value\(13)))) # (!\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(2),
	datab => \ID_EX|ID_EX_extend_value\(13),
	datac => \Control_U|RegDst~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \EX_MEM|EX_MEM_write_register~3_combout\);

-- Location: FF_X35_Y30_N9
\EX_MEM|EX_MEM_write_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_write_register~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_register\(2));

-- Location: LCCOMB_X54_Y32_N12
\IF_ID|IF_ID_Instruction~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~7_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(19) & (!\HDU1|Stall_Flush~0_combout\ & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(19),
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~7_combout\);

-- Location: FF_X54_Y32_N13
\IF_ID|IF_ID_Instruction[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~7_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(19));

-- Location: FF_X35_Y30_N17
\ID_EX|ID_EX_Rt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rt\(3));

-- Location: LCCOMB_X54_Y32_N26
\IF_ID|IF_ID_Instruction~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~19_combout\ = (!\HDU2|IF_Flush_2~q\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(14) & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datab => \Inst_Mem|altsyncram_component|auto_generated|q_a\(14),
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~19_combout\);

-- Location: FF_X54_Y32_N27
\IF_ID|IF_ID_Instruction[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~19_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(14));

-- Location: FF_X37_Y32_N21
\ID_EX|ID_EX_extend_value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(14));

-- Location: LCCOMB_X36_Y30_N20
\EX_MEM|EX_MEM_write_register~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_register~4_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_extend_value\(14)))) # (!\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \Control_U|RegDst~q\,
	datac => \ID_EX|ID_EX_Rt\(3),
	datad => \ID_EX|ID_EX_extend_value\(14),
	combout => \EX_MEM|EX_MEM_write_register~4_combout\);

-- Location: FF_X36_Y30_N21
\EX_MEM|EX_MEM_write_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_register~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_register\(3));

-- Location: LCCOMB_X54_Y32_N20
\IF_ID|IF_ID_Instruction~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~17_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(12) & (!\HDU1|Stall_Flush~0_combout\ & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(12),
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~17_combout\);

-- Location: FF_X54_Y32_N21
\IF_ID|IF_ID_Instruction[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~17_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(12));

-- Location: LCCOMB_X35_Y28_N8
\ID_EX|ID_EX_extend_value[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_extend_value[12]~feeder_combout\ = \IF_ID|IF_ID_Instruction\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_Instruction\(12),
	combout => \ID_EX|ID_EX_extend_value[12]~feeder_combout\);

-- Location: FF_X35_Y28_N9
\ID_EX|ID_EX_extend_value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_extend_value[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(12));

-- Location: LCCOMB_X62_Y31_N12
\IF_ID|IF_ID_Instruction~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~5_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(17) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(17),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~5_combout\);

-- Location: FF_X62_Y31_N13
\IF_ID|IF_ID_Instruction[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~5_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(17));

-- Location: FF_X35_Y30_N25
\ID_EX|ID_EX_Rt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rt\(1));

-- Location: LCCOMB_X36_Y30_N22
\EX_MEM|EX_MEM_write_register~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_register~1_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Control_U|RegDst~q\ & (\ID_EX|ID_EX_extend_value\(12))) # (!\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_Rt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(12),
	datab => \ID_EX|ID_EX_Rt\(1),
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Control_U|RegDst~q\,
	combout => \EX_MEM|EX_MEM_write_register~1_combout\);

-- Location: FF_X36_Y30_N23
\EX_MEM|EX_MEM_write_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_register~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_register\(1));

-- Location: LCCOMB_X52_Y32_N10
\IF_ID|IF_ID_Instruction~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~16_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(11) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(11),
	datab => \HDU2|IF_Flush_2~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~16_combout\);

-- Location: FF_X52_Y32_N11
\IF_ID|IF_ID_Instruction[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~16_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(11));

-- Location: FF_X37_Y29_N13
\ID_EX|ID_EX_Rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rd\(0));

-- Location: LCCOMB_X36_Y30_N8
\EX_MEM|EX_MEM_write_register~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_register~0_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_Rd\(0)))) # (!\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(0),
	datab => \Control_U|RegDst~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \ID_EX|ID_EX_Rd\(0),
	combout => \EX_MEM|EX_MEM_write_register~0_combout\);

-- Location: FF_X36_Y30_N9
\EX_MEM|EX_MEM_write_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_register~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_register\(0));

-- Location: LCCOMB_X36_Y30_N4
\FWD_U|FWD_A~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A~1_combout\ = (\EX_MEM|EX_MEM_write_register\(2)) # ((\EX_MEM|EX_MEM_write_register\(3)) # ((\EX_MEM|EX_MEM_write_register\(1)) # (\EX_MEM|EX_MEM_write_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_write_register\(2),
	datab => \EX_MEM|EX_MEM_write_register\(3),
	datac => \EX_MEM|EX_MEM_write_register\(1),
	datad => \EX_MEM|EX_MEM_write_register\(0),
	combout => \FWD_U|FWD_A~1_combout\);

-- Location: LCCOMB_X51_Y32_N24
\IF_ID|IF_ID_Instruction~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~0_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \Inst_Mem|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \Inst_Mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \IF_ID|IF_ID_Instruction~0_combout\);

-- Location: FF_X51_Y32_N25
\IF_ID|IF_ID_Instruction[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~0_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(21));

-- Location: FF_X36_Y30_N17
\ID_EX|ID_EX_Rs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rs\(0));

-- Location: LCCOMB_X52_Y32_N12
\IF_ID|IF_ID_Instruction~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~1_combout\ = (\Inst_Mem|altsyncram_component|auto_generated|q_a\(22) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \HDU2|IF_Flush_2~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~1_combout\);

-- Location: FF_X52_Y32_N13
\IF_ID|IF_ID_Instruction[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~1_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(22));

-- Location: FF_X36_Y30_N3
\ID_EX|ID_EX_Rs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rs\(1));

-- Location: LCCOMB_X36_Y30_N2
\FWD_U|FWD_A[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A[1]~0_combout\ = (\EX_MEM|EX_MEM_write_register\(1) & (\ID_EX|ID_EX_Rs\(1) & (\ID_EX|ID_EX_Rs\(0) $ (!\EX_MEM|EX_MEM_write_register\(0))))) # (!\EX_MEM|EX_MEM_write_register\(1) & (!\ID_EX|ID_EX_Rs\(1) & (\ID_EX|ID_EX_Rs\(0) $ 
-- (!\EX_MEM|EX_MEM_write_register\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_write_register\(1),
	datab => \ID_EX|ID_EX_Rs\(0),
	datac => \ID_EX|ID_EX_Rs\(1),
	datad => \EX_MEM|EX_MEM_write_register\(0),
	combout => \FWD_U|FWD_A[1]~0_combout\);

-- Location: LCCOMB_X36_Y30_N12
\FWD_U|FWD_A[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A[1]~2_combout\ = (\EX_MEM|EX_MEM_RegWrite~q\ & (\FWD_U|FWD_A[1]~0_combout\ & ((\EX_MEM|EX_MEM_write_register\(4)) # (\FWD_U|FWD_A~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_RegWrite~q\,
	datab => \EX_MEM|EX_MEM_write_register\(4),
	datac => \FWD_U|FWD_A~1_combout\,
	datad => \FWD_U|FWD_A[1]~0_combout\,
	combout => \FWD_U|FWD_A[1]~2_combout\);

-- Location: LCCOMB_X52_Y32_N14
\IF_ID|IF_ID_Instruction~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~3_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(24) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(24),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~3_combout\);

-- Location: FF_X52_Y32_N15
\IF_ID|IF_ID_Instruction[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~3_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(24));

-- Location: FF_X36_Y30_N1
\ID_EX|ID_EX_Rs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rs\(3));

-- Location: LCCOMB_X62_Y31_N16
\IF_ID|IF_ID_Instruction~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~2_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(23) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(23),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~2_combout\);

-- Location: FF_X62_Y31_N17
\IF_ID|IF_ID_Instruction[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~2_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(23));

-- Location: LCCOMB_X36_Y30_N28
\ID_EX|ID_EX_Rs[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_Rs[2]~feeder_combout\ = \IF_ID|IF_ID_Instruction\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \ID_EX|ID_EX_Rs[2]~feeder_combout\);

-- Location: FF_X36_Y30_N29
\ID_EX|ID_EX_Rs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_Rs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rs\(2));

-- Location: LCCOMB_X36_Y30_N0
\FWD_U|FWD_A[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A[1]~3_combout\ = (\EX_MEM|EX_MEM_write_register\(2) & (\ID_EX|ID_EX_Rs\(2) & (\EX_MEM|EX_MEM_write_register\(3) $ (!\ID_EX|ID_EX_Rs\(3))))) # (!\EX_MEM|EX_MEM_write_register\(2) & (!\ID_EX|ID_EX_Rs\(2) & (\EX_MEM|EX_MEM_write_register\(3) $ 
-- (!\ID_EX|ID_EX_Rs\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_write_register\(2),
	datab => \EX_MEM|EX_MEM_write_register\(3),
	datac => \ID_EX|ID_EX_Rs\(3),
	datad => \ID_EX|ID_EX_Rs\(2),
	combout => \FWD_U|FWD_A[1]~3_combout\);

-- Location: LCCOMB_X62_Y31_N30
\IF_ID|IF_ID_Instruction~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~4_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \Inst_Mem|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \HDU2|IF_Flush_2~q\,
	datad => \Inst_Mem|altsyncram_component|auto_generated|q_a\(25),
	combout => \IF_ID|IF_ID_Instruction~4_combout\);

-- Location: FF_X62_Y31_N31
\IF_ID|IF_ID_Instruction[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~4_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(25));

-- Location: FF_X35_Y30_N15
\ID_EX|ID_EX_Rs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rs\(4));

-- Location: LCCOMB_X36_Y30_N30
\FWD_U|FWD_A[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A\(1) = (\FWD_U|FWD_A[1]~2_combout\ & (\FWD_U|FWD_A[1]~3_combout\ & (\EX_MEM|EX_MEM_write_register\(4) $ (!\ID_EX|ID_EX_Rs\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[1]~2_combout\,
	datab => \FWD_U|FWD_A[1]~3_combout\,
	datac => \EX_MEM|EX_MEM_write_register\(4),
	datad => \ID_EX|ID_EX_Rs\(4),
	combout => \FWD_U|FWD_A\(1));

-- Location: FF_X35_Y30_N19
\MEM_WB|MEM_WB_write_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_write_register\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_write_register\(3));

-- Location: FF_X35_Y30_N31
\MEM_WB|MEM_WB_write_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_write_register\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_write_register\(2));

-- Location: LCCOMB_X35_Y30_N30
\FWD_U|FWD_A[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A[0]~6_combout\ = (\MEM_WB|MEM_WB_write_register\(3) & (\ID_EX|ID_EX_Rs\(3) & (\MEM_WB|MEM_WB_write_register\(2) $ (!\ID_EX|ID_EX_Rs\(2))))) # (!\MEM_WB|MEM_WB_write_register\(3) & (!\ID_EX|ID_EX_Rs\(3) & (\MEM_WB|MEM_WB_write_register\(2) $ 
-- (!\ID_EX|ID_EX_Rs\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \ID_EX|ID_EX_Rs\(3),
	datac => \MEM_WB|MEM_WB_write_register\(2),
	datad => \ID_EX|ID_EX_Rs\(2),
	combout => \FWD_U|FWD_A[0]~6_combout\);

-- Location: FF_X35_Y30_N1
\MEM_WB|MEM_WB_RegWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_RegWrite~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_RegWrite~q\);

-- Location: FF_X35_Y30_N27
\MEM_WB|MEM_WB_write_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_write_register\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_write_register\(4));

-- Location: FF_X35_Y30_N29
\MEM_WB|MEM_WB_write_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_write_register\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_write_register\(1));

-- Location: FF_X36_Y30_N27
\MEM_WB|MEM_WB_write_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_write_register\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_write_register\(0));

-- Location: LCCOMB_X35_Y30_N28
\FWD_U|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~0_combout\ = (!\MEM_WB|MEM_WB_write_register\(3) & (!\MEM_WB|MEM_WB_write_register\(2) & (!\MEM_WB|MEM_WB_write_register\(1) & !\MEM_WB|MEM_WB_write_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(2),
	datac => \MEM_WB|MEM_WB_write_register\(1),
	datad => \MEM_WB|MEM_WB_write_register\(0),
	combout => \FWD_U|Equal0~0_combout\);

-- Location: LCCOMB_X35_Y30_N14
\FWD_U|FWD_A[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A[0]~5_combout\ = (\MEM_WB|MEM_WB_RegWrite~q\ & ((\MEM_WB|MEM_WB_write_register\(4) & (\ID_EX|ID_EX_Rs\(4))) # (!\MEM_WB|MEM_WB_write_register\(4) & (!\ID_EX|ID_EX_Rs\(4) & !\FWD_U|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datab => \MEM_WB|MEM_WB_write_register\(4),
	datac => \ID_EX|ID_EX_Rs\(4),
	datad => \FWD_U|Equal0~0_combout\,
	combout => \FWD_U|FWD_A[0]~5_combout\);

-- Location: LCCOMB_X36_Y30_N16
\FWD_U|FWD_A[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A[0]~4_combout\ = (\MEM_WB|MEM_WB_write_register\(0) & (\ID_EX|ID_EX_Rs\(0) & (\ID_EX|ID_EX_Rs\(1) $ (!\MEM_WB|MEM_WB_write_register\(1))))) # (!\MEM_WB|MEM_WB_write_register\(0) & (!\ID_EX|ID_EX_Rs\(0) & (\ID_EX|ID_EX_Rs\(1) $ 
-- (!\MEM_WB|MEM_WB_write_register\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(0),
	datab => \ID_EX|ID_EX_Rs\(1),
	datac => \ID_EX|ID_EX_Rs\(0),
	datad => \MEM_WB|MEM_WB_write_register\(1),
	combout => \FWD_U|FWD_A[0]~4_combout\);

-- Location: LCCOMB_X35_Y30_N8
\FWD_U|FWD_A[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A[0]~7_combout\ = (\FWD_U|FWD_A[0]~6_combout\ & (\FWD_U|FWD_A[0]~5_combout\ & \FWD_U|FWD_A[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~6_combout\,
	datab => \FWD_U|FWD_A[0]~5_combout\,
	datad => \FWD_U|FWD_A[0]~4_combout\,
	combout => \FWD_U|FWD_A[0]~7_combout\);

-- Location: LCCOMB_X38_Y25_N10
\RegF0|READ_U_0|MUX0_32_1|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ = (\IF_ID|IF_ID_Instruction\(24) & !\IF_ID|IF_ID_Instruction\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID|IF_ID_Instruction\(24),
	datad => \IF_ID|IF_ID_Instruction\(25),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\);

-- Location: LCCOMB_X38_Y25_N20
\RegF0|READ_U_0|MUX0_32_1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ = (\IF_ID|IF_ID_Instruction\(25)) # ((\IF_ID|IF_ID_Instruction\(24) & \IF_ID|IF_ID_Instruction\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(25),
	datac => \IF_ID|IF_ID_Instruction\(24),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\);

-- Location: LCCOMB_X41_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ = (\IF_ID|IF_ID_Instruction\(22) & !\IF_ID|IF_ID_Instruction\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID|IF_ID_Instruction\(22),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\);

-- Location: FF_X51_Y32_N11
\Control_U|ALUOp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Control_U|Branch_eq~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|ALUOp\(0));

-- Location: LCCOMB_X37_Y34_N0
\ALUctrl_0|Equal5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|Equal5~0_combout\ = (!\ID_EX|ID_EX_extend_value\(0) & (!\ID_EX|ID_EX_extend_value\(3) & !\ID_EX|ID_EX_extend_value\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(0),
	datac => \ID_EX|ID_EX_extend_value\(3),
	datad => \ID_EX|ID_EX_extend_value\(2),
	combout => \ALUctrl_0|Equal5~0_combout\);

-- Location: LCCOMB_X37_Y34_N6
\ALUctrl_0|ALU_Ctrl~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|ALU_Ctrl~2_combout\ = (\ID_EX|ID_EX_extend_value\(1) & (!\Control_U|RegDst~q\ & (!\Control_U|ALUOp\(0)))) # (!\ID_EX|ID_EX_extend_value\(1) & ((\ALUctrl_0|Equal5~0_combout\) # ((!\Control_U|RegDst~q\ & !\Control_U|ALUOp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(1),
	datab => \Control_U|RegDst~q\,
	datac => \Control_U|ALUOp\(0),
	datad => \ALUctrl_0|Equal5~0_combout\,
	combout => \ALUctrl_0|ALU_Ctrl~2_combout\);

-- Location: LCCOMB_X37_Y34_N18
\ALUctrl_0|comb~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|comb~8_combout\ = (!\Control_U|ALUOp\(0) & (((!\ALUctrl_0|Equal5~0_combout\) # (!\Control_U|RegDst~q\)) # (!\ID_EX|ID_EX_extend_value\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(1),
	datab => \Control_U|RegDst~q\,
	datac => \Control_U|ALUOp\(0),
	datad => \ALUctrl_0|Equal5~0_combout\,
	combout => \ALUctrl_0|comb~8_combout\);

-- Location: LCCOMB_X37_Y34_N8
\ALUctrl_0|ALU_Ctrl[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|ALU_Ctrl[2]~3_combout\ = (!\ID_EX|ID_EX_extend_value\(1) & (\Control_U|RegDst~q\ & (!\ID_EX|ID_EX_extend_value\(3) & \ID_EX|ID_EX_extend_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(1),
	datab => \Control_U|RegDst~q\,
	datac => \ID_EX|ID_EX_extend_value\(3),
	datad => \ID_EX|ID_EX_extend_value\(2),
	combout => \ALUctrl_0|ALU_Ctrl[2]~3_combout\);

-- Location: LCCOMB_X37_Y34_N12
\ALUctrl_0|comb~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|comb~9_combout\ = (!\ALUctrl_0|ALU_Ctrl~2_combout\ & (\ALUctrl_0|comb~8_combout\ & ((\ID_EX|ID_EX_extend_value\(0)) # (!\ALUctrl_0|ALU_Ctrl[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl~2_combout\,
	datab => \ALUctrl_0|comb~8_combout\,
	datac => \ALUctrl_0|ALU_Ctrl[2]~3_combout\,
	datad => \ID_EX|ID_EX_extend_value\(0),
	combout => \ALUctrl_0|comb~9_combout\);

-- Location: LCCOMB_X37_Y34_N24
\ALUctrl_0|ALU_Ctrl[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|ALU_Ctrl[3]~0_combout\ = (\ID_EX|ID_EX_extend_value\(2) & (((\ID_EX|ID_EX_extend_value\(3)) # (\ID_EX|ID_EX_extend_value\(1))))) # (!\ID_EX|ID_EX_extend_value\(2) & ((\ID_EX|ID_EX_extend_value\(0)) # ((\ID_EX|ID_EX_extend_value\(3) & 
-- !\ID_EX|ID_EX_extend_value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(0),
	datab => \ID_EX|ID_EX_extend_value\(3),
	datac => \ID_EX|ID_EX_extend_value\(2),
	datad => \ID_EX|ID_EX_extend_value\(1),
	combout => \ALUctrl_0|ALU_Ctrl[3]~0_combout\);

-- Location: LCCOMB_X37_Y34_N20
\ALUctrl_0|comb~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|comb~11_combout\ = (\ALUctrl_0|comb~9_combout\ & (((\Control_U|ALUOp\(0)) # (!\ALUctrl_0|ALU_Ctrl[3]~0_combout\)) # (!\Control_U|RegDst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|comb~9_combout\,
	datab => \Control_U|RegDst~q\,
	datac => \Control_U|ALUOp\(0),
	datad => \ALUctrl_0|ALU_Ctrl[3]~0_combout\,
	combout => \ALUctrl_0|comb~11_combout\);

-- Location: LCCOMB_X37_Y34_N22
\ALUctrl_0|comb~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|comb~10_combout\ = (!\ALUctrl_0|comb~9_combout\ & (((\Control_U|ALUOp\(0)) # (!\ALUctrl_0|ALU_Ctrl[3]~0_combout\)) # (!\Control_U|RegDst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|comb~9_combout\,
	datab => \Control_U|RegDst~q\,
	datac => \Control_U|ALUOp\(0),
	datad => \ALUctrl_0|ALU_Ctrl[3]~0_combout\,
	combout => \ALUctrl_0|comb~10_combout\);

-- Location: LCCOMB_X37_Y34_N2
\ALUctrl_0|ALU_Ctrl[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|ALU_Ctrl\(0) = (!\ALUctrl_0|comb~10_combout\ & ((\ALUctrl_0|comb~11_combout\) # (\ALUctrl_0|ALU_Ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUctrl_0|comb~11_combout\,
	datac => \ALUctrl_0|comb~10_combout\,
	datad => \ALUctrl_0|ALU_Ctrl\(0),
	combout => \ALUctrl_0|ALU_Ctrl\(0));

-- Location: LCCOMB_X37_Y34_N30
\ALUctrl_0|ALU_Ctrl[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|ALU_Ctrl[3]~1_combout\ = ((\Control_U|ALUOp\(0)) # (!\ALUctrl_0|ALU_Ctrl[3]~0_combout\)) # (!\Control_U|RegDst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_U|RegDst~q\,
	datac => \Control_U|ALUOp\(0),
	datad => \ALUctrl_0|ALU_Ctrl[3]~0_combout\,
	combout => \ALUctrl_0|ALU_Ctrl[3]~1_combout\);

-- Location: LCCOMB_X37_Y34_N28
\ALUctrl_0|comb~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|comb~7_combout\ = (\ALUctrl_0|ALU_Ctrl[3]~1_combout\ & ((\Control_U|ALUOp\(0)) # ((\ALUctrl_0|ALU_Ctrl~2_combout\) # (!\ALUctrl_0|ALU_Ctrl[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUOp\(0),
	datab => \ALUctrl_0|ALU_Ctrl[2]~3_combout\,
	datac => \ALUctrl_0|ALU_Ctrl[3]~1_combout\,
	datad => \ALUctrl_0|ALU_Ctrl~2_combout\,
	combout => \ALUctrl_0|comb~7_combout\);

-- Location: LCCOMB_X37_Y34_N14
\ALUctrl_0|comb~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|comb~6_combout\ = (!\Control_U|ALUOp\(0) & (\ALUctrl_0|ALU_Ctrl[2]~3_combout\ & (\ALUctrl_0|ALU_Ctrl[3]~1_combout\ & !\ALUctrl_0|ALU_Ctrl~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUOp\(0),
	datab => \ALUctrl_0|ALU_Ctrl[2]~3_combout\,
	datac => \ALUctrl_0|ALU_Ctrl[3]~1_combout\,
	datad => \ALUctrl_0|ALU_Ctrl~2_combout\,
	combout => \ALUctrl_0|comb~6_combout\);

-- Location: LCCOMB_X37_Y34_N16
\ALUctrl_0|ALU_Ctrl[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|ALU_Ctrl\(1) = (!\ALUctrl_0|comb~6_combout\ & ((\ALUctrl_0|comb~7_combout\) # (\ALUctrl_0|ALU_Ctrl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUctrl_0|comb~7_combout\,
	datac => \ALUctrl_0|comb~6_combout\,
	datad => \ALUctrl_0|ALU_Ctrl\(1),
	combout => \ALUctrl_0|ALU_Ctrl\(1));

-- Location: LCCOMB_X31_Y29_N14
\ALU_exc|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux20~5_combout\ = (\ALUctrl_0|ALU_Ctrl\(0) & \ALUctrl_0|ALU_Ctrl\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datad => \ALUctrl_0|ALU_Ctrl\(1),
	combout => \ALU_exc|Mux20~5_combout\);

-- Location: LCCOMB_X37_Y34_N26
\ALUctrl_0|comb~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|comb~4_combout\ = (\ALUctrl_0|ALU_Ctrl[3]~1_combout\ & ((\ALUctrl_0|ALU_Ctrl~2_combout\) # ((!\Control_U|ALUOp\(0) & \ALUctrl_0|ALU_Ctrl[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUOp\(0),
	datab => \ALUctrl_0|ALU_Ctrl[2]~3_combout\,
	datac => \ALUctrl_0|ALU_Ctrl[3]~1_combout\,
	datad => \ALUctrl_0|ALU_Ctrl~2_combout\,
	combout => \ALUctrl_0|comb~4_combout\);

-- Location: LCCOMB_X37_Y34_N4
\ALUctrl_0|comb~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|comb~5_combout\ = (\ALUctrl_0|ALU_Ctrl[3]~1_combout\ & (!\ALUctrl_0|ALU_Ctrl~2_combout\ & ((\Control_U|ALUOp\(0)) # (!\ALUctrl_0|ALU_Ctrl[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUOp\(0),
	datab => \ALUctrl_0|ALU_Ctrl[2]~3_combout\,
	datac => \ALUctrl_0|ALU_Ctrl[3]~1_combout\,
	datad => \ALUctrl_0|ALU_Ctrl~2_combout\,
	combout => \ALUctrl_0|comb~5_combout\);

-- Location: LCCOMB_X37_Y34_N10
\ALUctrl_0|ALU_Ctrl[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUctrl_0|ALU_Ctrl\(2) = (!\ALUctrl_0|comb~4_combout\ & ((\ALUctrl_0|comb~5_combout\) # (\ALUctrl_0|ALU_Ctrl\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|comb~4_combout\,
	datac => \ALUctrl_0|comb~5_combout\,
	datad => \ALUctrl_0|ALU_Ctrl\(2),
	combout => \ALUctrl_0|ALU_Ctrl\(2));

-- Location: LCCOMB_X51_Y32_N14
\Control_U|MemRead~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|MemRead~0_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU1|PC_Write~6_combout\ & \Control_U|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU1|PC_Write~6_combout\,
	datad => \Control_U|Equal1~1_combout\,
	combout => \Control_U|MemRead~0_combout\);

-- Location: FF_X51_Y32_N15
\Control_U|MemRead\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Control_U|MemRead~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|MemRead~q\);

-- Location: LCCOMB_X30_Y30_N24
\EX_MEM|EX_MEM_MemtoReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_MemtoReg~0_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Control_U|MemRead~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Control_U|MemRead~q\,
	combout => \EX_MEM|EX_MEM_MemtoReg~0_combout\);

-- Location: FF_X30_Y30_N25
\EX_MEM|EX_MEM_MemtoReg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_MemtoReg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_MemtoReg~q\);

-- Location: FF_X35_Y30_N11
\MEM_WB|MEM_WB_MemtoReg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_MemtoReg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_MemtoReg~q\);

-- Location: LCCOMB_X43_Y32_N28
\Control_U|MemWrite~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|MemWrite~1_combout\ = (!\HDU1|PC_Write~6_combout\ & (\Control_U|Equal1~0_combout\ & (!\HDU1|Stall_Flush~0_combout\ & \IF_ID|IF_ID_Instruction\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|PC_Write~6_combout\,
	datab => \Control_U|Equal1~0_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \IF_ID|IF_ID_Instruction\(31),
	combout => \Control_U|MemWrite~1_combout\);

-- Location: FF_X43_Y32_N29
\Control_U|ALUSrc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Control_U|MemWrite~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|ALUSrc~q\);

-- Location: LCCOMB_X35_Y30_N12
\FWD_U|FWD_B[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[1]~2_combout\ = (\EX_MEM|EX_MEM_write_register\(3) & (\ID_EX|ID_EX_Rt\(3) & (\EX_MEM|EX_MEM_write_register\(2) $ (!\ID_EX|ID_EX_Rt\(2))))) # (!\EX_MEM|EX_MEM_write_register\(3) & (!\ID_EX|ID_EX_Rt\(3) & (\EX_MEM|EX_MEM_write_register\(2) $ 
-- (!\ID_EX|ID_EX_Rt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_write_register\(3),
	datab => \EX_MEM|EX_MEM_write_register\(2),
	datac => \ID_EX|ID_EX_Rt\(2),
	datad => \ID_EX|ID_EX_Rt\(3),
	combout => \FWD_U|FWD_B[1]~2_combout\);

-- Location: LCCOMB_X35_Y30_N6
\FWD_U|FWD_B[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[1]~8_combout\ = (\EX_MEM|EX_MEM_write_register\(4) & (\ID_EX|ID_EX_Rt\(4))) # (!\EX_MEM|EX_MEM_write_register\(4) & (!\ID_EX|ID_EX_Rt\(4) & \FWD_U|FWD_A~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_write_register\(4),
	datac => \ID_EX|ID_EX_Rt\(4),
	datad => \FWD_U|FWD_A~1_combout\,
	combout => \FWD_U|FWD_B[1]~8_combout\);

-- Location: LCCOMB_X36_Y30_N6
\FWD_U|FWD_B[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[1]~0_combout\ = (\EX_MEM|EX_MEM_write_register\(1) & (\ID_EX|ID_EX_Rt\(1) & (\ID_EX|ID_EX_Rt\(0) $ (!\EX_MEM|EX_MEM_write_register\(0))))) # (!\EX_MEM|EX_MEM_write_register\(1) & (!\ID_EX|ID_EX_Rt\(1) & (\ID_EX|ID_EX_Rt\(0) $ 
-- (!\EX_MEM|EX_MEM_write_register\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_write_register\(1),
	datab => \ID_EX|ID_EX_Rt\(1),
	datac => \ID_EX|ID_EX_Rt\(0),
	datad => \EX_MEM|EX_MEM_write_register\(0),
	combout => \FWD_U|FWD_B[1]~0_combout\);

-- Location: LCCOMB_X35_Y30_N4
\FWD_U|FWD_B[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B\(1) = (\EX_MEM|EX_MEM_RegWrite~q\ & (\FWD_U|FWD_B[1]~2_combout\ & (\FWD_U|FWD_B[1]~8_combout\ & \FWD_U|FWD_B[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_RegWrite~q\,
	datab => \FWD_U|FWD_B[1]~2_combout\,
	datac => \FWD_U|FWD_B[1]~8_combout\,
	datad => \FWD_U|FWD_B[1]~0_combout\,
	combout => \FWD_U|FWD_B\(1));

-- Location: LCCOMB_X35_Y30_N10
\FWD_U|FWD_B[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[1]~3_combout\ = (\FWD_U|FWD_B[1]~2_combout\ & (\EX_MEM|EX_MEM_write_register\(4) $ (!\ID_EX|ID_EX_Rt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_write_register\(4),
	datab => \FWD_U|FWD_B[1]~2_combout\,
	datad => \ID_EX|ID_EX_Rt\(4),
	combout => \FWD_U|FWD_B[1]~3_combout\);

-- Location: LCCOMB_X44_Y26_N26
\RegF0|READ_U_0|MUX1_32_1|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & !\IF_ID|IF_ID_Instruction\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID|IF_ID_Instruction\(19),
	datad => \IF_ID|IF_ID_Instruction\(20),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\);

-- Location: LCCOMB_X31_Y30_N30
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[31]~feeder_combout\ = \Mux4_2to1|Y[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4_2to1|Y[31]~31_combout\,
	combout => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[31]~feeder_combout\);

-- Location: LCCOMB_X40_Y26_N4
\FWD_U|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~15_combout\ = (\MEM_WB|MEM_WB_write_register\(0) & (\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(3) & \MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(0),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(3),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~15_combout\);

-- Location: LCCOMB_X35_Y30_N22
\RegF0|WRITE_U_0|AND_array[15]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(15) = (\MEM_WB|MEM_WB_RegWrite~q\ & (!\MEM_WB|MEM_WB_write_register\(4) & \FWD_U|Equal0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datab => \MEM_WB|MEM_WB_write_register\(4),
	datad => \FWD_U|Equal0~15_combout\,
	combout => \RegF0|WRITE_U_0|AND_array\(15));

-- Location: FF_X31_Y30_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[31]~feeder_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(31));

-- Location: LCCOMB_X40_Y26_N12
\FWD_U|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~11_combout\ = (!\MEM_WB|MEM_WB_write_register\(0) & (!\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(3) & \MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(0),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(3),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~11_combout\);

-- Location: LCCOMB_X39_Y26_N22
\RegF0|WRITE_U_0|AND_array[12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(12) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\FWD_U|Equal0~11_combout\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datac => \FWD_U|Equal0~11_combout\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(12));

-- Location: FF_X40_Y27_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(31));

-- Location: LCCOMB_X40_Y26_N10
\FWD_U|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~4_combout\ = (!\MEM_WB|MEM_WB_write_register\(0) & (\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(3) & \MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(0),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(3),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~4_combout\);

-- Location: LCCOMB_X41_Y26_N4
\RegF0|WRITE_U_0|AND_array[14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(14) = (\FWD_U|Equal0~4_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~4_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(14));

-- Location: FF_X37_Y27_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(31));

-- Location: LCCOMB_X40_Y27_N10
\RegF0|READ_U_0|MUX1_32_1|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(31)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(31),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(31),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~17_combout\);

-- Location: LCCOMB_X40_Y26_N26
\FWD_U|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~8_combout\ = (\MEM_WB|MEM_WB_write_register\(3) & (!\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(0) & \MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~8_combout\);

-- Location: LCCOMB_X41_Y26_N22
\RegF0|WRITE_U_0|AND_array[13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(13) = (\FWD_U|Equal0~8_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~8_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(13));

-- Location: FF_X39_Y27_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(31));

-- Location: LCCOMB_X39_Y27_N20
\RegF0|READ_U_0|MUX1_32_1|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux0~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(31)) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(31) & \IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(31),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux0~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~18_combout\);

-- Location: LCCOMB_X40_Y26_N6
\FWD_U|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~12_combout\ = (\MEM_WB|MEM_WB_write_register\(3) & (\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(0) & !\MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~12_combout\);

-- Location: LCCOMB_X39_Y26_N30
\RegF0|WRITE_U_0|AND_array[11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(11) = (\FWD_U|Equal0~12_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~12_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(11));

-- Location: FF_X35_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(31));

-- Location: LCCOMB_X40_Y26_N8
\FWD_U|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~9_combout\ = (\MEM_WB|MEM_WB_write_register\(3) & (!\MEM_WB|MEM_WB_write_register\(1) & (!\MEM_WB|MEM_WB_write_register\(0) & !\MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~9_combout\);

-- Location: LCCOMB_X41_Y26_N30
\RegF0|WRITE_U_0|AND_array[8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(8) = (\FWD_U|Equal0~9_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~9_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(8));

-- Location: FF_X36_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(31));

-- Location: LCCOMB_X40_Y26_N22
\FWD_U|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~6_combout\ = (\MEM_WB|MEM_WB_write_register\(3) & (!\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(0) & !\MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~6_combout\);

-- Location: LCCOMB_X41_Y26_N20
\RegF0|WRITE_U_0|AND_array[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(9) = (\FWD_U|Equal0~6_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|Equal0~6_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(9));

-- Location: FF_X35_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(31));

-- Location: LCCOMB_X36_Y25_N14
\RegF0|READ_U_0|MUX1_32_1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~0_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(31))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(31),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(31),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~0_combout\);

-- Location: LCCOMB_X40_Y26_N0
\FWD_U|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~1_combout\ = (\MEM_WB|MEM_WB_write_register\(3) & (\MEM_WB|MEM_WB_write_register\(1) & (!\MEM_WB|MEM_WB_write_register\(0) & !\MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y26_N16
\RegF0|WRITE_U_0|AND_array[10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(10) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\FWD_U|Equal0~1_combout\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datac => \FWD_U|Equal0~1_combout\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(10));

-- Location: FF_X36_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(31));

-- Location: LCCOMB_X36_Y25_N28
\RegF0|READ_U_0|MUX1_32_1|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux0~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(31)) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~0_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(31) & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(31),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux0~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~1_combout\);

-- Location: LCCOMB_X38_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ = (\IF_ID|IF_ID_Instruction\(17) & !\IF_ID|IF_ID_Instruction\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\);

-- Location: LCCOMB_X43_Y27_N20
\RegF0|READ_U_0|MUX1_32_1|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ = (\IF_ID|IF_ID_Instruction\(18)) # ((\IF_ID|IF_ID_Instruction\(16) & !\IF_ID|IF_ID_Instruction\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\);

-- Location: LCCOMB_X40_Y26_N28
\FWD_U|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~5_combout\ = (!\MEM_WB|MEM_WB_write_register\(3) & (!\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(0) & \MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~5_combout\);

-- Location: LCCOMB_X41_Y26_N6
\RegF0|WRITE_U_0|AND_array[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(5) = (\FWD_U|Equal0~5_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|Equal0~5_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(5));

-- Location: FF_X41_Y23_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(31));

-- Location: LCCOMB_X40_Y26_N20
\FWD_U|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~13_combout\ = (!\MEM_WB|MEM_WB_write_register\(3) & (\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(0) & \MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~13_combout\);

-- Location: LCCOMB_X39_Y26_N20
\RegF0|WRITE_U_0|AND_array[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(7) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\FWD_U|Equal0~13_combout\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datac => \FWD_U|Equal0~13_combout\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(7));

-- Location: FF_X41_Y23_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(31));

-- Location: LCCOMB_X40_Y26_N14
\FWD_U|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~2_combout\ = (!\MEM_WB|MEM_WB_write_register\(3) & (\MEM_WB|MEM_WB_write_register\(1) & (!\MEM_WB|MEM_WB_write_register\(0) & \MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~2_combout\);

-- Location: LCCOMB_X41_Y26_N0
\RegF0|WRITE_U_0|AND_array[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(6) = (\FWD_U|Equal0~2_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~2_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(6));

-- Location: FF_X40_Y23_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(31));

-- Location: LCCOMB_X40_Y26_N30
\FWD_U|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~10_combout\ = (!\MEM_WB|MEM_WB_write_register\(3) & (!\MEM_WB|MEM_WB_write_register\(1) & (!\MEM_WB|MEM_WB_write_register\(0) & \MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~10_combout\);

-- Location: LCCOMB_X39_Y26_N6
\RegF0|WRITE_U_0|AND_array[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(4) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\FWD_U|Equal0~10_combout\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datac => \FWD_U|Equal0~10_combout\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(4));

-- Location: FF_X40_Y23_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(31));

-- Location: LCCOMB_X40_Y23_N30
\RegF0|READ_U_0|MUX1_32_1|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(31))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~12_combout\);

-- Location: LCCOMB_X41_Y23_N22
\RegF0|READ_U_0|MUX1_32_1|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux0~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(31)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(31))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(31),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux0~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~13_combout\);

-- Location: LCCOMB_X40_Y26_N24
\FWD_U|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~7_combout\ = (!\MEM_WB|MEM_WB_write_register\(3) & (!\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(0) & !\MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~7_combout\);

-- Location: LCCOMB_X41_Y26_N18
\RegF0|WRITE_U_0|AND_array[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(1) = (\FWD_U|Equal0~7_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|Equal0~7_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(1));

-- Location: FF_X42_Y23_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(31));

-- Location: LCCOMB_X43_Y23_N28
\RegF0|READ_U_0|MUX1_32_1|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ = (\IF_ID|IF_ID_Instruction\(18)) # ((\IF_ID|IF_ID_Instruction\(16) & \IF_ID|IF_ID_Instruction\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\);

-- Location: LCCOMB_X42_Y23_N22
\RegF0|READ_U_0|MUX1_32_1|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux0~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(31)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux0~13_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(31),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~14_combout\);

-- Location: LCCOMB_X40_Y26_N16
\FWD_U|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~3_combout\ = (!\MEM_WB|MEM_WB_write_register\(3) & (\MEM_WB|MEM_WB_write_register\(1) & (!\MEM_WB|MEM_WB_write_register\(0) & !\MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~3_combout\);

-- Location: LCCOMB_X41_Y26_N8
\RegF0|WRITE_U_0|AND_array[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(2) = (\FWD_U|Equal0~3_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~3_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(2));

-- Location: FF_X39_Y23_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(31));

-- Location: LCCOMB_X40_Y26_N2
\FWD_U|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|Equal0~14_combout\ = (!\MEM_WB|MEM_WB_write_register\(3) & (\MEM_WB|MEM_WB_write_register\(1) & (\MEM_WB|MEM_WB_write_register\(0) & !\MEM_WB|MEM_WB_write_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_write_register\(3),
	datab => \MEM_WB|MEM_WB_write_register\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|Equal0~14_combout\);

-- Location: LCCOMB_X39_Y26_N28
\RegF0|WRITE_U_0|AND_array[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(3) = (\FWD_U|Equal0~14_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & !\MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~14_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(3));

-- Location: FF_X39_Y23_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(31));

-- Location: LCCOMB_X39_Y23_N4
\RegF0|READ_U_0|MUX1_32_1|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux0~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(31)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(31))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux0~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(31),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(31),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~15_combout\);

-- Location: LCCOMB_X44_Y26_N24
\RegF0|READ_U_0|MUX1_32_1|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ = (\IF_ID|IF_ID_Instruction\(20)) # ((\IF_ID|IF_ID_Instruction\(18) & \IF_ID|IF_ID_Instruction\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \IF_ID|IF_ID_Instruction\(19),
	datad => \IF_ID|IF_ID_Instruction\(20),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\);

-- Location: LCCOMB_X39_Y26_N14
\RegF0|WRITE_U_0|AND_array[23]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(23) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\FWD_U|Equal0~13_combout\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datac => \FWD_U|Equal0~13_combout\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(23));

-- Location: FF_X40_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(31));

-- Location: LCCOMB_X39_Y26_N4
\RegF0|WRITE_U_0|AND_array[19]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(19) = (\FWD_U|Equal0~14_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~14_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(19));

-- Location: FF_X40_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(31));

-- Location: LCCOMB_X40_Y24_N14
\RegF0|READ_U_0|MUX1_32_1|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~9_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(31))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~9_combout\);

-- Location: LCCOMB_X39_Y26_N8
\RegF0|WRITE_U_0|AND_array[27]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(27) = (\FWD_U|Equal0~12_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~12_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(27));

-- Location: FF_X39_Y24_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(31));

-- Location: LCCOMB_X39_Y26_N26
\RegF0|WRITE_U_0|AND_array[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(31) = (\FWD_U|Equal0~15_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~15_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(31));

-- Location: FF_X39_Y24_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(31));

-- Location: LCCOMB_X39_Y24_N6
\RegF0|READ_U_0|MUX1_32_1|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~10_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux0~9_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(31)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(31) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux0~9_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~10_combout\);

-- Location: LCCOMB_X41_Y26_N10
\RegF0|WRITE_U_0|AND_array[24]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(24) = (\FWD_U|Equal0~9_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~9_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(24));

-- Location: FF_X42_Y28_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(31));

-- Location: LCCOMB_X35_Y30_N24
\RegF0|WRITE_U_0|AND_array[16]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(16) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\MEM_WB|MEM_WB_write_register\(4) & \FWD_U|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datab => \MEM_WB|MEM_WB_write_register\(4),
	datad => \FWD_U|Equal0~0_combout\,
	combout => \RegF0|WRITE_U_0|AND_array\(16));

-- Location: FF_X42_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(31));

-- Location: LCCOMB_X42_Y28_N22
\RegF0|READ_U_0|MUX1_32_1|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~6_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(31)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(31) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~6_combout\);

-- Location: LCCOMB_X39_Y26_N10
\RegF0|WRITE_U_0|AND_array[28]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(28) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\FWD_U|Equal0~11_combout\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datac => \FWD_U|Equal0~11_combout\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(28));

-- Location: FF_X39_Y28_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(31));

-- Location: LCCOMB_X39_Y26_N24
\RegF0|WRITE_U_0|AND_array[20]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(20) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\FWD_U|Equal0~10_combout\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datac => \FWD_U|Equal0~10_combout\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(20));

-- Location: FF_X39_Y28_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(31));

-- Location: LCCOMB_X39_Y28_N6
\RegF0|READ_U_0|MUX1_32_1|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux0~6_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(31))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~6_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(31)))))) # (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|READ_U_0|MUX1_32_1|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux0~6_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(31),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(31),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~7_combout\);

-- Location: LCCOMB_X41_Y26_N28
\RegF0|WRITE_U_0|AND_array[22]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(22) = (\FWD_U|Equal0~2_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~2_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(22));

-- Location: FF_X40_Y29_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(31));

-- Location: LCCOMB_X41_Y26_N14
\RegF0|WRITE_U_0|AND_array[18]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(18) = (\FWD_U|Equal0~3_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~3_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(18));

-- Location: FF_X40_Y29_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(31));

-- Location: LCCOMB_X40_Y29_N26
\RegF0|READ_U_0|MUX1_32_1|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(31)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(31) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~4_combout\);

-- Location: LCCOMB_X39_Y26_N18
\RegF0|WRITE_U_0|AND_array[26]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(26) = (\MEM_WB|MEM_WB_RegWrite~q\ & (\FWD_U|Equal0~1_combout\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datac => \FWD_U|Equal0~1_combout\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(26));

-- Location: FF_X41_Y29_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(31));

-- Location: LCCOMB_X41_Y26_N24
\RegF0|WRITE_U_0|AND_array[30]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(30) = (\FWD_U|Equal0~4_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~4_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(30));

-- Location: FF_X41_Y29_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(31));

-- Location: LCCOMB_X41_Y29_N26
\RegF0|READ_U_0|MUX1_32_1|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux0~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(31)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(31) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux0~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~5_combout\);

-- Location: LCCOMB_X40_Y27_N18
\RegF0|READ_U_0|MUX1_32_1|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux0~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux0~7_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux0~5_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~8_combout\);

-- Location: LCCOMB_X41_Y26_N2
\RegF0|WRITE_U_0|AND_array[21]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(21) = (\FWD_U|Equal0~5_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|Equal0~5_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(21));

-- Location: FF_X39_Y25_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(31));

-- Location: LCCOMB_X41_Y26_N12
\RegF0|WRITE_U_0|AND_array[29]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(29) = (\FWD_U|Equal0~8_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|Equal0~8_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(29));

-- Location: FF_X39_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(31));

-- Location: LCCOMB_X41_Y26_N16
\RegF0|WRITE_U_0|AND_array[25]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(25) = (\FWD_U|Equal0~6_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|Equal0~6_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(25));

-- Location: FF_X40_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(31));

-- Location: LCCOMB_X41_Y26_N26
\RegF0|WRITE_U_0|AND_array[17]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|AND_array\(17) = (\FWD_U|Equal0~7_combout\ & (\MEM_WB|MEM_WB_RegWrite~q\ & \MEM_WB|MEM_WB_write_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|Equal0~7_combout\,
	datac => \MEM_WB|MEM_WB_RegWrite~q\,
	datad => \MEM_WB|MEM_WB_write_register\(4),
	combout => \RegF0|WRITE_U_0|AND_array\(17));

-- Location: FF_X40_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[31]~31_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(31));

-- Location: LCCOMB_X40_Y25_N18
\RegF0|READ_U_0|MUX1_32_1|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(31))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~2_combout\);

-- Location: LCCOMB_X39_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux0~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(31)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(31))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(31),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux0~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~3_combout\);

-- Location: LCCOMB_X39_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux0~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux0~10_combout\) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~8_combout\ & 
-- (((\RegF0|READ_U_0|MUX1_32_1|Mux0~3_combout\ & \IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux0~10_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux0~8_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux0~3_combout\,
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~11_combout\);

-- Location: LCCOMB_X39_Y27_N28
\RegF0|READ_U_0|MUX1_32_1|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux0~11_combout\) # (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux0~15_combout\ & ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux0~15_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux0~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~16_combout\);

-- Location: LCCOMB_X39_Y27_N10
\RegF0|READ_U_0|MUX1_32_1|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux0~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux0~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux0~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux0~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux0~1_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux0~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux0~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux0~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux0~19_combout\);

-- Location: FF_X39_Y27_N11
\ID_EX|ID_EX_read_data_2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(31));

-- Location: LCCOMB_X36_Y30_N10
\FWD_U|FWD_B[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[1]~1_combout\ = (\FWD_U|FWD_B[1]~0_combout\ & (\EX_MEM|EX_MEM_RegWrite~q\ & ((\FWD_U|FWD_A~1_combout\) # (\EX_MEM|EX_MEM_write_register\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A~1_combout\,
	datab => \FWD_U|FWD_B[1]~0_combout\,
	datac => \EX_MEM|EX_MEM_RegWrite~q\,
	datad => \EX_MEM|EX_MEM_write_register\(4),
	combout => \FWD_U|FWD_B[1]~1_combout\);

-- Location: LCCOMB_X38_Y31_N16
\Mux1_4to1|MUX2_2_1|Y[31]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[31]~62_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(31)))) # (!\FWD_U|FWD_B[1]~1_combout\ & (\ID_EX|ID_EX_read_data_2\(31))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~3_combout\,
	datab => \ID_EX|ID_EX_read_data_2\(31),
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \EX_MEM|EX_MEM_ALU_result\(31),
	combout => \Mux1_4to1|MUX2_2_1|Y[31]~62_combout\);

-- Location: LCCOMB_X35_Y30_N26
\FWD_U|FWD_B[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[0]~5_combout\ = (\MEM_WB|MEM_WB_RegWrite~q\ & ((\MEM_WB|MEM_WB_write_register\(4) & ((\ID_EX|ID_EX_Rt\(4)))) # (!\MEM_WB|MEM_WB_write_register\(4) & (!\FWD_U|Equal0~0_combout\ & !\ID_EX|ID_EX_Rt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_RegWrite~q\,
	datab => \FWD_U|Equal0~0_combout\,
	datac => \MEM_WB|MEM_WB_write_register\(4),
	datad => \ID_EX|ID_EX_Rt\(4),
	combout => \FWD_U|FWD_B[0]~5_combout\);

-- Location: LCCOMB_X35_Y30_N18
\FWD_U|FWD_B[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[0]~6_combout\ = (\ID_EX|ID_EX_Rt\(2) & (\MEM_WB|MEM_WB_write_register\(2) & (\ID_EX|ID_EX_Rt\(3) $ (!\MEM_WB|MEM_WB_write_register\(3))))) # (!\ID_EX|ID_EX_Rt\(2) & (!\MEM_WB|MEM_WB_write_register\(2) & (\ID_EX|ID_EX_Rt\(3) $ 
-- (!\MEM_WB|MEM_WB_write_register\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(2),
	datab => \ID_EX|ID_EX_Rt\(3),
	datac => \MEM_WB|MEM_WB_write_register\(3),
	datad => \MEM_WB|MEM_WB_write_register\(2),
	combout => \FWD_U|FWD_B[0]~6_combout\);

-- Location: LCCOMB_X36_Y30_N26
\FWD_U|FWD_B[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[0]~4_combout\ = (\ID_EX|ID_EX_Rt\(0) & (\MEM_WB|MEM_WB_write_register\(0) & (\ID_EX|ID_EX_Rt\(1) $ (!\MEM_WB|MEM_WB_write_register\(1))))) # (!\ID_EX|ID_EX_Rt\(0) & (!\MEM_WB|MEM_WB_write_register\(0) & (\ID_EX|ID_EX_Rt\(1) $ 
-- (!\MEM_WB|MEM_WB_write_register\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(0),
	datab => \ID_EX|ID_EX_Rt\(1),
	datac => \MEM_WB|MEM_WB_write_register\(0),
	datad => \MEM_WB|MEM_WB_write_register\(1),
	combout => \FWD_U|FWD_B[0]~4_combout\);

-- Location: LCCOMB_X35_Y30_N16
\FWD_U|FWD_B[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[0]~7_combout\ = (\FWD_U|FWD_B[0]~5_combout\ & (\FWD_U|FWD_B[0]~6_combout\ & \FWD_U|FWD_B[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~5_combout\,
	datab => \FWD_U|FWD_B[0]~6_combout\,
	datad => \FWD_U|FWD_B[0]~4_combout\,
	combout => \FWD_U|FWD_B[0]~7_combout\);

-- Location: LCCOMB_X32_Y31_N28
\Mux1_4to1|MUX2_2_1|Y[31]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[31]~63_combout\ = (\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[31]~62_combout\)) # (!\FWD_U|FWD_B\(1) & ((\FWD_U|FWD_B[0]~7_combout\ & ((\Mux4_2to1|Y[31]~31_combout\))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[31]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[31]~62_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[31]~31_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[31]~63_combout\);

-- Location: LCCOMB_X32_Y31_N4
\Mux1_2to1|Y[31]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[31]~17_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[31]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[31]~63_combout\,
	combout => \Mux1_2to1|Y[31]~17_combout\);

-- Location: LCCOMB_X36_Y31_N30
\ALU_exc|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux0~7_combout\ = (\ALUctrl_0|ALU_Ctrl\(0) & (((!\Mux1_2to1|Y[31]~17_combout\)))) # (!\ALUctrl_0|ALU_Ctrl\(0) & ((\ALUctrl_0|ALU_Ctrl\(1) & (!\Mux1_2to1|Y[31]~17_combout\)) # (!\ALUctrl_0|ALU_Ctrl\(1) & 
-- ((\Mux0_4to1|MUX2_2_1|Y[31]~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(0),
	datab => \ALUctrl_0|ALU_Ctrl\(1),
	datac => \Mux1_2to1|Y[31]~17_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\,
	combout => \ALU_exc|Mux0~7_combout\);

-- Location: LCCOMB_X31_Y31_N16
\ALU_exc|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux20~0_combout\ = (\ALUctrl_0|ALU_Ctrl\(1)) # ((\ALUctrl_0|ALU_Ctrl\(0) & !\ALUctrl_0|ALU_Ctrl\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datac => \ALUctrl_0|ALU_Ctrl\(1),
	datad => \ALUctrl_0|ALU_Ctrl\(2),
	combout => \ALU_exc|Mux20~0_combout\);

-- Location: LCCOMB_X31_Y31_N6
\ALU_exc|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux20~1_combout\ = (\ALUctrl_0|ALU_Ctrl\(1)) # ((!\ALUctrl_0|ALU_Ctrl\(0) & \ALUctrl_0|ALU_Ctrl\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datac => \ALUctrl_0|ALU_Ctrl\(1),
	datad => \ALUctrl_0|ALU_Ctrl\(2),
	combout => \ALU_exc|Mux20~1_combout\);

-- Location: LCCOMB_X32_Y31_N18
\ALU_exc|Add0~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~96_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[31]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(2),
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[31]~63_combout\,
	combout => \ALU_exc|Add0~96_combout\);

-- Location: LCCOMB_X31_Y31_N18
\MEM_WB|MEM_WB_ALU_result[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[30]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(30),
	combout => \MEM_WB|MEM_WB_ALU_result[30]~feeder_combout\);

-- Location: FF_X31_Y31_N19
\MEM_WB|MEM_WB_ALU_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(30));

-- Location: LCCOMB_X51_Y32_N28
\Control_U|MemWrite~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|MemWrite~0_combout\ = (\IF_ID|IF_ID_Instruction\(29) & (\IF_ID|IF_ID_Instruction\(31) & (\Control_U|Equal1~0_combout\ & !\HDU1|IF_ID_Write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(29),
	datab => \IF_ID|IF_ID_Instruction\(31),
	datac => \Control_U|Equal1~0_combout\,
	datad => \HDU1|IF_ID_Write~0_combout\,
	combout => \Control_U|MemWrite~0_combout\);

-- Location: FF_X51_Y32_N29
\Control_U|MemWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Control_U|MemWrite~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|MemWrite~q\);

-- Location: LCCOMB_X41_Y30_N12
\EX_MEM|EX_MEM_MemWrite~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_MemWrite~0_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Control_U|MemWrite~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Control_U|MemWrite~q\,
	combout => \EX_MEM|EX_MEM_MemWrite~0_combout\);

-- Location: FF_X41_Y30_N13
\EX_MEM|EX_MEM_MemWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_MemWrite~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_MemWrite~q\);

-- Location: LCCOMB_X30_Y30_N2
\EX_MEM|EX_MEM_MemRead~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_MemRead~0_combout\ = (\HDU1|Stall_Flush~0_combout\) # (\Control_U|MemRead~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Control_U|MemRead~q\,
	combout => \EX_MEM|EX_MEM_MemRead~0_combout\);

-- Location: FF_X30_Y30_N3
\EX_MEM|EX_MEM_MemRead\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_MemRead~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_MemRead~q\);

-- Location: LCCOMB_X35_Y31_N20
\ALU_exc|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux20~3_combout\ = (\ALUctrl_0|ALU_Ctrl\(0)) # (\ALUctrl_0|ALU_Ctrl\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(0),
	datad => \ALUctrl_0|ALU_Ctrl\(1),
	combout => \ALU_exc|Mux20~3_combout\);

-- Location: FF_X37_Y32_N5
\MEM_WB|MEM_WB_ALU_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(14));

-- Location: LCCOMB_X36_Y29_N16
\EX_MEM|EX_MEM_write_data~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~0_combout\ = (\Mux1_4to1|MUX2_2_1|Y[0]~1_combout\ & !\HDU1|Stall_Flush~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux1_4to1|MUX2_2_1|Y[0]~1_combout\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \EX_MEM|EX_MEM_write_data~0_combout\);

-- Location: FF_X36_Y29_N17
\EX_MEM|EX_MEM_write_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(0));

-- Location: FF_X35_Y30_N3
\MEM_WB|MEM_WB_ALU_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(1));

-- Location: LCCOMB_X34_Y33_N12
\MEM_WB|MEM_WB_ALU_result[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[2]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(2),
	combout => \MEM_WB|MEM_WB_ALU_result[2]~feeder_combout\);

-- Location: FF_X34_Y33_N13
\MEM_WB|MEM_WB_ALU_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(2));

-- Location: FF_X32_Y33_N5
\MEM_WB|MEM_WB_ALU_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(3));

-- Location: FF_X34_Y33_N27
\MEM_WB|MEM_WB_ALU_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(4));

-- Location: LCCOMB_X37_Y33_N12
\MEM_WB|MEM_WB_ALU_result[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[5]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(5),
	combout => \MEM_WB|MEM_WB_ALU_result[5]~feeder_combout\);

-- Location: FF_X37_Y33_N13
\MEM_WB|MEM_WB_ALU_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(5));

-- Location: FF_X32_Y30_N13
\MEM_WB|MEM_WB_ALU_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(6));

-- Location: FF_X37_Y30_N15
\MEM_WB|MEM_WB_ALU_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(7));

-- Location: LCCOMB_X37_Y33_N18
\EX_MEM|EX_MEM_write_data~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~1_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[1]~3_combout\,
	combout => \EX_MEM|EX_MEM_write_data~1_combout\);

-- Location: FF_X37_Y33_N19
\EX_MEM|EX_MEM_write_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(1));

-- Location: LCCOMB_X35_Y33_N30
\EX_MEM|EX_MEM_write_data~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~2_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[2]~5_combout\,
	combout => \EX_MEM|EX_MEM_write_data~2_combout\);

-- Location: FF_X35_Y33_N31
\EX_MEM|EX_MEM_write_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(2));

-- Location: FF_X35_Y26_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(3));

-- Location: LCCOMB_X35_Y26_N26
\RegF0|READ_U_0|MUX1_32_1|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~0_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(3)))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~0_combout\);

-- Location: FF_X36_Y26_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(3));

-- Location: FF_X36_Y26_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(3));

-- Location: LCCOMB_X36_Y26_N16
\RegF0|READ_U_0|MUX1_32_1|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux28~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(3))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux28~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~1_combout\);

-- Location: LCCOMB_X40_Y33_N12
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[3]~feeder_combout\ = \Mux4_2to1|Y[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4_2to1|Y[3]~3_combout\,
	combout => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[3]~feeder_combout\);

-- Location: FF_X40_Y33_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[3]~feeder_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(3));

-- Location: FF_X39_Y30_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(3));

-- Location: FF_X39_Y30_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(3));

-- Location: FF_X39_Y33_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(3));

-- Location: LCCOMB_X39_Y30_N12
\RegF0|READ_U_0|MUX1_32_1|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(3)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~17_combout\);

-- Location: LCCOMB_X39_Y30_N18
\RegF0|READ_U_0|MUX1_32_1|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(3))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(3)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~18_combout\);

-- Location: FF_X45_Y30_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(3));

-- Location: FF_X45_Y30_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(3));

-- Location: FF_X46_Y30_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(3));

-- Location: FF_X46_Y30_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(3));

-- Location: LCCOMB_X46_Y30_N18
\RegF0|READ_U_0|MUX1_32_1|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(3))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~9_combout\);

-- Location: LCCOMB_X45_Y30_N2
\RegF0|READ_U_0|MUX1_32_1|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(3)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(3))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~10_combout\);

-- Location: FF_X43_Y30_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(3));

-- Location: FF_X43_Y30_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(3));

-- Location: FF_X44_Y30_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(3));

-- Location: FF_X44_Y30_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(3));

-- Location: LCCOMB_X44_Y30_N18
\RegF0|READ_U_0|MUX1_32_1|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(3)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(3) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~4_combout\);

-- Location: LCCOMB_X43_Y30_N30
\RegF0|READ_U_0|MUX1_32_1|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~5_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(3)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(3))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~5_combout\);

-- Location: FF_X47_Y27_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(3));

-- Location: FF_X47_Y27_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(3));

-- Location: LCCOMB_X47_Y27_N10
\RegF0|READ_U_0|MUX1_32_1|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(3))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~6_combout\);

-- Location: FF_X46_Y27_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(3));

-- Location: FF_X46_Y27_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(3));

-- Location: LCCOMB_X46_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux28~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(3))) # (!\IF_ID|IF_ID_Instruction\(18)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~6_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux28~6_combout\,
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~7_combout\);

-- Location: LCCOMB_X46_Y27_N22
\RegF0|READ_U_0|MUX1_32_1|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux28~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux28~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~8_combout\);

-- Location: FF_X46_Y26_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(3));

-- Location: FF_X46_Y26_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(3));

-- Location: FF_X47_Y26_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(3));

-- Location: FF_X47_Y26_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(3));

-- Location: LCCOMB_X47_Y26_N22
\RegF0|READ_U_0|MUX1_32_1|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(3)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~2_combout\);

-- Location: LCCOMB_X46_Y26_N18
\RegF0|READ_U_0|MUX1_32_1|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(3)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(3))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~3_combout\);

-- Location: LCCOMB_X45_Y26_N4
\RegF0|READ_U_0|MUX1_32_1|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~8_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux28~10_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux28~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux28~10_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux28~8_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~11_combout\);

-- Location: FF_X42_Y26_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(3));

-- Location: FF_X42_Y26_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(3));

-- Location: FF_X42_Y23_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(3));

-- Location: FF_X44_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(3));

-- Location: FF_X44_Y24_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(3));

-- Location: LCCOMB_X44_Y24_N6
\RegF0|READ_U_0|MUX1_32_1|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(3))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(3),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~12_combout\);

-- Location: FF_X42_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(3));

-- Location: FF_X42_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(3));

-- Location: LCCOMB_X42_Y24_N12
\RegF0|READ_U_0|MUX1_32_1|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(3))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(3)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux28~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~13_combout\);

-- Location: LCCOMB_X42_Y23_N30
\RegF0|READ_U_0|MUX1_32_1|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~13_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(3))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~14_combout\);

-- Location: LCCOMB_X42_Y26_N16
\RegF0|READ_U_0|MUX1_32_1|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(3))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(3)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(3),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~15_combout\);

-- Location: LCCOMB_X45_Y26_N30
\RegF0|READ_U_0|MUX1_32_1|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~11_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (((!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux28~11_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~16_combout\);

-- Location: LCCOMB_X37_Y26_N20
\RegF0|READ_U_0|MUX1_32_1|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux28~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux28~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux28~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux28~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux28~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux28~18_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux28~19_combout\);

-- Location: LCCOMB_X37_Y26_N22
\ID_EX|ID_EX_read_data_2[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[3]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux28~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux28~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[3]~feeder_combout\);

-- Location: FF_X37_Y26_N23
\ID_EX|ID_EX_read_data_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(3));

-- Location: LCCOMB_X32_Y33_N26
\Mux1_4to1|MUX2_2_1|Y[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[3]~6_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & (\EX_MEM|EX_MEM_ALU_result\(3))) # (!\FWD_U|FWD_B[1]~1_combout\ & ((\ID_EX|ID_EX_read_data_2\(3)))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(3),
	datab => \FWD_U|FWD_B[1]~3_combout\,
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \ID_EX|ID_EX_read_data_2\(3),
	combout => \Mux1_4to1|MUX2_2_1|Y[3]~6_combout\);

-- Location: LCCOMB_X32_Y33_N16
\Mux1_4to1|MUX2_2_1|Y[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[3]~7_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[3]~6_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[3]~3_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (((\Mux1_4to1|MUX2_2_1|Y[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \Mux1_4to1|MUX2_2_1|Y[3]~6_combout\,
	datad => \Mux4_2to1|Y[3]~3_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[3]~7_combout\);

-- Location: LCCOMB_X32_Y33_N30
\EX_MEM|EX_MEM_write_data~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~3_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[3]~7_combout\,
	combout => \EX_MEM|EX_MEM_write_data~3_combout\);

-- Location: FF_X32_Y33_N31
\EX_MEM|EX_MEM_write_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(3));

-- Location: FF_X34_Y33_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[4]~4_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(4));

-- Location: FF_X39_Y33_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(4));

-- Location: FF_X39_Y30_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(4));

-- Location: FF_X39_Y30_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(4));

-- Location: LCCOMB_X39_Y30_N16
\RegF0|READ_U_0|MUX1_32_1|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(4))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(4),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~17_combout\);

-- Location: LCCOMB_X39_Y33_N28
\RegF0|READ_U_0|MUX1_32_1|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(4))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(4)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(4),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux27~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~18_combout\);

-- Location: FF_X43_Y30_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(4));

-- Location: FF_X44_Y30_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(4));

-- Location: FF_X44_Y30_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(4));

-- Location: LCCOMB_X44_Y30_N26
\RegF0|READ_U_0|MUX1_32_1|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(4)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(4) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~0_combout\);

-- Location: FF_X43_Y30_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(4));

-- Location: LCCOMB_X43_Y30_N24
\RegF0|READ_U_0|MUX1_32_1|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux27~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(4)) # ((!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~0_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(4) & \IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(4),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux27~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~1_combout\);

-- Location: FF_X46_Y27_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(4));

-- Location: FF_X46_Y27_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(4));

-- Location: FF_X47_Y27_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(4));

-- Location: FF_X47_Y27_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(4));

-- Location: LCCOMB_X47_Y27_N18
\RegF0|READ_U_0|MUX1_32_1|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(4))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~4_combout\);

-- Location: LCCOMB_X46_Y27_N18
\RegF0|READ_U_0|MUX1_32_1|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~5_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(4)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(4))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux27~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~5_combout\);

-- Location: FF_X46_Y26_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(4));

-- Location: FF_X46_Y26_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(4));

-- Location: FF_X47_Y26_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(4));

-- Location: FF_X47_Y26_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(4));

-- Location: LCCOMB_X47_Y26_N18
\RegF0|READ_U_0|MUX1_32_1|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(4)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(4),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(4),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~2_combout\);

-- Location: LCCOMB_X46_Y26_N30
\RegF0|READ_U_0|MUX1_32_1|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(4)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(4))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux27~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~3_combout\);

-- Location: LCCOMB_X46_Y27_N4
\RegF0|READ_U_0|MUX1_32_1|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~6_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~3_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux27~5_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux27~3_combout\,
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~6_combout\);

-- Location: FF_X46_Y30_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(4));

-- Location: FF_X46_Y30_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(4));

-- Location: LCCOMB_X46_Y30_N14
\RegF0|READ_U_0|MUX1_32_1|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(4))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(4),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(4),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~7_combout\);

-- Location: FF_X45_Y30_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(4));

-- Location: FF_X45_Y30_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(4));

-- Location: LCCOMB_X45_Y30_N10
\RegF0|READ_U_0|MUX1_32_1|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(4))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(4)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|READ_U_0|MUX1_32_1|Mux27~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux27~7_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(4),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(4),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~8_combout\);

-- Location: LCCOMB_X46_Y27_N10
\RegF0|READ_U_0|MUX1_32_1|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~9_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~8_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~6_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux27~1_combout\)))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux27~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux27~6_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux27~8_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~9_combout\);

-- Location: FF_X44_Y22_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(4));

-- Location: FF_X44_Y22_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(4));

-- Location: LCCOMB_X44_Y22_N14
\RegF0|READ_U_0|MUX1_32_1|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(4))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(4),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(4),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~12_combout\);

-- Location: FF_X43_Y22_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(4));

-- Location: FF_X43_Y22_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(4));

-- Location: LCCOMB_X43_Y22_N10
\RegF0|READ_U_0|MUX1_32_1|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(4))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(4)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux27~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(4),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(4),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~13_combout\);

-- Location: FF_X42_Y22_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(4));

-- Location: LCCOMB_X42_Y22_N12
\RegF0|READ_U_0|MUX1_32_1|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(4) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux27~13_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~14_combout\);

-- Location: FF_X42_Y26_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(4));

-- Location: FF_X42_Y26_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(4));

-- Location: LCCOMB_X42_Y26_N24
\RegF0|READ_U_0|MUX1_32_1|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux27~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(4)) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~14_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(4) & \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux27~14_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~15_combout\);

-- Location: FF_X35_Y24_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(4));

-- Location: FF_X35_Y24_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(4));

-- Location: FF_X34_Y24_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(4));

-- Location: FF_X34_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[4]~4_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(4));

-- Location: LCCOMB_X34_Y24_N10
\RegF0|READ_U_0|MUX1_32_1|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(4)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(4),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(4),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~10_combout\);

-- Location: LCCOMB_X35_Y24_N6
\RegF0|READ_U_0|MUX1_32_1|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(4)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(4))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux27~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~11_combout\);

-- Location: LCCOMB_X42_Y27_N24
\RegF0|READ_U_0|MUX1_32_1|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux27~11_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux27~15_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux27~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~16_combout\);

-- Location: LCCOMB_X42_Y27_N28
\RegF0|READ_U_0|MUX1_32_1|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux27~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux27~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux27~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux27~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux27~9_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux27~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux27~9_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux27~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux27~19_combout\);

-- Location: FF_X42_Y27_N29
\ID_EX|ID_EX_read_data_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux27~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(4));

-- Location: LCCOMB_X34_Y33_N4
\Mux1_4to1|MUX2_2_1|Y[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[4]~8_combout\ = (\FWD_U|FWD_B\(1) & (((\EX_MEM|EX_MEM_ALU_result\(4))))) # (!\FWD_U|FWD_B\(1) & (\ID_EX|ID_EX_read_data_2\(4) & ((!\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \ID_EX|ID_EX_read_data_2\(4),
	datac => \EX_MEM|EX_MEM_ALU_result\(4),
	datad => \FWD_U|FWD_B[0]~7_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[4]~8_combout\);

-- Location: LCCOMB_X38_Y32_N16
\FWD_U|FWD_B[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_B[0]~9_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((!\FWD_U|FWD_B[1]~3_combout\) # (!\FWD_U|FWD_B[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \FWD_U|FWD_B[1]~1_combout\,
	datad => \FWD_U|FWD_B[1]~3_combout\,
	combout => \FWD_U|FWD_B[0]~9_combout\);

-- Location: LCCOMB_X34_Y33_N22
\EX_MEM|EX_MEM_write_data~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~4_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[4]~8_combout\) # ((\Mux4_2to1|Y[4]~4_combout\ & \FWD_U|FWD_B[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[4]~4_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[4]~8_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \FWD_U|FWD_B[0]~9_combout\,
	combout => \EX_MEM|EX_MEM_write_data~4_combout\);

-- Location: FF_X34_Y33_N23
\EX_MEM|EX_MEM_write_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(4));

-- Location: LCCOMB_X37_Y33_N24
\EX_MEM|EX_MEM_write_data~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~5_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[5]~10_combout\) # ((\FWD_U|FWD_B[0]~9_combout\ & \Mux4_2to1|Y[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~9_combout\,
	datab => \Mux4_2to1|Y[5]~5_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[5]~10_combout\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \EX_MEM|EX_MEM_write_data~5_combout\);

-- Location: FF_X37_Y33_N25
\EX_MEM|EX_MEM_write_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(5));

-- Location: FF_X39_Y30_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(6));

-- Location: FF_X39_Y30_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(6));

-- Location: LCCOMB_X39_Y30_N0
\RegF0|READ_U_0|MUX1_32_1|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~17_combout\);

-- Location: FF_X41_Y30_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(6));

-- Location: LCCOMB_X41_Y30_N22
\RegF0|READ_U_0|MUX1_32_1|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux25~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(6))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~17_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux25~17_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~18_combout\);

-- Location: FF_X35_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(6));

-- Location: FF_X35_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(6));

-- Location: FF_X34_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(6));

-- Location: FF_X34_Y24_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(6));

-- Location: LCCOMB_X34_Y24_N2
\RegF0|READ_U_0|MUX1_32_1|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(6))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~10_combout\);

-- Location: LCCOMB_X35_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(6)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~11_combout\);

-- Location: FF_X42_Y26_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(6));

-- Location: FF_X42_Y26_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(6));

-- Location: FF_X42_Y22_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(6));

-- Location: FF_X43_Y22_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(6));

-- Location: FF_X43_Y22_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(6));

-- Location: FF_X44_Y22_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(6));

-- Location: FF_X44_Y22_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(6));

-- Location: LCCOMB_X44_Y22_N22
\RegF0|READ_U_0|MUX1_32_1|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~12_combout\);

-- Location: LCCOMB_X43_Y22_N2
\RegF0|READ_U_0|MUX1_32_1|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(6)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~13_combout\);

-- Location: LCCOMB_X42_Y22_N22
\RegF0|READ_U_0|MUX1_32_1|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~14_combout\);

-- Location: LCCOMB_X42_Y26_N20
\RegF0|READ_U_0|MUX1_32_1|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(6))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(6)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(6),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~15_combout\);

-- Location: LCCOMB_X43_Y26_N8
\RegF0|READ_U_0|MUX1_32_1|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux25~11_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux25~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~16_combout\);

-- Location: FF_X45_Y30_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(6));

-- Location: FF_X45_Y30_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(6));

-- Location: FF_X46_Y30_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(6));

-- Location: FF_X46_Y30_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(6));

-- Location: LCCOMB_X46_Y30_N2
\RegF0|READ_U_0|MUX1_32_1|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~7_combout\);

-- Location: LCCOMB_X45_Y30_N18
\RegF0|READ_U_0|MUX1_32_1|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(6)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~8_combout\);

-- Location: FF_X45_Y27_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(6));

-- Location: FF_X45_Y27_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(6));

-- Location: FF_X47_Y27_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(6));

-- Location: FF_X47_Y27_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(6));

-- Location: LCCOMB_X47_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(6))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~4_combout\);

-- Location: LCCOMB_X45_Y27_N6
\RegF0|READ_U_0|MUX1_32_1|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~5_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(6)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(6),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~5_combout\);

-- Location: FF_X46_Y26_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(6));

-- Location: FF_X46_Y26_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(6));

-- Location: FF_X47_Y26_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(6));

-- Location: FF_X47_Y26_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(6));

-- Location: LCCOMB_X47_Y26_N2
\RegF0|READ_U_0|MUX1_32_1|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(6)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~2_combout\);

-- Location: LCCOMB_X46_Y26_N2
\RegF0|READ_U_0|MUX1_32_1|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(6)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~3_combout\);

-- Location: LCCOMB_X45_Y26_N8
\RegF0|READ_U_0|MUX1_32_1|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~6_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~3_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux25~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~6_combout\);

-- Location: FF_X43_Y29_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(6));

-- Location: FF_X43_Y29_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(6));

-- Location: FF_X44_Y30_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(6));

-- Location: FF_X44_Y30_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[6]~6_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(6));

-- Location: LCCOMB_X44_Y30_N14
\RegF0|READ_U_0|MUX1_32_1|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(6)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(6) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~0_combout\);

-- Location: LCCOMB_X43_Y29_N16
\RegF0|READ_U_0|MUX1_32_1|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(6))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(6)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~1_combout\);

-- Location: LCCOMB_X42_Y30_N28
\RegF0|READ_U_0|MUX1_32_1|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~9_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux25~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~8_combout\) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~6_combout\ & 
-- (((\IF_ID|IF_ID_Instruction\(17) & \RegF0|READ_U_0|MUX1_32_1|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux25~8_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux25~6_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~9_combout\);

-- Location: LCCOMB_X41_Y30_N20
\RegF0|READ_U_0|MUX1_32_1|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux25~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux25~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux25~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux25~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux25~9_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux25~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux25~16_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux25~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux25~19_combout\);

-- Location: FF_X41_Y30_N21
\ID_EX|ID_EX_read_data_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux25~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(6));

-- Location: LCCOMB_X32_Y30_N4
\Mux1_4to1|MUX2_2_1|Y[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[6]~12_combout\ = (\FWD_U|FWD_B\(1) & (((\EX_MEM|EX_MEM_ALU_result\(6))))) # (!\FWD_U|FWD_B\(1) & (!\FWD_U|FWD_B[0]~7_combout\ & (\ID_EX|ID_EX_read_data_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \ID_EX|ID_EX_read_data_2\(6),
	datac => \EX_MEM|EX_MEM_ALU_result\(6),
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[6]~12_combout\);

-- Location: LCCOMB_X32_Y30_N16
\EX_MEM|EX_MEM_write_data~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~6_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[6]~12_combout\) # ((\Mux4_2to1|Y[6]~6_combout\ & \FWD_U|FWD_B[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[6]~6_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[6]~12_combout\,
	datac => \FWD_U|FWD_B[0]~9_combout\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \EX_MEM|EX_MEM_write_data~6_combout\);

-- Location: FF_X32_Y30_N17
\EX_MEM|EX_MEM_write_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(6));

-- Location: FF_X42_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(7));

-- Location: FF_X42_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(7));

-- Location: FF_X44_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(7));

-- Location: FF_X44_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(7));

-- Location: LCCOMB_X44_Y24_N14
\RegF0|READ_U_0|MUX1_32_1|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(7))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~12_combout\);

-- Location: FF_X43_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(7));

-- Location: FF_X43_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(7));

-- Location: LCCOMB_X43_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux24~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(7))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(7)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux24~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux24~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~13_combout\);

-- Location: FF_X42_Y23_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(7));

-- Location: LCCOMB_X42_Y23_N2
\RegF0|READ_U_0|MUX1_32_1|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux24~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(7) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux24~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~14_combout\);

-- Location: LCCOMB_X42_Y25_N16
\RegF0|READ_U_0|MUX1_32_1|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux24~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(7))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(7)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux24~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~15_combout\);

-- Location: FF_X42_Y29_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(7));

-- Location: FF_X42_Y29_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(7));

-- Location: LCCOMB_X42_Y29_N2
\RegF0|READ_U_0|MUX1_32_1|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(7))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~4_combout\);

-- Location: FF_X43_Y29_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(7));

-- Location: FF_X43_Y29_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(7));

-- Location: LCCOMB_X43_Y29_N6
\RegF0|READ_U_0|MUX1_32_1|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux24~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(7))) # (!\IF_ID|IF_ID_Instruction\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux24~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~5_combout\);

-- Location: FF_X47_Y27_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(7));

-- Location: FF_X47_Y27_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(7));

-- Location: LCCOMB_X47_Y27_N22
\RegF0|READ_U_0|MUX1_32_1|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(7))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~6_combout\);

-- Location: FF_X43_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(7));

-- Location: FF_X43_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(7));

-- Location: LCCOMB_X43_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux24~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(7)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(7) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux24~6_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~7_combout\);

-- Location: LCCOMB_X43_Y25_N10
\RegF0|READ_U_0|MUX1_32_1|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~8_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux24~5_combout\) # ((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux24~7_combout\ & 
-- !\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux24~5_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux24~7_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~8_combout\);

-- Location: FF_X46_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(7));

-- Location: FF_X46_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(7));

-- Location: LCCOMB_X46_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(7)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(7) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~9_combout\);

-- Location: FF_X45_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(7));

-- Location: FF_X45_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(7));

-- Location: LCCOMB_X45_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~10_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux24~9_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(7)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(7) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux24~9_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~10_combout\);

-- Location: FF_X44_Y23_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(7));

-- Location: FF_X44_Y23_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(7));

-- Location: FF_X45_Y23_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(7));

-- Location: FF_X45_Y23_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(7));

-- Location: LCCOMB_X45_Y23_N26
\RegF0|READ_U_0|MUX1_32_1|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~2_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(7))))) # (!\IF_ID|IF_ID_Instruction\(19) & (!\IF_ID|IF_ID_Instruction\(18) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~2_combout\);

-- Location: LCCOMB_X44_Y23_N30
\RegF0|READ_U_0|MUX1_32_1|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux24~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(7)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(7))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux24~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~3_combout\);

-- Location: LCCOMB_X43_Y25_N12
\RegF0|READ_U_0|MUX1_32_1|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux24~8_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux24~10_combout\)) # (!\IF_ID|IF_ID_Instruction\(16)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~8_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux24~8_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux24~10_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux24~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~11_combout\);

-- Location: LCCOMB_X43_Y25_N14
\RegF0|READ_U_0|MUX1_32_1|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux24~11_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux24~15_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux24~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~16_combout\);

-- Location: FF_X37_Y30_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[7]~7_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(7));

-- Location: FF_X39_Y30_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(7));

-- Location: FF_X39_Y31_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(7));

-- Location: LCCOMB_X39_Y31_N20
\RegF0|READ_U_0|MUX1_32_1|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(7))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~17_combout\);

-- Location: LCCOMB_X39_Y30_N28
\RegF0|READ_U_0|MUX1_32_1|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux24~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(7))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(7)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux24~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~18_combout\);

-- Location: FF_X35_Y26_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(7));

-- Location: FF_X35_Y26_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(7));

-- Location: LCCOMB_X35_Y26_N2
\RegF0|READ_U_0|MUX1_32_1|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~0_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(7)))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~0_combout\);

-- Location: FF_X36_Y26_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(7));

-- Location: FF_X36_Y26_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(7));

-- Location: LCCOMB_X36_Y26_N28
\RegF0|READ_U_0|MUX1_32_1|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux24~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(7))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux24~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~1_combout\);

-- Location: LCCOMB_X37_Y26_N18
\RegF0|READ_U_0|MUX1_32_1|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux24~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux24~16_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux24~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux24~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux24~16_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux24~18_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux24~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux24~19_combout\);

-- Location: LCCOMB_X37_Y26_N12
\ID_EX|ID_EX_read_data_2[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[7]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux24~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux24~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[7]~feeder_combout\);

-- Location: FF_X37_Y26_N13
\ID_EX|ID_EX_read_data_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(7));

-- Location: LCCOMB_X37_Y30_N24
\Mux1_4to1|MUX2_2_1|Y[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[7]~14_combout\ = (\FWD_U|FWD_B\(1) & (\EX_MEM|EX_MEM_ALU_result\(7))) # (!\FWD_U|FWD_B\(1) & (((\ID_EX|ID_EX_read_data_2\(7) & !\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(7),
	datab => \ID_EX|ID_EX_read_data_2\(7),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[7]~14_combout\);

-- Location: LCCOMB_X37_Y30_N10
\EX_MEM|EX_MEM_write_data~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~7_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[7]~14_combout\) # ((\FWD_U|FWD_B[0]~9_combout\ & \Mux4_2to1|Y[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[7]~14_combout\,
	datac => \FWD_U|FWD_B[0]~9_combout\,
	datad => \Mux4_2to1|Y[7]~7_combout\,
	combout => \EX_MEM|EX_MEM_write_data~7_combout\);

-- Location: FF_X37_Y30_N11
\EX_MEM|EX_MEM_write_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(7));

-- Location: LCCOMB_X52_Y32_N26
\IF_ID|IF_ID_Instruction~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~23_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(8) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \Inst_Mem|altsyncram_component|auto_generated|q_a\(8),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~23_combout\);

-- Location: FF_X52_Y32_N27
\IF_ID|IF_ID_Instruction[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~23_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(8));

-- Location: LCCOMB_X37_Y28_N12
\ID_EX|ID_EX_extend_value[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_extend_value[8]~feeder_combout\ = \IF_ID|IF_ID_Instruction\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_Instruction\(8),
	combout => \ID_EX|ID_EX_extend_value[8]~feeder_combout\);

-- Location: FF_X37_Y28_N13
\ID_EX|ID_EX_extend_value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_extend_value[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(8));

-- Location: LCCOMB_X37_Y28_N20
\ALU_exc|Add0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~3_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\ID_EX|ID_EX_extend_value\(8)) # (!\Control_U|ALUSrc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(8),
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \Control_U|ALUSrc~q\,
	combout => \ALU_exc|Add0~3_combout\);

-- Location: FF_X37_Y28_N5
\MEM_WB|MEM_WB_ALU_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(8));

-- Location: FF_X32_Y29_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[9]~9_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(9));

-- Location: FF_X38_Y28_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(9));

-- Location: FF_X38_Y28_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(9));

-- Location: LCCOMB_X38_Y28_N6
\RegF0|READ_U_0|MUX0_32_1|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(9)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(9) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~17_combout\);

-- Location: FF_X37_Y27_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(9));

-- Location: LCCOMB_X37_Y27_N6
\RegF0|READ_U_0|MUX0_32_1|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux22~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(9)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~17_combout\ & 
-- (((\IF_ID|IF_ID_Instruction\(21) & \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(9),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux22~17_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~18_combout\);

-- Location: FF_X42_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(9));

-- Location: FF_X42_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(9));

-- Location: FF_X44_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(9));

-- Location: FF_X44_Y24_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(9));

-- Location: LCCOMB_X44_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(9),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~12_combout\);

-- Location: FF_X43_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(9));

-- Location: FF_X43_Y24_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(9));

-- Location: LCCOMB_X43_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(9)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux22~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux22~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(9),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~13_combout\);

-- Location: LCCOMB_X43_Y26_N12
\RegF0|READ_U_0|MUX0_32_1|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ = (\IF_ID|IF_ID_Instruction\(23)) # ((\IF_ID|IF_ID_Instruction\(21) & !\IF_ID|IF_ID_Instruction\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\);

-- Location: FF_X42_Y22_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(9));

-- Location: LCCOMB_X43_Y26_N2
\RegF0|READ_U_0|MUX0_32_1|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ = (\IF_ID|IF_ID_Instruction\(23)) # ((\IF_ID|IF_ID_Instruction\(21) & \IF_ID|IF_ID_Instruction\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\);

-- Location: LCCOMB_X42_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux22~13_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(9)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux22~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~14_combout\);

-- Location: LCCOMB_X42_Y25_N30
\RegF0|READ_U_0|MUX0_32_1|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(9)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(9))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux22~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~15_combout\);

-- Location: FF_X44_Y23_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(9));

-- Location: FF_X44_Y23_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(9));

-- Location: FF_X45_Y23_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(9));

-- Location: FF_X45_Y23_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(9));

-- Location: LCCOMB_X45_Y23_N4
\RegF0|READ_U_0|MUX0_32_1|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(9)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(9) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(9),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~2_combout\);

-- Location: LCCOMB_X44_Y23_N20
\RegF0|READ_U_0|MUX0_32_1|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(9))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(9)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(9),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux22~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~3_combout\);

-- Location: FF_X45_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(9));

-- Location: FF_X46_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(9));

-- Location: FF_X46_Y24_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(9));

-- Location: LCCOMB_X46_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(9)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(9),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~9_combout\);

-- Location: FF_X45_Y24_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(9));

-- Location: LCCOMB_X45_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~10_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux22~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(9)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~9_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(9) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(9),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux22~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~10_combout\);

-- Location: FF_X43_Y29_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(9));

-- Location: FF_X43_Y29_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(9));

-- Location: FF_X42_Y29_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(9));

-- Location: FF_X42_Y29_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(9));

-- Location: LCCOMB_X42_Y29_N20
\RegF0|READ_U_0|MUX0_32_1|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(9)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(9),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~4_combout\);

-- Location: LCCOMB_X43_Y29_N4
\RegF0|READ_U_0|MUX0_32_1|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(9))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(9)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(9),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux22~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~5_combout\);

-- Location: FF_X44_Y27_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(9));

-- Location: FF_X44_Y27_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(9));

-- Location: LCCOMB_X44_Y27_N16
\RegF0|READ_U_0|MUX0_32_1|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(9)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(9) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(9),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~6_combout\);

-- Location: FF_X45_Y27_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(9));

-- Location: FF_X45_Y27_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(9));

-- Location: LCCOMB_X45_Y27_N14
\RegF0|READ_U_0|MUX0_32_1|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~7_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux22~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(9))) # (!\IF_ID|IF_ID_Instruction\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~6_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux22~6_combout\,
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(9),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~7_combout\);

-- Location: LCCOMB_X45_Y27_N18
\RegF0|READ_U_0|MUX0_32_1|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~8_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux22~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux22~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux22~7_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~8_combout\);

-- Location: LCCOMB_X45_Y27_N8
\RegF0|READ_U_0|MUX0_32_1|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~8_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~10_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux22~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux22~3_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux22~10_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux22~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~11_combout\);

-- Location: LCCOMB_X41_Y27_N28
\RegF0|READ_U_0|MUX0_32_1|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\) # (\RegF0|READ_U_0|MUX0_32_1|Mux22~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux22~15_combout\ & (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux22~15_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux22~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~16_combout\);

-- Location: FF_X34_Y26_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(9));

-- Location: FF_X34_Y26_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(9));

-- Location: FF_X35_Y26_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(9));

-- Location: FF_X35_Y26_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[9]~9_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(9));

-- Location: LCCOMB_X35_Y26_N4
\RegF0|READ_U_0|MUX0_32_1|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(9)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(9) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(9),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~0_combout\);

-- Location: LCCOMB_X34_Y26_N24
\RegF0|READ_U_0|MUX0_32_1|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~1_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(9)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(9),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux22~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~1_combout\);

-- Location: LCCOMB_X32_Y29_N28
\RegF0|READ_U_0|MUX0_32_1|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux22~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux22~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux22~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux22~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux22~1_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux22~18_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux22~16_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux22~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux22~19_combout\);

-- Location: FF_X32_Y29_N29
\ID_EX|ID_EX_read_data_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux22~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(9));

-- Location: LCCOMB_X32_Y29_N14
\Mux0_4to1|MUX2_2_1|Y[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[9]~19_combout\ = (\FWD_U|FWD_A\(1) & ((\EX_MEM|EX_MEM_ALU_result\(9)))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(9),
	datac => \FWD_U|FWD_A\(1),
	datad => \EX_MEM|EX_MEM_ALU_result\(9),
	combout => \Mux0_4to1|MUX2_2_1|Y[9]~19_combout\);

-- Location: LCCOMB_X32_Y29_N24
\Mux0_4to1|MUX2_2_1|Y[9]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[9]~20_combout\ = (\FWD_U|FWD_A\(1) & (((\Mux0_4to1|MUX2_2_1|Y[9]~19_combout\)))) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & (\Mux4_2to1|Y[9]~9_combout\)) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[9]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[9]~9_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \Mux0_4to1|MUX2_2_1|Y[9]~19_combout\,
	datad => \FWD_U|FWD_A[0]~7_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[9]~20_combout\);

-- Location: LCCOMB_X54_Y32_N22
\IF_ID|IF_ID_Instruction~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~22_combout\ = (!\HDU2|IF_Flush_2~q\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(9) & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datab => \Inst_Mem|altsyncram_component|auto_generated|q_a\(9),
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_Instruction~22_combout\);

-- Location: FF_X54_Y32_N23
\IF_ID|IF_ID_Instruction[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~22_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(9));

-- Location: LCCOMB_X32_Y29_N16
\ID_EX|ID_EX_extend_value[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_extend_value[9]~feeder_combout\ = \IF_ID|IF_ID_Instruction\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_Instruction\(9),
	combout => \ID_EX|ID_EX_extend_value[9]~feeder_combout\);

-- Location: FF_X32_Y29_N17
\ID_EX|ID_EX_extend_value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_extend_value[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(9));

-- Location: LCCOMB_X32_Y29_N12
\Mux1_2to1|Y[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[9]~7_combout\ = (\Control_U|ALUSrc~q\ & (((\ID_EX|ID_EX_extend_value\(9))))) # (!\Control_U|ALUSrc~q\ & (!\FWD_U|FWD_B\(1) & (\Mux4_2to1|Y[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux4_2to1|Y[9]~9_combout\,
	datad => \ID_EX|ID_EX_extend_value\(9),
	combout => \Mux1_2to1|Y[9]~7_combout\);

-- Location: LCCOMB_X38_Y28_N8
\RegF0|READ_U_0|MUX1_32_1|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(17) & (!\IF_ID|IF_ID_Instruction\(16) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(9),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~17_combout\);

-- Location: LCCOMB_X37_Y27_N12
\RegF0|READ_U_0|MUX1_32_1|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(9)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux22~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(9),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~18_combout\);

-- Location: LCCOMB_X35_Y26_N22
\RegF0|READ_U_0|MUX1_32_1|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~0_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(9)))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(9),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~0_combout\);

-- Location: LCCOMB_X34_Y26_N30
\RegF0|READ_U_0|MUX1_32_1|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~1_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(9))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(9)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~1_combout\);

-- Location: LCCOMB_X44_Y24_N2
\RegF0|READ_U_0|MUX1_32_1|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(9))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~12_combout\);

-- Location: LCCOMB_X43_Y24_N6
\RegF0|READ_U_0|MUX1_32_1|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(9)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~13_combout\);

-- Location: LCCOMB_X42_Y22_N6
\RegF0|READ_U_0|MUX1_32_1|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux22~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~14_combout\);

-- Location: LCCOMB_X42_Y25_N0
\RegF0|READ_U_0|MUX1_32_1|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux22~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(9)) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~14_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(9) & \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(9),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux22~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~15_combout\);

-- Location: LCCOMB_X45_Y23_N14
\RegF0|READ_U_0|MUX1_32_1|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~2_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(9)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(9) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~2_combout\);

-- Location: LCCOMB_X44_Y23_N6
\RegF0|READ_U_0|MUX1_32_1|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(9))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(9)))))) # (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|READ_U_0|MUX1_32_1|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux22~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(9),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~3_combout\);

-- Location: LCCOMB_X46_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(9)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(9) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~9_combout\);

-- Location: LCCOMB_X45_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(9)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~10_combout\);

-- Location: LCCOMB_X42_Y29_N30
\RegF0|READ_U_0|MUX1_32_1|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(9),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(9),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~4_combout\);

-- Location: LCCOMB_X43_Y29_N22
\RegF0|READ_U_0|MUX1_32_1|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~5_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(9)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~5_combout\);

-- Location: LCCOMB_X44_Y27_N22
\RegF0|READ_U_0|MUX1_32_1|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(9))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(9),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~6_combout\);

-- Location: LCCOMB_X45_Y27_N12
\RegF0|READ_U_0|MUX1_32_1|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(9)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(9))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(9),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(9),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~7_combout\);

-- Location: LCCOMB_X44_Y26_N18
\RegF0|READ_U_0|MUX1_32_1|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~8_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~5_combout\) # ((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((!\IF_ID|IF_ID_Instruction\(16) & 
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux22~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~8_combout\);

-- Location: LCCOMB_X44_Y26_N4
\RegF0|READ_U_0|MUX1_32_1|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~10_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~8_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux22~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux22~3_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux22~10_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~8_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~11_combout\);

-- Location: LCCOMB_X44_Y25_N20
\RegF0|READ_U_0|MUX1_32_1|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux22~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux22~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux22~15_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~16_combout\);

-- Location: LCCOMB_X32_Y29_N2
\RegF0|READ_U_0|MUX1_32_1|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux22~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux22~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux22~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux22~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux22~1_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux22~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux22~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux22~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux22~19_combout\);

-- Location: FF_X32_Y29_N3
\ID_EX|ID_EX_read_data_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux22~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(9));

-- Location: LCCOMB_X32_Y29_N20
\Mux1_4to1|MUX2_2_1|Y[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[9]~18_combout\ = (\FWD_U|FWD_B\(1) & (\EX_MEM|EX_MEM_ALU_result\(9))) # (!\FWD_U|FWD_B\(1) & (((\ID_EX|ID_EX_read_data_2\(9) & !\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(9),
	datab => \ID_EX|ID_EX_read_data_2\(9),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[9]~18_combout\);

-- Location: LCCOMB_X32_Y29_N22
\Mux1_2to1|Y[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[9]~8_combout\ = (\Control_U|ALUSrc~q\ & (\Mux1_2to1|Y[9]~7_combout\)) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[9]~18_combout\) # ((\Mux1_2to1|Y[9]~7_combout\ & \FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[9]~7_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[9]~18_combout\,
	combout => \Mux1_2to1|Y[9]~8_combout\);

-- Location: LCCOMB_X32_Y29_N10
\Mux1_4to1|MUX2_2_1|Y[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[9]~19_combout\ = (\Mux1_4to1|MUX2_2_1|Y[9]~18_combout\) # ((\FWD_U|FWD_B[0]~7_combout\ & (\Mux4_2to1|Y[9]~9_combout\ & !\FWD_U|FWD_B\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[9]~18_combout\,
	datac => \Mux4_2to1|Y[9]~9_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[9]~19_combout\);

-- Location: LCCOMB_X32_Y29_N18
\ALU_exc|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~2_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(9))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[9]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(9),
	datab => \Control_U|ALUSrc~q\,
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \Mux1_4to1|MUX2_2_1|Y[9]~19_combout\,
	combout => \ALU_exc|Add0~2_combout\);

-- Location: FF_X38_Y28_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(8));

-- Location: FF_X37_Y28_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(8));

-- Location: FF_X39_Y31_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(8));

-- Location: FF_X39_Y31_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(8));

-- Location: LCCOMB_X39_Y31_N22
\RegF0|READ_U_0|MUX0_32_1|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (\IF_ID|IF_ID_Instruction\(21))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(8))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~17_combout\);

-- Location: LCCOMB_X37_Y28_N30
\RegF0|READ_U_0|MUX0_32_1|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~18_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(8)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(8))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~18_combout\);

-- Location: FF_X36_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(8));

-- Location: FF_X36_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(8));

-- Location: LCCOMB_X36_Y25_N0
\RegF0|READ_U_0|MUX0_32_1|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~10_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(8)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(8) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~10_combout\);

-- Location: FF_X37_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(8));

-- Location: FF_X37_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(8));

-- Location: LCCOMB_X37_Y25_N28
\RegF0|READ_U_0|MUX0_32_1|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux23~10_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(8))) # (!\IF_ID|IF_ID_Instruction\(21)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~10_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux23~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~11_combout\);

-- Location: FF_X42_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(8));

-- Location: FF_X42_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(8));

-- Location: FF_X42_Y22_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(8));

-- Location: FF_X43_Y22_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(8));

-- Location: FF_X43_Y22_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(8));

-- Location: FF_X44_Y22_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(8));

-- Location: FF_X44_Y22_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(8));

-- Location: LCCOMB_X44_Y22_N24
\RegF0|READ_U_0|MUX0_32_1|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(8)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(8) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~12_combout\);

-- Location: LCCOMB_X43_Y22_N24
\RegF0|READ_U_0|MUX0_32_1|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(8))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(8)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~13_combout\);

-- Location: LCCOMB_X41_Y22_N10
\RegF0|READ_U_0|MUX0_32_1|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(8))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(8),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux23~13_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~14_combout\);

-- Location: LCCOMB_X42_Y25_N2
\RegF0|READ_U_0|MUX0_32_1|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(8)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(8))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~15_combout\);

-- Location: LCCOMB_X37_Y28_N24
\RegF0|READ_U_0|MUX0_32_1|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~11_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (((!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux23~11_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~16_combout\);

-- Location: FF_X45_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(8));

-- Location: FF_X46_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(8));

-- Location: FF_X46_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(8));

-- Location: LCCOMB_X46_Y24_N12
\RegF0|READ_U_0|MUX0_32_1|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(8)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~7_combout\);

-- Location: FF_X45_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(8));

-- Location: LCCOMB_X45_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~8_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux23~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(8)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~7_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(8) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(8),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux23~7_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~8_combout\);

-- Location: FF_X42_Y29_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(8));

-- Location: FF_X42_Y29_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(8));

-- Location: LCCOMB_X42_Y29_N4
\RegF0|READ_U_0|MUX0_32_1|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~0_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(8)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(8),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~0_combout\);

-- Location: FF_X43_Y29_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(8));

-- Location: FF_X43_Y29_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(8));

-- Location: LCCOMB_X43_Y29_N30
\RegF0|READ_U_0|MUX0_32_1|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux23~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(8))) # (!\IF_ID|IF_ID_Instruction\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux23~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~1_combout\);

-- Location: FF_X44_Y23_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(8));

-- Location: FF_X44_Y23_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(8));

-- Location: FF_X45_Y23_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(8));

-- Location: FF_X45_Y23_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(8));

-- Location: LCCOMB_X45_Y23_N16
\RegF0|READ_U_0|MUX0_32_1|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(8)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(8) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(8),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~2_combout\);

-- Location: LCCOMB_X44_Y23_N4
\RegF0|READ_U_0|MUX0_32_1|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(8))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(8)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(8),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~3_combout\);

-- Location: FF_X43_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(8));

-- Location: FF_X43_Y28_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(8));

-- Location: FF_X47_Y27_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(8));

-- Location: FF_X47_Y27_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[8]~8_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(8));

-- Location: LCCOMB_X47_Y27_N28
\RegF0|READ_U_0|MUX0_32_1|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(8)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(8) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(8),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~4_combout\);

-- Location: LCCOMB_X43_Y28_N24
\RegF0|READ_U_0|MUX0_32_1|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~5_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(8))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(8)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(8),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~5_combout\);

-- Location: LCCOMB_X44_Y28_N0
\RegF0|READ_U_0|MUX0_32_1|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux23~3_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux23~3_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~6_combout\);

-- Location: LCCOMB_X44_Y28_N14
\RegF0|READ_U_0|MUX0_32_1|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux23~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux23~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux23~8_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux23~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~9_combout\);

-- Location: LCCOMB_X37_Y28_N28
\RegF0|READ_U_0|MUX0_32_1|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux23~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux23~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux23~18_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux23~16_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux23~18_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux23~16_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux23~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux23~19_combout\);

-- Location: FF_X37_Y28_N29
\ID_EX|ID_EX_read_data_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux23~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(8));

-- Location: LCCOMB_X37_Y28_N10
\Mux0_4to1|MUX2_2_1|Y[8]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[8]~17_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[8]~8_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & (\ID_EX|ID_EX_read_data_1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(8),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[8]~8_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[8]~17_combout\);

-- Location: LCCOMB_X37_Y28_N16
\Mux0_4to1|MUX2_2_1|Y[8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(8))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(8),
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux0_4to1|MUX2_2_1|Y[8]~17_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[8]~18_combout\);

-- Location: LCCOMB_X37_Y30_N2
\Mux1_4to1|MUX2_2_1|Y[7]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[7]~15_combout\ = (\Mux1_4to1|MUX2_2_1|Y[7]~14_combout\) # ((!\FWD_U|FWD_B\(1) & (\FWD_U|FWD_B[0]~7_combout\ & \Mux4_2to1|Y[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[7]~14_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[7]~7_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[7]~15_combout\);

-- Location: LCCOMB_X37_Y30_N12
\ALU_exc|Add0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~5_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(7))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[7]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(2),
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(7),
	datad => \Mux1_4to1|MUX2_2_1|Y[7]~15_combout\,
	combout => \ALU_exc|Add0~5_combout\);

-- Location: LCCOMB_X32_Y30_N22
\Mux1_4to1|MUX2_2_1|Y[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[6]~13_combout\ = (\Mux1_4to1|MUX2_2_1|Y[6]~12_combout\) # ((\FWD_U|FWD_B[0]~7_combout\ & (!\FWD_U|FWD_B\(1) & \Mux4_2to1|Y[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \Mux1_4to1|MUX2_2_1|Y[6]~12_combout\,
	datad => \Mux4_2to1|Y[6]~6_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[6]~13_combout\);

-- Location: LCCOMB_X36_Y33_N12
\ALU_exc|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~6_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(6))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[6]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(6),
	datad => \Mux1_4to1|MUX2_2_1|Y[6]~13_combout\,
	combout => \ALU_exc|Add0~6_combout\);

-- Location: LCCOMB_X36_Y33_N6
\Mux1_4to1|MUX2_2_1|Y[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[5]~11_combout\ = (\Mux1_4to1|MUX2_2_1|Y[5]~10_combout\) # ((!\FWD_U|FWD_B\(1) & (\FWD_U|FWD_B[0]~7_combout\ & \Mux4_2to1|Y[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \FWD_U|FWD_B[0]~7_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[5]~10_combout\,
	datad => \Mux4_2to1|Y[5]~5_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[5]~11_combout\);

-- Location: LCCOMB_X36_Y33_N10
\ALU_exc|Add0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~7_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(5))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[5]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(5),
	datad => \Mux1_4to1|MUX2_2_1|Y[5]~11_combout\,
	combout => \ALU_exc|Add0~7_combout\);

-- Location: FF_X37_Y26_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(5));

-- Location: FF_X38_Y26_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(5));

-- Location: FF_X35_Y26_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(5));

-- Location: LCCOMB_X35_Y26_N24
\RegF0|READ_U_0|MUX0_32_1|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~0_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (\IF_ID|IF_ID_Instruction\(21))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(5))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~0_combout\);

-- Location: LCCOMB_X38_Y26_N18
\RegF0|READ_U_0|MUX0_32_1|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~1_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(5)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(5))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(5),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux26~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~1_combout\);

-- Location: FF_X39_Y31_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(5));

-- Location: FF_X39_Y33_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(5));

-- Location: FF_X40_Y31_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(5));

-- Location: FF_X39_Y31_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(5));

-- Location: LCCOMB_X40_Y31_N26
\RegF0|READ_U_0|MUX0_32_1|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (\IF_ID|IF_ID_Instruction\(22))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(5))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~17_combout\);

-- Location: LCCOMB_X39_Y33_N8
\RegF0|READ_U_0|MUX0_32_1|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~18_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(5)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(5))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux26~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~18_combout\);

-- Location: FF_X42_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(5));

-- Location: FF_X42_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(5));

-- Location: FF_X44_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(5));

-- Location: FF_X44_Y24_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(5));

-- Location: LCCOMB_X44_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(5)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(5) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~12_combout\);

-- Location: LCCOMB_X42_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(5))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(5)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux26~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~13_combout\);

-- Location: FF_X42_Y23_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(5));

-- Location: LCCOMB_X42_Y24_N4
\RegF0|READ_U_0|MUX0_32_1|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~13_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(5) & \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux26~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~14_combout\);

-- Location: FF_X42_Y26_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(5));

-- Location: FF_X42_Y26_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(5));

-- Location: LCCOMB_X42_Y26_N22
\RegF0|READ_U_0|MUX0_32_1|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux26~14_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(5)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(5) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux26~14_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(5),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~15_combout\);

-- Location: FF_X47_Y26_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(5));

-- Location: FF_X47_Y26_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(5));

-- Location: LCCOMB_X47_Y26_N24
\RegF0|READ_U_0|MUX0_32_1|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(5)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(5) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~2_combout\);

-- Location: FF_X46_Y26_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(5));

-- Location: FF_X46_Y26_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(5));

-- Location: LCCOMB_X46_Y26_N20
\RegF0|READ_U_0|MUX0_32_1|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(5)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(5))))) # (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux26~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~3_combout\);

-- Location: FF_X45_Y30_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(5));

-- Location: FF_X45_Y30_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(5));

-- Location: FF_X46_Y30_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(5));

-- Location: FF_X46_Y30_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(5));

-- Location: LCCOMB_X46_Y30_N28
\RegF0|READ_U_0|MUX0_32_1|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(5)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~9_combout\);

-- Location: LCCOMB_X45_Y30_N24
\RegF0|READ_U_0|MUX0_32_1|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(5))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(5)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux26~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~10_combout\);

-- Location: FF_X44_Y26_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(5));

-- Location: FF_X47_Y27_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(5));

-- Location: FF_X47_Y27_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(5));

-- Location: LCCOMB_X47_Y27_N0
\RegF0|READ_U_0|MUX0_32_1|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(5)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(5) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~6_combout\);

-- Location: FF_X44_Y26_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(5));

-- Location: LCCOMB_X44_Y26_N28
\RegF0|READ_U_0|MUX0_32_1|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~7_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux26~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(5)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~6_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(5) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(5),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux26~6_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~7_combout\);

-- Location: FF_X43_Y29_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(5));

-- Location: FF_X44_Y30_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(5));

-- Location: FF_X44_Y30_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(5));

-- Location: LCCOMB_X44_Y30_N16
\RegF0|READ_U_0|MUX0_32_1|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~4_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(5)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(5) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~4_combout\);

-- Location: FF_X43_Y29_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(5));

-- Location: LCCOMB_X43_Y29_N28
\RegF0|READ_U_0|MUX0_32_1|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux26~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(5)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(5) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(5),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux26~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~5_combout\);

-- Location: LCCOMB_X44_Y26_N16
\RegF0|READ_U_0|MUX0_32_1|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~8_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux26~7_combout\,
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux26~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~8_combout\);

-- Location: LCCOMB_X44_Y26_N2
\RegF0|READ_U_0|MUX0_32_1|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~8_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~10_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux26~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux26~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux26~10_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux26~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~11_combout\);

-- Location: LCCOMB_X43_Y26_N4
\RegF0|READ_U_0|MUX0_32_1|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux26~11_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux26~15_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux26~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~16_combout\);

-- Location: LCCOMB_X42_Y33_N28
\RegF0|READ_U_0|MUX0_32_1|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux26~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux26~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux26~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux26~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux26~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux26~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux26~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux26~19_combout\);

-- Location: FF_X42_Y33_N29
\ID_EX|ID_EX_read_data_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux26~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(5));

-- Location: LCCOMB_X37_Y33_N14
\Mux0_4to1|MUX2_2_1|Y[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[5]~11_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(5))) # (!\FWD_U|FWD_A\(1) & ((\ID_EX|ID_EX_read_data_1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_ALU_result\(5),
	datac => \ID_EX|ID_EX_read_data_1\(5),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[5]~11_combout\);

-- Location: LCCOMB_X37_Y33_N16
\Mux0_4to1|MUX2_2_1|Y[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[5]~12_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\FWD_U|FWD_A\(1) & (\Mux0_4to1|MUX2_2_1|Y[5]~11_combout\)) # (!\FWD_U|FWD_A\(1) & ((\Mux4_2to1|Y[5]~5_combout\))))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (((\Mux0_4to1|MUX2_2_1|Y[5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \Mux0_4to1|MUX2_2_1|Y[5]~11_combout\,
	datad => \Mux4_2to1|Y[5]~5_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[5]~12_combout\);

-- Location: LCCOMB_X34_Y33_N6
\Mux1_4to1|MUX2_2_1|Y[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[4]~9_combout\ = (\Mux1_4to1|MUX2_2_1|Y[4]~8_combout\) # ((!\FWD_U|FWD_B\(1) & (\Mux4_2to1|Y[4]~4_combout\ & \FWD_U|FWD_B[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[4]~8_combout\,
	datac => \Mux4_2to1|Y[4]~4_combout\,
	datad => \FWD_U|FWD_B[0]~7_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[4]~9_combout\);

-- Location: LCCOMB_X36_Y33_N4
\ALU_exc|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~8_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(4))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[4]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(4),
	datad => \Mux1_4to1|MUX2_2_1|Y[4]~9_combout\,
	combout => \ALU_exc|Add0~8_combout\);

-- Location: LCCOMB_X32_Y33_N14
\ALU_exc|Add0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~9_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(3))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[3]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(3),
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[3]~7_combout\,
	combout => \ALU_exc|Add0~9_combout\);

-- Location: FF_X44_Y30_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(2));

-- Location: FF_X44_Y30_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(2));

-- Location: LCCOMB_X44_Y30_N12
\RegF0|READ_U_0|MUX0_32_1|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~0_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(2)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(2) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~0_combout\);

-- Location: FF_X43_Y30_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(2));

-- Location: FF_X43_Y30_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(2));

-- Location: LCCOMB_X43_Y30_N14
\RegF0|READ_U_0|MUX0_32_1|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux29~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(2)) # (!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(2) & ((\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux29~0_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~1_combout\);

-- Location: FF_X43_Y27_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(2));

-- Location: FF_X43_Y27_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(2));

-- Location: FF_X47_Y27_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(2));

-- Location: LCCOMB_X47_Y27_N12
\RegF0|READ_U_0|MUX0_32_1|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(2)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(2) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~4_combout\);

-- Location: LCCOMB_X43_Y27_N12
\RegF0|READ_U_0|MUX0_32_1|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~5_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux29~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(2))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(2)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux29~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~5_combout\);

-- Location: FF_X46_Y26_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(2));

-- Location: FF_X47_Y26_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(2));

-- Location: FF_X47_Y26_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(2));

-- Location: LCCOMB_X47_Y26_N16
\RegF0|READ_U_0|MUX0_32_1|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~2_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(2)))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~2_combout\);

-- Location: FF_X46_Y26_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(2));

-- Location: LCCOMB_X46_Y26_N0
\RegF0|READ_U_0|MUX0_32_1|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~3_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux29~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(2)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~2_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(2) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(2),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux29~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~3_combout\);

-- Location: LCCOMB_X43_Y27_N0
\RegF0|READ_U_0|MUX0_32_1|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~6_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~3_combout\) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux29~5_combout\ & 
-- ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux29~5_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux29~3_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~6_combout\);

-- Location: FF_X45_Y30_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(2));

-- Location: FF_X46_Y30_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(2));

-- Location: FF_X46_Y30_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(2));

-- Location: LCCOMB_X46_Y30_N12
\RegF0|READ_U_0|MUX0_32_1|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(2)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~7_combout\);

-- Location: FF_X45_Y30_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(2));

-- Location: LCCOMB_X45_Y30_N20
\RegF0|READ_U_0|MUX0_32_1|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~8_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux29~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(2)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~7_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(2) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(2),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux29~7_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~8_combout\);

-- Location: LCCOMB_X43_Y33_N20
\RegF0|READ_U_0|MUX0_32_1|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux29~6_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux29~8_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~6_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux29~1_combout\)))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux29~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux29~6_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux29~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~9_combout\);

-- Location: FF_X35_Y33_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(2));

-- Location: FF_X39_Y30_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(2));

-- Location: FF_X39_Y30_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(2));

-- Location: LCCOMB_X39_Y30_N22
\RegF0|READ_U_0|MUX0_32_1|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(2)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(2) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~17_combout\);

-- Location: FF_X34_Y33_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[2]~2_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(2));

-- Location: LCCOMB_X35_Y33_N8
\RegF0|READ_U_0|MUX0_32_1|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~18_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux29~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(2)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(2))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux29~17_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(2),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~18_combout\);

-- Location: FF_X35_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(2));

-- Location: FF_X35_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(2));

-- Location: FF_X36_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(2));

-- Location: FF_X36_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(2));

-- Location: LCCOMB_X36_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(2)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~10_combout\);

-- Location: LCCOMB_X35_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux29~10_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(2))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~10_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(2)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux29~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~11_combout\);

-- Location: FF_X42_Y26_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(2));

-- Location: FF_X42_Y26_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(2));

-- Location: FF_X42_Y22_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(2));

-- Location: FF_X43_Y22_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(2));

-- Location: FF_X43_Y22_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(2));

-- Location: FF_X44_Y22_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(2));

-- Location: FF_X44_Y22_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(2));

-- Location: LCCOMB_X44_Y22_N4
\RegF0|READ_U_0|MUX0_32_1|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(2)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~12_combout\);

-- Location: LCCOMB_X43_Y22_N0
\RegF0|READ_U_0|MUX0_32_1|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux29~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(2))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(2)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux29~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~13_combout\);

-- Location: LCCOMB_X43_Y23_N22
\RegF0|READ_U_0|MUX0_32_1|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(2) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(2),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux29~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~14_combout\);

-- Location: LCCOMB_X42_Y26_N6
\RegF0|READ_U_0|MUX0_32_1|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux29~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(2)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(2))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux29~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~15_combout\);

-- Location: LCCOMB_X38_Y26_N12
\RegF0|READ_U_0|MUX0_32_1|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux29~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux29~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux29~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux29~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~16_combout\);

-- Location: LCCOMB_X35_Y33_N22
\RegF0|READ_U_0|MUX0_32_1|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux29~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux29~16_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux29~18_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux29~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux29~9_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux29~9_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux29~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux29~16_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux29~19_combout\);

-- Location: FF_X35_Y33_N25
\ID_EX|ID_EX_read_data_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \RegF0|READ_U_0|MUX0_32_1|Mux29~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(2));

-- Location: LCCOMB_X35_Y33_N2
\Mux0_4to1|MUX2_2_1|Y[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[2]~5_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[2]~2_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & (\ID_EX|ID_EX_read_data_1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datac => \ID_EX|ID_EX_read_data_1\(2),
	datad => \Mux4_2to1|Y[2]~2_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[2]~5_combout\);

-- Location: LCCOMB_X35_Y33_N28
\Mux0_4to1|MUX2_2_1|Y[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(2))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_ALU_result\(2),
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux0_4to1|MUX2_2_1|Y[2]~5_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[2]~6_combout\);

-- Location: LCCOMB_X35_Y33_N4
\ALU_exc|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~10_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(2))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[2]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(2),
	datad => \Mux1_4to1|MUX2_2_1|Y[2]~5_combout\,
	combout => \ALU_exc|Add0~10_combout\);

-- Location: LCCOMB_X36_Y33_N14
\ALU_exc|Add0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~11_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(1))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[1]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(1),
	datad => \Mux1_4to1|MUX2_2_1|Y[1]~3_combout\,
	combout => \ALU_exc|Add0~11_combout\);

-- Location: FF_X39_Y26_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(1));

-- Location: FF_X35_Y26_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(1));

-- Location: LCCOMB_X35_Y26_N12
\RegF0|READ_U_0|MUX0_32_1|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~0_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(1)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(1),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~0_combout\);

-- Location: FF_X39_Y26_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(1));

-- Location: LCCOMB_X39_Y26_N2
\RegF0|READ_U_0|MUX0_32_1|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux30~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(1)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(1) & ((\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(1),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux30~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~1_combout\);

-- Location: FF_X40_Y30_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(1));

-- Location: FF_X39_Y30_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(1));

-- Location: LCCOMB_X40_Y30_N4
\RegF0|READ_U_0|MUX0_32_1|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(1))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~17_combout\);

-- Location: FF_X35_Y30_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(1));

-- Location: FF_X39_Y30_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(1));

-- Location: LCCOMB_X39_Y30_N24
\RegF0|READ_U_0|MUX0_32_1|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux30~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(1)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(1) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux30~17_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(1),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~18_combout\);

-- Location: FF_X47_Y26_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(1));

-- Location: FF_X47_Y26_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(1));

-- Location: LCCOMB_X47_Y26_N12
\RegF0|READ_U_0|MUX0_32_1|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(1)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(1) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(1),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~2_combout\);

-- Location: FF_X46_Y26_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(1));

-- Location: FF_X46_Y26_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(1));

-- Location: LCCOMB_X46_Y26_N12
\RegF0|READ_U_0|MUX0_32_1|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux30~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(1)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(1))))) # (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux30~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~3_combout\);

-- Location: FF_X45_Y30_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(1));

-- Location: FF_X46_Y30_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(1));

-- Location: FF_X46_Y30_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(1));

-- Location: LCCOMB_X46_Y30_N0
\RegF0|READ_U_0|MUX0_32_1|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(1)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(1),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~9_combout\);

-- Location: FF_X45_Y30_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(1));

-- Location: LCCOMB_X45_Y30_N12
\RegF0|READ_U_0|MUX0_32_1|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~10_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux30~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(1)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~9_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(1) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(1),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux30~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~10_combout\);

-- Location: FF_X43_Y30_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(1));

-- Location: FF_X44_Y30_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(1));

-- Location: FF_X44_Y30_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(1));

-- Location: LCCOMB_X44_Y30_N8
\RegF0|READ_U_0|MUX0_32_1|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~4_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(1)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(1) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(1),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~4_combout\);

-- Location: FF_X43_Y30_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(1));

-- Location: LCCOMB_X43_Y30_N20
\RegF0|READ_U_0|MUX0_32_1|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux30~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(1)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(1) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(1),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux30~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~5_combout\);

-- Location: FF_X43_Y27_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(1));

-- Location: FF_X43_Y27_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(1));

-- Location: FF_X47_Y27_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(1));

-- Location: FF_X47_Y27_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(1));

-- Location: LCCOMB_X47_Y27_N16
\RegF0|READ_U_0|MUX0_32_1|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(1)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(1) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(1),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~6_combout\);

-- Location: LCCOMB_X43_Y27_N4
\RegF0|READ_U_0|MUX0_32_1|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux30~6_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(1))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~6_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(1)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(1),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(1),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux30~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~7_combout\);

-- Location: LCCOMB_X42_Y30_N18
\RegF0|READ_U_0|MUX0_32_1|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~8_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux30~5_combout\) # ((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((!\IF_ID|IF_ID_Instruction\(21) & 
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux30~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux30~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~8_combout\);

-- Location: LCCOMB_X42_Y30_N4
\RegF0|READ_U_0|MUX0_32_1|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux30~8_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux30~10_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux30~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux30~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux30~10_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux30~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~11_combout\);

-- Location: FF_X42_Y23_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(1));

-- Location: FF_X42_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(1));

-- Location: FF_X42_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(1));

-- Location: FF_X44_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(1));

-- Location: FF_X44_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(1));

-- Location: LCCOMB_X44_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(1)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(1) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(1),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~12_combout\);

-- Location: LCCOMB_X42_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux30~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(1))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(1)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(1),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(1),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux30~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~13_combout\);

-- Location: LCCOMB_X42_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux30~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(1) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(1),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux30~13_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~14_combout\);

-- Location: FF_X42_Y26_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(1));

-- Location: FF_X42_Y26_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(1));

-- Location: LCCOMB_X42_Y26_N30
\RegF0|READ_U_0|MUX0_32_1|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux30~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(1))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(1)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux30~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~15_combout\);

-- Location: LCCOMB_X42_Y30_N14
\RegF0|READ_U_0|MUX0_32_1|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux30~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux30~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux30~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~16_combout\);

-- Location: LCCOMB_X38_Y30_N20
\RegF0|READ_U_0|MUX0_32_1|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux30~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux30~16_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux30~18_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux30~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux30~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux30~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux30~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux30~16_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux30~19_combout\);

-- Location: FF_X38_Y30_N21
\ID_EX|ID_EX_read_data_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux30~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(1));

-- Location: LCCOMB_X35_Y30_N0
\Mux0_4to1|MUX2_2_1|Y[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[1]~3_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[1]~1_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & (\ID_EX|ID_EX_read_data_1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \ID_EX|ID_EX_read_data_1\(1),
	datad => \Mux4_2to1|Y[1]~1_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[1]~3_combout\);

-- Location: LCCOMB_X35_Y30_N20
\Mux0_4to1|MUX2_2_1|Y[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[1]~4_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(1))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(1),
	datab => \FWD_U|FWD_A\(1),
	datad => \Mux0_4to1|MUX2_2_1|Y[1]~3_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[1]~4_combout\);

-- Location: FF_X41_Y30_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(0));

-- Location: FF_X39_Y30_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(0));

-- Location: FF_X39_Y30_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(0));

-- Location: LCCOMB_X39_Y30_N20
\RegF0|READ_U_0|MUX0_32_1|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(0))))) # (!\IF_ID|IF_ID_Instruction\(21) & (!\IF_ID|IF_ID_Instruction\(22) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~17_combout\);

-- Location: FF_X37_Y30_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(0));

-- Location: LCCOMB_X41_Y30_N24
\RegF0|READ_U_0|MUX0_32_1|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux31~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(0)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(0) & (\IF_ID|IF_ID_Instruction\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(0),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux31~17_combout\,
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~18_combout\);

-- Location: FF_X35_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(0));

-- Location: FF_X36_Y24_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(0));

-- Location: FF_X36_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(0));

-- Location: LCCOMB_X36_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(0)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(0),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~10_combout\);

-- Location: FF_X35_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(0));

-- Location: LCCOMB_X35_Y25_N8
\RegF0|READ_U_0|MUX0_32_1|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux31~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(0)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~10_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(0) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(0),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux31~10_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~11_combout\);

-- Location: FF_X42_Y26_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(0));

-- Location: FF_X42_Y22_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(0));

-- Location: FF_X44_Y22_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(0));

-- Location: FF_X44_Y22_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(0));

-- Location: LCCOMB_X44_Y22_N12
\RegF0|READ_U_0|MUX0_32_1|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(0)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(0),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~12_combout\);

-- Location: FF_X43_Y22_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(0));

-- Location: FF_X43_Y22_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(0));

-- Location: LCCOMB_X43_Y22_N28
\RegF0|READ_U_0|MUX0_32_1|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux31~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(0)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(0))))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux31~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~13_combout\);

-- Location: LCCOMB_X43_Y23_N8
\RegF0|READ_U_0|MUX0_32_1|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux31~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(0) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(0),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux31~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~14_combout\);

-- Location: FF_X42_Y26_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(0));

-- Location: LCCOMB_X42_Y26_N18
\RegF0|READ_U_0|MUX0_32_1|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux31~14_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(0)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(0) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(0),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux31~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(0),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~15_combout\);

-- Location: LCCOMB_X42_Y30_N22
\RegF0|READ_U_0|MUX0_32_1|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux31~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux31~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux31~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~16_combout\);

-- Location: FF_X41_Y27_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(0));

-- Location: FF_X41_Y27_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(0));

-- Location: FF_X40_Y28_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(0));

-- Location: FF_X41_Y28_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(0));

-- Location: LCCOMB_X41_Y28_N0
\RegF0|READ_U_0|MUX0_32_1|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(0)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~4_combout\);

-- Location: LCCOMB_X41_Y27_N12
\RegF0|READ_U_0|MUX0_32_1|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux31~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(0))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(0)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(0),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(0),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux31~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~5_combout\);

-- Location: FF_X46_Y26_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(0));

-- Location: FF_X47_Y26_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(0));

-- Location: FF_X47_Y26_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(0));

-- Location: LCCOMB_X47_Y26_N28
\RegF0|READ_U_0|MUX0_32_1|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(0)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(0) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(0),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~2_combout\);

-- Location: FF_X46_Y26_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(0));

-- Location: LCCOMB_X46_Y26_N28
\RegF0|READ_U_0|MUX0_32_1|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~3_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux31~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(0)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~2_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(0) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(0),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux31~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~3_combout\);

-- Location: LCCOMB_X42_Y30_N30
\RegF0|READ_U_0|MUX0_32_1|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux31~3_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux31~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux31~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~6_combout\);

-- Location: FF_X46_Y30_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(0));

-- Location: FF_X46_Y30_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(0));

-- Location: LCCOMB_X46_Y30_N24
\RegF0|READ_U_0|MUX0_32_1|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(0)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(0),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~7_combout\);

-- Location: FF_X45_Y30_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(0));

-- Location: LCCOMB_X45_Y30_N28
\RegF0|READ_U_0|MUX0_32_1|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~8_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux31~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(0)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~7_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(0) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux31~7_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~8_combout\);

-- Location: FF_X43_Y30_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(0));

-- Location: FF_X43_Y30_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(0));

-- Location: FF_X44_Y30_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(0));

-- Location: FF_X44_Y30_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(0));

-- Location: LCCOMB_X44_Y30_N28
\RegF0|READ_U_0|MUX0_32_1|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~0_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(0))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~0_combout\);

-- Location: LCCOMB_X43_Y30_N2
\RegF0|READ_U_0|MUX0_32_1|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~1_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux31~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(0)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(0))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(0),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(0),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux31~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~1_combout\);

-- Location: LCCOMB_X42_Y30_N16
\RegF0|READ_U_0|MUX0_32_1|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~9_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux31~6_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux31~8_combout\)) # (!\IF_ID|IF_ID_Instruction\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~6_combout\ & (\IF_ID|IF_ID_Instruction\(22) 
-- & ((\RegF0|READ_U_0|MUX0_32_1|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux31~6_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux31~8_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux31~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~9_combout\);

-- Location: LCCOMB_X42_Y30_N8
\RegF0|READ_U_0|MUX0_32_1|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux31~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux31~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux31~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux31~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux31~9_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux31~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux31~16_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux31~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux31~19_combout\);

-- Location: FF_X37_Y30_N29
\ID_EX|ID_EX_read_data_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \RegF0|READ_U_0|MUX0_32_1|Mux31~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(0));

-- Location: LCCOMB_X37_Y30_N28
\Mux0_4to1|MUX2_2_1|Y[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[0]~0_combout\ = (\EX_MEM|EX_MEM_ALU_result\(0) & ((\ID_EX|ID_EX_read_data_1\(0)) # (\ID_EX|ID_EX_Rs\(4) $ (!\EX_MEM|EX_MEM_write_register\(4))))) # (!\EX_MEM|EX_MEM_ALU_result\(0) & (\ID_EX|ID_EX_read_data_1\(0) & 
-- (\ID_EX|ID_EX_Rs\(4) $ (\EX_MEM|EX_MEM_write_register\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(0),
	datab => \ID_EX|ID_EX_Rs\(4),
	datac => \ID_EX|ID_EX_read_data_1\(0),
	datad => \EX_MEM|EX_MEM_write_register\(4),
	combout => \Mux0_4to1|MUX2_2_1|Y[0]~0_combout\);

-- Location: LCCOMB_X36_Y30_N24
\Mux0_4to1|MUX2_2_1|Y[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[0]~1_combout\ = (\FWD_U|FWD_A[1]~2_combout\ & ((\FWD_U|FWD_A[1]~3_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[0]~0_combout\))) # (!\FWD_U|FWD_A[1]~3_combout\ & (\ID_EX|ID_EX_read_data_1\(0))))) # (!\FWD_U|FWD_A[1]~2_combout\ & 
-- (((\ID_EX|ID_EX_read_data_1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[1]~2_combout\,
	datab => \FWD_U|FWD_A[1]~3_combout\,
	datac => \ID_EX|ID_EX_read_data_1\(0),
	datad => \Mux0_4to1|MUX2_2_1|Y[0]~0_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[0]~1_combout\);

-- Location: LCCOMB_X36_Y30_N18
\Mux0_4to1|MUX2_2_1|Y[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\FWD_U|FWD_A\(1) & (\Mux0_4to1|MUX2_2_1|Y[0]~1_combout\)) # (!\FWD_U|FWD_A\(1) & ((\Mux4_2to1|Y[0]~0_combout\))))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[0]~1_combout\,
	datac => \Mux4_2to1|Y[0]~0_combout\,
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\);

-- Location: LCCOMB_X36_Y33_N8
\ALU_exc|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~12_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(0))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(0),
	datad => \Mux1_4to1|MUX2_2_1|Y[0]~1_combout\,
	combout => \ALU_exc|Add0~12_combout\);

-- Location: LCCOMB_X36_Y33_N16
\ALU_exc|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~14_cout\ = CARRY(\ALUctrl_0|ALU_Ctrl\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(2),
	datad => VCC,
	cout => \ALU_exc|Add0~14_cout\);

-- Location: LCCOMB_X36_Y33_N18
\ALU_exc|Add0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~15_combout\ = (\Mux0_4to1|MUX2_2_1|Y[0]~2_combout\ & ((\ALU_exc|Add0~12_combout\ & (\ALU_exc|Add0~14_cout\ & VCC)) # (!\ALU_exc|Add0~12_combout\ & (!\ALU_exc|Add0~14_cout\)))) # (!\Mux0_4to1|MUX2_2_1|Y[0]~2_combout\ & 
-- ((\ALU_exc|Add0~12_combout\ & (!\ALU_exc|Add0~14_cout\)) # (!\ALU_exc|Add0~12_combout\ & ((\ALU_exc|Add0~14_cout\) # (GND)))))
-- \ALU_exc|Add0~16\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[0]~2_combout\ & (!\ALU_exc|Add0~12_combout\ & !\ALU_exc|Add0~14_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[0]~2_combout\ & ((!\ALU_exc|Add0~14_cout\) # (!\ALU_exc|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\,
	datab => \ALU_exc|Add0~12_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~14_cout\,
	combout => \ALU_exc|Add0~15_combout\,
	cout => \ALU_exc|Add0~16\);

-- Location: LCCOMB_X36_Y33_N20
\ALU_exc|Add0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~17_combout\ = ((\ALU_exc|Add0~11_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[1]~4_combout\ $ (!\ALU_exc|Add0~16\)))) # (GND)
-- \ALU_exc|Add0~18\ = CARRY((\ALU_exc|Add0~11_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[1]~4_combout\) # (!\ALU_exc|Add0~16\))) # (!\ALU_exc|Add0~11_combout\ & (\Mux0_4to1|MUX2_2_1|Y[1]~4_combout\ & !\ALU_exc|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~11_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[1]~4_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~16\,
	combout => \ALU_exc|Add0~17_combout\,
	cout => \ALU_exc|Add0~18\);

-- Location: LCCOMB_X36_Y33_N22
\ALU_exc|Add0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~19_combout\ = (\Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ & ((\ALU_exc|Add0~10_combout\ & (\ALU_exc|Add0~18\ & VCC)) # (!\ALU_exc|Add0~10_combout\ & (!\ALU_exc|Add0~18\)))) # (!\Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ & ((\ALU_exc|Add0~10_combout\ & 
-- (!\ALU_exc|Add0~18\)) # (!\ALU_exc|Add0~10_combout\ & ((\ALU_exc|Add0~18\) # (GND)))))
-- \ALU_exc|Add0~20\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ & (!\ALU_exc|Add0~10_combout\ & !\ALU_exc|Add0~18\)) # (!\Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ & ((!\ALU_exc|Add0~18\) # (!\ALU_exc|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[2]~6_combout\,
	datab => \ALU_exc|Add0~10_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~18\,
	combout => \ALU_exc|Add0~19_combout\,
	cout => \ALU_exc|Add0~20\);

-- Location: LCCOMB_X36_Y33_N24
\ALU_exc|Add0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~21_combout\ = ((\Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ $ (\ALU_exc|Add0~9_combout\ $ (!\ALU_exc|Add0~20\)))) # (GND)
-- \ALU_exc|Add0~22\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ & ((\ALU_exc|Add0~9_combout\) # (!\ALU_exc|Add0~20\))) # (!\Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ & (\ALU_exc|Add0~9_combout\ & !\ALU_exc|Add0~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[3]~8_combout\,
	datab => \ALU_exc|Add0~9_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~20\,
	combout => \ALU_exc|Add0~21_combout\,
	cout => \ALU_exc|Add0~22\);

-- Location: LCCOMB_X36_Y33_N26
\ALU_exc|Add0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~23_combout\ = (\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ & ((\ALU_exc|Add0~8_combout\ & (\ALU_exc|Add0~22\ & VCC)) # (!\ALU_exc|Add0~8_combout\ & (!\ALU_exc|Add0~22\)))) # (!\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ & ((\ALU_exc|Add0~8_combout\ & 
-- (!\ALU_exc|Add0~22\)) # (!\ALU_exc|Add0~8_combout\ & ((\ALU_exc|Add0~22\) # (GND)))))
-- \ALU_exc|Add0~24\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ & (!\ALU_exc|Add0~8_combout\ & !\ALU_exc|Add0~22\)) # (!\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ & ((!\ALU_exc|Add0~22\) # (!\ALU_exc|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[4]~10_combout\,
	datab => \ALU_exc|Add0~8_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~22\,
	combout => \ALU_exc|Add0~23_combout\,
	cout => \ALU_exc|Add0~24\);

-- Location: LCCOMB_X36_Y33_N28
\ALU_exc|Add0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~25_combout\ = ((\ALU_exc|Add0~7_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[5]~12_combout\ $ (!\ALU_exc|Add0~24\)))) # (GND)
-- \ALU_exc|Add0~26\ = CARRY((\ALU_exc|Add0~7_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[5]~12_combout\) # (!\ALU_exc|Add0~24\))) # (!\ALU_exc|Add0~7_combout\ & (\Mux0_4to1|MUX2_2_1|Y[5]~12_combout\ & !\ALU_exc|Add0~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~7_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[5]~12_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~24\,
	combout => \ALU_exc|Add0~25_combout\,
	cout => \ALU_exc|Add0~26\);

-- Location: LCCOMB_X36_Y33_N30
\ALU_exc|Add0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~27_combout\ = (\ALU_exc|Add0~6_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & (\ALU_exc|Add0~26\ & VCC)) # (!\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & (!\ALU_exc|Add0~26\)))) # (!\ALU_exc|Add0~6_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & (!\ALU_exc|Add0~26\)) # (!\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & ((\ALU_exc|Add0~26\) # (GND)))))
-- \ALU_exc|Add0~28\ = CARRY((\ALU_exc|Add0~6_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & !\ALU_exc|Add0~26\)) # (!\ALU_exc|Add0~6_combout\ & ((!\ALU_exc|Add0~26\) # (!\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~6_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[6]~14_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~26\,
	combout => \ALU_exc|Add0~27_combout\,
	cout => \ALU_exc|Add0~28\);

-- Location: LCCOMB_X36_Y32_N0
\ALU_exc|Add0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~29_combout\ = ((\Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ $ (\ALU_exc|Add0~5_combout\ $ (!\ALU_exc|Add0~28\)))) # (GND)
-- \ALU_exc|Add0~30\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ & ((\ALU_exc|Add0~5_combout\) # (!\ALU_exc|Add0~28\))) # (!\Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ & (\ALU_exc|Add0~5_combout\ & !\ALU_exc|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[7]~16_combout\,
	datab => \ALU_exc|Add0~5_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~28\,
	combout => \ALU_exc|Add0~29_combout\,
	cout => \ALU_exc|Add0~30\);

-- Location: LCCOMB_X36_Y32_N2
\ALU_exc|Add0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~31_combout\ = (\ALU_exc|Add0~4_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ & (\ALU_exc|Add0~30\ & VCC)) # (!\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ & (!\ALU_exc|Add0~30\)))) # (!\ALU_exc|Add0~4_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ & (!\ALU_exc|Add0~30\)) # (!\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ & ((\ALU_exc|Add0~30\) # (GND)))))
-- \ALU_exc|Add0~32\ = CARRY((\ALU_exc|Add0~4_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ & !\ALU_exc|Add0~30\)) # (!\ALU_exc|Add0~4_combout\ & ((!\ALU_exc|Add0~30\) # (!\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~4_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[8]~18_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~30\,
	combout => \ALU_exc|Add0~31_combout\,
	cout => \ALU_exc|Add0~32\);

-- Location: LCCOMB_X36_Y32_N4
\ALU_exc|Add0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~33_combout\ = ((\ALU_exc|Add0~2_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[9]~20_combout\ $ (!\ALU_exc|Add0~32\)))) # (GND)
-- \ALU_exc|Add0~34\ = CARRY((\ALU_exc|Add0~2_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[9]~20_combout\) # (!\ALU_exc|Add0~32\))) # (!\ALU_exc|Add0~2_combout\ & (\Mux0_4to1|MUX2_2_1|Y[9]~20_combout\ & !\ALU_exc|Add0~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~2_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[9]~20_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~32\,
	combout => \ALU_exc|Add0~33_combout\,
	cout => \ALU_exc|Add0~34\);

-- Location: LCCOMB_X32_Y29_N4
\ALU_exc|ALU_result~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~23_combout\ = (\Mux0_4to1|MUX2_2_1|Y[9]~20_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(9))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(9),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[9]~19_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[9]~20_combout\,
	combout => \ALU_exc|ALU_result~23_combout\);

-- Location: LCCOMB_X36_Y29_N2
\ALU_exc|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux22~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Add0~33_combout\)) # (!\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|ALU_result~23_combout\))))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~33_combout\,
	datad => \ALU_exc|ALU_result~23_combout\,
	combout => \ALU_exc|Mux22~0_combout\);

-- Location: LCCOMB_X36_Y29_N12
\ALU_exc|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux22~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[9]~20_combout\ & (\ALU_exc|Mux22~0_combout\ $ (((!\ALU_exc|Mux20~3_combout\ & \Mux1_2to1|Y[9]~8_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[9]~20_combout\ & (\ALU_exc|Mux22~0_combout\ & 
-- ((\ALU_exc|Mux20~3_combout\) # (\Mux1_2to1|Y[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[9]~20_combout\,
	datab => \ALU_exc|Mux20~3_combout\,
	datac => \Mux1_2to1|Y[9]~8_combout\,
	datad => \ALU_exc|Mux22~0_combout\,
	combout => \ALU_exc|Mux22~1_combout\);

-- Location: LCCOMB_X32_Y29_N6
\EX_MEM|EX_MEM_ALU_result~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~11_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \ALU_exc|Mux22~1_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~11_combout\);

-- Location: FF_X32_Y29_N7
\EX_MEM|EX_MEM_ALU_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(9));

-- Location: LCCOMB_X32_Y29_N8
\MEM_WB|MEM_WB_ALU_result[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[9]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(9),
	combout => \MEM_WB|MEM_WB_ALU_result[9]~feeder_combout\);

-- Location: FF_X32_Y29_N9
\MEM_WB|MEM_WB_ALU_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(9));

-- Location: LCCOMB_X52_Y32_N18
\IF_ID|IF_ID_Instruction~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~21_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(10) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(10),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~21_combout\);

-- Location: LCCOMB_X51_Y32_N20
\IF_ID|IF_ID_Instruction[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction[10]~feeder_combout\ = \IF_ID|IF_ID_Instruction~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_Instruction~21_combout\,
	combout => \IF_ID|IF_ID_Instruction[10]~feeder_combout\);

-- Location: FF_X51_Y32_N21
\IF_ID|IF_ID_Instruction[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction[10]~feeder_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(10));

-- Location: LCCOMB_X32_Y32_N4
\ID_EX|ID_EX_extend_value[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_extend_value[10]~feeder_combout\ = \IF_ID|IF_ID_Instruction\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_Instruction\(10),
	combout => \ID_EX|ID_EX_extend_value[10]~feeder_combout\);

-- Location: FF_X32_Y32_N5
\ID_EX|ID_EX_extend_value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_extend_value[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_extend_value\(10));

-- Location: FF_X32_Y32_N21
\MEM_WB|MEM_WB_ALU_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(10));

-- Location: LCCOMB_X37_Y29_N0
\Mux1_2to1|Y[11]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[11]~0_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_Rd\(0))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[11]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ID_EX|ID_EX_Rd\(0),
	datad => \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\,
	combout => \Mux1_2to1|Y[11]~0_combout\);

-- Location: FF_X37_Y29_N19
\MEM_WB|MEM_WB_ALU_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(11));

-- Location: LCCOMB_X35_Y28_N28
\Mux1_2to1|Y[12]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[12]~35_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(12))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[12]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(12),
	datad => \Mux1_4to1|MUX2_2_1|Y[12]~25_combout\,
	combout => \Mux1_2to1|Y[12]~35_combout\);

-- Location: FF_X37_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(12));

-- Location: FF_X39_Y31_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(12));

-- Location: FF_X39_Y31_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(12));

-- Location: LCCOMB_X39_Y31_N10
\RegF0|READ_U_0|MUX0_32_1|Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (\IF_ID|IF_ID_Instruction\(21))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(12))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(12),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~17_combout\);

-- Location: FF_X38_Y28_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(12));

-- Location: LCCOMB_X38_Y28_N28
\RegF0|READ_U_0|MUX0_32_1|Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~18_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux19~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(12))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(12)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(12),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux19~17_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~18_combout\);

-- Location: FF_X34_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(12));

-- Location: FF_X34_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(12));

-- Location: LCCOMB_X34_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(12)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(12),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~10_combout\);

-- Location: FF_X35_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(12));

-- Location: FF_X35_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(12));

-- Location: LCCOMB_X35_Y25_N28
\RegF0|READ_U_0|MUX0_32_1|Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux19~10_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(12))) # (!\IF_ID|IF_ID_Instruction\(21)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~10_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux19~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(12),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~11_combout\);

-- Location: FF_X42_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(12));

-- Location: FF_X43_Y22_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(12));

-- Location: FF_X44_Y22_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(12));

-- Location: FF_X44_Y22_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(12));

-- Location: LCCOMB_X44_Y22_N8
\RegF0|READ_U_0|MUX0_32_1|Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(12)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(12),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~12_combout\);

-- Location: FF_X43_Y22_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(12));

-- Location: LCCOMB_X43_Y22_N4
\RegF0|READ_U_0|MUX0_32_1|Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~13_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux19~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(12)) # ((!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~12_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(12) & \IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(12),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux19~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~13_combout\);

-- Location: FF_X42_Y22_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(12));

-- Location: LCCOMB_X41_Y22_N20
\RegF0|READ_U_0|MUX0_32_1|Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux19~13_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux19~13_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~14_combout\);

-- Location: FF_X42_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(12));

-- Location: LCCOMB_X42_Y25_N26
\RegF0|READ_U_0|MUX0_32_1|Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux19~14_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(12)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(12) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(12),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux19~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(12),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~15_combout\);

-- Location: LCCOMB_X35_Y28_N18
\RegF0|READ_U_0|MUX0_32_1|Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux19~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux19~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux19~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~16_combout\);

-- Location: FF_X42_Y29_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(12));

-- Location: FF_X42_Y29_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(12));

-- Location: LCCOMB_X42_Y29_N8
\RegF0|READ_U_0|MUX0_32_1|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~0_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(12)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(12),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~0_combout\);

-- Location: FF_X43_Y29_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(12));

-- Location: FF_X43_Y29_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(12));

-- Location: LCCOMB_X43_Y29_N10
\RegF0|READ_U_0|MUX0_32_1|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux19~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(12))) # (!\IF_ID|IF_ID_Instruction\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux19~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(12),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~1_combout\);

-- Location: FF_X46_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(12));

-- Location: FF_X46_Y24_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(12));

-- Location: LCCOMB_X46_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(12)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(12),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~7_combout\);

-- Location: FF_X45_Y24_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(12));

-- Location: FF_X45_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(12));

-- Location: LCCOMB_X45_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~8_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux19~7_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(12))) # (!\IF_ID|IF_ID_Instruction\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~7_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux19~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(12),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~8_combout\);

-- Location: FF_X45_Y23_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(12));

-- Location: FF_X45_Y23_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(12));

-- Location: LCCOMB_X45_Y23_N20
\RegF0|READ_U_0|MUX0_32_1|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~2_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(12)))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~2_combout\);

-- Location: FF_X44_Y23_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(12));

-- Location: FF_X44_Y23_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(12));

-- Location: LCCOMB_X44_Y23_N28
\RegF0|READ_U_0|MUX0_32_1|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~3_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux19~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(12))) # (!\IF_ID|IF_ID_Instruction\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~2_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux19~2_combout\,
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(12),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~3_combout\);

-- Location: FF_X43_Y26_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(12));

-- Location: FF_X43_Y26_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(12));

-- Location: FF_X44_Y27_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(12));

-- Location: FF_X44_Y27_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[12]~12_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(12));

-- Location: LCCOMB_X44_Y27_N4
\RegF0|READ_U_0|MUX0_32_1|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(12)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(12) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(12),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~4_combout\);

-- Location: LCCOMB_X43_Y26_N22
\RegF0|READ_U_0|MUX0_32_1|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~5_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux19~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(12))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(12)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(12),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux19~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~5_combout\);

-- Location: LCCOMB_X44_Y26_N20
\RegF0|READ_U_0|MUX0_32_1|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux19~3_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux19~3_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux19~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~6_combout\);

-- Location: LCCOMB_X44_Y26_N30
\RegF0|READ_U_0|MUX0_32_1|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux19~6_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux19~8_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~6_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux19~1_combout\)))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux19~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux19~8_combout\,
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux19~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~9_combout\);

-- Location: LCCOMB_X35_Y28_N0
\RegF0|READ_U_0|MUX0_32_1|Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux19~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux19~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux19~18_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux19~16_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux19~9_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux19~18_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux19~16_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux19~9_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux19~19_combout\);

-- Location: FF_X35_Y28_N1
\ID_EX|ID_EX_read_data_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux19~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(12));

-- Location: LCCOMB_X35_Y28_N6
\Mux0_4to1|MUX2_2_1|Y[12]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[12]~25_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[12]~12_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & (\ID_EX|ID_EX_read_data_1\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(12),
	datac => \Mux4_2to1|Y[12]~12_combout\,
	datad => \FWD_U|FWD_A[0]~7_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[12]~25_combout\);

-- Location: LCCOMB_X35_Y28_N12
\Mux0_4to1|MUX2_2_1|Y[12]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(12))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[12]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_ALU_result\(12),
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux0_4to1|MUX2_2_1|Y[12]~25_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[12]~26_combout\);

-- Location: LCCOMB_X35_Y28_N30
\ALU_exc|ALU_result~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~41_combout\ = (\Mux1_2to1|Y[12]~35_combout\) # ((\FWD_U|FWD_A\(1) & ((\EX_MEM|EX_MEM_ALU_result\(12)))) # (!\FWD_U|FWD_A\(1) & (\Mux0_4to1|MUX2_2_1|Y[12]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[12]~25_combout\,
	datab => \EX_MEM|EX_MEM_ALU_result\(12),
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux1_2to1|Y[12]~35_combout\,
	combout => \ALU_exc|ALU_result~41_combout\);

-- Location: LCCOMB_X35_Y28_N22
\ALU_exc|Add0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~53_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(12))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[12]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(2),
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(12),
	datad => \Mux1_4to1|MUX2_2_1|Y[12]~25_combout\,
	combout => \ALU_exc|Add0~53_combout\);

-- Location: LCCOMB_X37_Y29_N12
\ALU_exc|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~0_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_Rd\(0))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[11]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_Rd\(0),
	datad => \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\,
	combout => \ALU_exc|Add0~0_combout\);

-- Location: FF_X40_Y31_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(10));

-- Location: FF_X39_Y32_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(10));

-- Location: FF_X39_Y31_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(10));

-- Location: FF_X39_Y31_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(10));

-- Location: LCCOMB_X39_Y31_N14
\RegF0|READ_U_0|MUX0_32_1|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (\IF_ID|IF_ID_Instruction\(21))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(10))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~17_combout\);

-- Location: LCCOMB_X39_Y32_N28
\RegF0|READ_U_0|MUX0_32_1|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~18_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux21~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~18_combout\);

-- Location: FF_X46_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(10));

-- Location: FF_X46_Y24_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(10));

-- Location: LCCOMB_X46_Y24_N4
\RegF0|READ_U_0|MUX0_32_1|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(10)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~7_combout\);

-- Location: FF_X45_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(10));

-- Location: FF_X45_Y24_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(10));

-- Location: LCCOMB_X45_Y24_N4
\RegF0|READ_U_0|MUX0_32_1|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~8_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux21~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(10)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~7_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(10) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux21~7_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~8_combout\);

-- Location: FF_X45_Y23_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(10));

-- Location: FF_X45_Y23_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(10));

-- Location: LCCOMB_X45_Y23_N8
\RegF0|READ_U_0|MUX0_32_1|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(10)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(10) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(10),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~2_combout\);

-- Location: FF_X44_Y23_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(10));

-- Location: FF_X44_Y23_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(10));

-- Location: LCCOMB_X44_Y23_N16
\RegF0|READ_U_0|MUX0_32_1|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux21~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~3_combout\);

-- Location: FF_X43_Y26_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(10));

-- Location: FF_X43_Y26_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(10));

-- Location: FF_X44_Y27_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(10));

-- Location: FF_X44_Y27_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(10));

-- Location: LCCOMB_X44_Y27_N12
\RegF0|READ_U_0|MUX0_32_1|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(10)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(10) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(10),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~4_combout\);

-- Location: LCCOMB_X43_Y26_N6
\RegF0|READ_U_0|MUX0_32_1|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~5_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(10))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(10)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux21~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~5_combout\);

-- Location: LCCOMB_X43_Y26_N26
\RegF0|READ_U_0|MUX0_32_1|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux21~3_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux21~3_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux21~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~6_combout\);

-- Location: FF_X42_Y29_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(10));

-- Location: FF_X42_Y29_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(10));

-- Location: LCCOMB_X42_Y29_N12
\RegF0|READ_U_0|MUX0_32_1|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~0_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(10)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(10),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~0_combout\);

-- Location: FF_X43_Y29_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(10));

-- Location: FF_X43_Y29_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(10));

-- Location: LCCOMB_X43_Y29_N14
\RegF0|READ_U_0|MUX0_32_1|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux21~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(10))) # (!\IF_ID|IF_ID_Instruction\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux21~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~1_combout\);

-- Location: LCCOMB_X43_Y26_N24
\RegF0|READ_U_0|MUX0_32_1|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux21~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux21~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux21~8_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux21~6_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux21~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~9_combout\);

-- Location: FF_X36_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(10));

-- Location: FF_X36_Y25_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(10));

-- Location: LCCOMB_X36_Y25_N20
\RegF0|READ_U_0|MUX0_32_1|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(10)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(10),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~10_combout\);

-- Location: FF_X35_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(10));

-- Location: FF_X35_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(10));

-- Location: LCCOMB_X35_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux21~10_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(10))) # (!\IF_ID|IF_ID_Instruction\(21)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~10_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux21~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~11_combout\);

-- Location: FF_X42_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(10));

-- Location: FF_X42_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(10));

-- Location: FF_X42_Y22_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(10));

-- Location: FF_X44_Y22_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(10));

-- Location: FF_X44_Y22_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(10));

-- Location: LCCOMB_X44_Y22_N0
\RegF0|READ_U_0|MUX0_32_1|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(10)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~12_combout\);

-- Location: FF_X43_Y22_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(10));

-- Location: FF_X43_Y22_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[10]~10_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(10));

-- Location: LCCOMB_X43_Y22_N12
\RegF0|READ_U_0|MUX0_32_1|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux21~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~13_combout\);

-- Location: LCCOMB_X43_Y23_N30
\RegF0|READ_U_0|MUX0_32_1|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux21~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(10) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(10),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux21~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~14_combout\);

-- Location: LCCOMB_X42_Y25_N6
\RegF0|READ_U_0|MUX0_32_1|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(10))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux21~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~15_combout\);

-- Location: LCCOMB_X34_Y25_N12
\RegF0|READ_U_0|MUX0_32_1|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux21~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux21~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux21~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~16_combout\);

-- Location: LCCOMB_X32_Y32_N26
\RegF0|READ_U_0|MUX0_32_1|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux21~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux21~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux21~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux21~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux21~9_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux21~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux21~9_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux21~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux21~19_combout\);

-- Location: LCCOMB_X32_Y32_N8
\ID_EX|ID_EX_read_data_1[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[10]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux21~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux21~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[10]~feeder_combout\);

-- Location: FF_X32_Y32_N9
\ID_EX|ID_EX_read_data_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(10));

-- Location: LCCOMB_X32_Y32_N6
\Mux0_4to1|MUX2_2_1|Y[10]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[10]~21_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[10]~10_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & (\ID_EX|ID_EX_read_data_1\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(10),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[10]~10_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[10]~21_combout\);

-- Location: LCCOMB_X32_Y32_N24
\Mux0_4to1|MUX2_2_1|Y[10]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[10]~22_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(10))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[10]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|FWD_A\(1),
	datac => \EX_MEM|EX_MEM_ALU_result\(10),
	datad => \Mux0_4to1|MUX2_2_1|Y[10]~21_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[10]~22_combout\);

-- Location: LCCOMB_X32_Y32_N0
\Mux1_4to1|MUX2_2_1|Y[10]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[10]~21_combout\ = (\Mux1_4to1|MUX2_2_1|Y[10]~20_combout\) # ((!\FWD_U|FWD_B\(1) & (\FWD_U|FWD_B[0]~7_combout\ & \Mux4_2to1|Y[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[10]~20_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[10]~10_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[10]~21_combout\);

-- Location: LCCOMB_X32_Y32_N22
\ALU_exc|Add0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~1_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(10))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[10]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(10),
	datad => \Mux1_4to1|MUX2_2_1|Y[10]~21_combout\,
	combout => \ALU_exc|Add0~1_combout\);

-- Location: LCCOMB_X36_Y32_N6
\ALU_exc|Add0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~35_combout\ = (\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\ & ((\ALU_exc|Add0~1_combout\ & (\ALU_exc|Add0~34\ & VCC)) # (!\ALU_exc|Add0~1_combout\ & (!\ALU_exc|Add0~34\)))) # (!\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\ & ((\ALU_exc|Add0~1_combout\ & 
-- (!\ALU_exc|Add0~34\)) # (!\ALU_exc|Add0~1_combout\ & ((\ALU_exc|Add0~34\) # (GND)))))
-- \ALU_exc|Add0~36\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\ & (!\ALU_exc|Add0~1_combout\ & !\ALU_exc|Add0~34\)) # (!\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\ & ((!\ALU_exc|Add0~34\) # (!\ALU_exc|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[10]~22_combout\,
	datab => \ALU_exc|Add0~1_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~34\,
	combout => \ALU_exc|Add0~35_combout\,
	cout => \ALU_exc|Add0~36\);

-- Location: LCCOMB_X36_Y32_N8
\ALU_exc|Add0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~37_combout\ = ((\Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ $ (\ALU_exc|Add0~0_combout\ $ (!\ALU_exc|Add0~36\)))) # (GND)
-- \ALU_exc|Add0~38\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ & ((\ALU_exc|Add0~0_combout\) # (!\ALU_exc|Add0~36\))) # (!\Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ & (\ALU_exc|Add0~0_combout\ & !\ALU_exc|Add0~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[11]~24_combout\,
	datab => \ALU_exc|Add0~0_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~36\,
	combout => \ALU_exc|Add0~37_combout\,
	cout => \ALU_exc|Add0~38\);

-- Location: LCCOMB_X36_Y32_N10
\ALU_exc|Add0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~54_combout\ = (\ALU_exc|Add0~53_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ & (\ALU_exc|Add0~38\ & VCC)) # (!\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ & (!\ALU_exc|Add0~38\)))) # (!\ALU_exc|Add0~53_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ & (!\ALU_exc|Add0~38\)) # (!\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ & ((\ALU_exc|Add0~38\) # (GND)))))
-- \ALU_exc|Add0~55\ = CARRY((\ALU_exc|Add0~53_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ & !\ALU_exc|Add0~38\)) # (!\ALU_exc|Add0~53_combout\ & ((!\ALU_exc|Add0~38\) # (!\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~53_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[12]~26_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~38\,
	combout => \ALU_exc|Add0~54_combout\,
	cout => \ALU_exc|Add0~55\);

-- Location: LCCOMB_X35_Y31_N10
\ALU_exc|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux19~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~54_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~41_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (((\ALU_exc|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|ALU_result~41_combout\,
	datab => \ALU_exc|Mux20~0_combout\,
	datac => \ALU_exc|Mux20~1_combout\,
	datad => \ALU_exc|Add0~54_combout\,
	combout => \ALU_exc|Mux19~0_combout\);

-- Location: LCCOMB_X35_Y31_N0
\ALU_exc|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux19~1_combout\ = (\Mux1_2to1|Y[12]~35_combout\ & (\ALU_exc|Mux19~0_combout\ $ (((!\ALU_exc|Mux20~3_combout\ & \Mux0_4to1|MUX2_2_1|Y[12]~26_combout\))))) # (!\Mux1_2to1|Y[12]~35_combout\ & (\ALU_exc|Mux19~0_combout\ & 
-- ((\ALU_exc|Mux20~3_combout\) # (\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[12]~35_combout\,
	datab => \ALU_exc|Mux20~3_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[12]~26_combout\,
	datad => \ALU_exc|Mux19~0_combout\,
	combout => \ALU_exc|Mux19~1_combout\);

-- Location: LCCOMB_X35_Y28_N2
\EX_MEM|EX_MEM_ALU_result~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~14_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux19~1_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~14_combout\);

-- Location: FF_X35_Y28_N3
\EX_MEM|EX_MEM_ALU_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(12));

-- Location: LCCOMB_X35_Y28_N4
\MEM_WB|MEM_WB_ALU_result[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[12]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(12),
	combout => \MEM_WB|MEM_WB_ALU_result[12]~feeder_combout\);

-- Location: FF_X35_Y28_N5
\MEM_WB|MEM_WB_ALU_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(12));

-- Location: FF_X38_Y32_N17
\MEM_WB|MEM_WB_ALU_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(13));

-- Location: M9K_X33_Y30_N0
\DataMEM0|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C001E00074001C0006C001A0006400180005C00160005400140004C00120004400100003C000E00034000C0002C000A0002400080001C00060001400040000C0002000040007",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Data1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "D_Mem:DataMEM0|altsyncram:altsyncram_component|altsyncram_efs3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EX_MEM|EX_MEM_MemWrite~q\,
	portare => \EX_MEM|EX_MEM_MemRead~q\,
	clk0 => \Clock~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DataMEM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y32_N10
\Mux4_2to1|Y[13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[13]~13_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(13)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(13),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(13),
	combout => \Mux4_2to1|Y[13]~13_combout\);

-- Location: FF_X44_Y23_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(13));

-- Location: FF_X44_Y23_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(13));

-- Location: FF_X45_Y23_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(13));

-- Location: FF_X45_Y23_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(13));

-- Location: LCCOMB_X45_Y23_N28
\RegF0|READ_U_0|MUX0_32_1|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(13)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(13) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~2_combout\);

-- Location: LCCOMB_X44_Y23_N24
\RegF0|READ_U_0|MUX0_32_1|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(13))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(13)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux18~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~3_combout\);

-- Location: FF_X45_Y24_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(13));

-- Location: FF_X45_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(13));

-- Location: FF_X46_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(13));

-- Location: FF_X46_Y24_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(13));

-- Location: LCCOMB_X46_Y24_N28
\RegF0|READ_U_0|MUX0_32_1|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (\IF_ID|IF_ID_Instruction\(23))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(13))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~9_combout\);

-- Location: LCCOMB_X45_Y24_N28
\RegF0|READ_U_0|MUX0_32_1|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(13))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(13)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux18~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~10_combout\);

-- Location: FF_X42_Y29_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(13));

-- Location: FF_X42_Y29_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(13));

-- Location: LCCOMB_X42_Y29_N0
\RegF0|READ_U_0|MUX0_32_1|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(13)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~4_combout\);

-- Location: FF_X43_Y31_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(13));

-- Location: FF_X43_Y31_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(13));

-- Location: LCCOMB_X43_Y31_N20
\RegF0|READ_U_0|MUX0_32_1|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux18~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(13)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(13) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux18~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~5_combout\);

-- Location: FF_X43_Y27_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(13));

-- Location: FF_X43_Y27_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(13));

-- Location: FF_X44_Y27_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(13));

-- Location: FF_X44_Y27_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(13));

-- Location: LCCOMB_X44_Y27_N24
\RegF0|READ_U_0|MUX0_32_1|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(13)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(13) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~6_combout\);

-- Location: LCCOMB_X43_Y27_N10
\RegF0|READ_U_0|MUX0_32_1|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~6_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(13))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~6_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(13)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux18~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~7_combout\);

-- Location: LCCOMB_X43_Y27_N30
\RegF0|READ_U_0|MUX0_32_1|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~8_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux18~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux18~5_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux18~7_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~8_combout\);

-- Location: LCCOMB_X43_Y24_N22
\RegF0|READ_U_0|MUX0_32_1|Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~8_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~10_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux18~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux18~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux18~10_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux18~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~11_combout\);

-- Location: FF_X43_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(13));

-- Location: FF_X43_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(13));

-- Location: FF_X44_Y24_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(13));

-- Location: FF_X44_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(13));

-- Location: LCCOMB_X44_Y24_N4
\RegF0|READ_U_0|MUX0_32_1|Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(13))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~12_combout\);

-- Location: LCCOMB_X43_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(13))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(13)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux18~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~13_combout\);

-- Location: FF_X42_Y23_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(13));

-- Location: LCCOMB_X42_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~13_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(13) & \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux18~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~14_combout\);

-- Location: FF_X42_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(13));

-- Location: FF_X42_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(13));

-- Location: LCCOMB_X42_Y25_N10
\RegF0|READ_U_0|MUX0_32_1|Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(13))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(13)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux18~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux18~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~15_combout\);

-- Location: LCCOMB_X43_Y26_N30
\RegF0|READ_U_0|MUX0_32_1|Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux18~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux18~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux18~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~16_combout\);

-- Location: FF_X38_Y31_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(13));

-- Location: FF_X37_Y31_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(13));

-- Location: FF_X41_Y31_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(13));

-- Location: FF_X41_Y31_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(13));

-- Location: LCCOMB_X41_Y31_N0
\RegF0|READ_U_0|MUX0_32_1|Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(13)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~17_combout\);

-- Location: LCCOMB_X37_Y31_N16
\RegF0|READ_U_0|MUX0_32_1|Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~18_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(13)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(13))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux18~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~18_combout\);

-- Location: FF_X37_Y26_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(13));

-- Location: FF_X35_Y26_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(13));

-- Location: FF_X35_Y26_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(13));

-- Location: LCCOMB_X35_Y26_N0
\RegF0|READ_U_0|MUX0_32_1|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(13)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(13) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~0_combout\);

-- Location: FF_X38_Y26_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[13]~13_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(13));

-- Location: LCCOMB_X38_Y26_N16
\RegF0|READ_U_0|MUX0_32_1|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux18~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(13)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(13) & ((\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(13),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux18~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~1_combout\);

-- Location: LCCOMB_X37_Y26_N8
\RegF0|READ_U_0|MUX0_32_1|Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux18~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux18~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux18~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux18~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux18~1_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux18~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux18~16_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux18~18_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux18~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux18~19_combout\);

-- Location: LCCOMB_X37_Y26_N16
\ID_EX|ID_EX_read_data_1[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[13]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux18~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux18~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[13]~feeder_combout\);

-- Location: FF_X37_Y26_N17
\ID_EX|ID_EX_read_data_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(13));

-- Location: LCCOMB_X38_Y32_N30
\Mux0_4to1|MUX2_2_1|Y[13]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[13]~27_combout\ = (\FWD_U|FWD_A\(1) & ((\EX_MEM|EX_MEM_ALU_result\(13)))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_1\(13),
	datac => \EX_MEM|EX_MEM_ALU_result\(13),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[13]~27_combout\);

-- Location: LCCOMB_X38_Y32_N4
\Mux0_4to1|MUX2_2_1|Y[13]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[13]~28_combout\ = (\FWD_U|FWD_A\(1) & (((\Mux0_4to1|MUX2_2_1|Y[13]~27_combout\)))) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[13]~13_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[13]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[13]~27_combout\,
	datad => \Mux4_2to1|Y[13]~13_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[13]~28_combout\);

-- Location: LCCOMB_X38_Y32_N18
\Mux1_2to1|Y[13]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[13]~34_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(13))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[13]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(13),
	datad => \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\,
	combout => \Mux1_2to1|Y[13]~34_combout\);

-- Location: LCCOMB_X38_Y32_N8
\ALU_exc|Add0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~52_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(13))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[13]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(2),
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(13),
	datad => \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\,
	combout => \ALU_exc|Add0~52_combout\);

-- Location: LCCOMB_X36_Y32_N12
\ALU_exc|Add0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~56_combout\ = ((\Mux0_4to1|MUX2_2_1|Y[13]~28_combout\ $ (\ALU_exc|Add0~52_combout\ $ (!\ALU_exc|Add0~55\)))) # (GND)
-- \ALU_exc|Add0~57\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[13]~28_combout\ & ((\ALU_exc|Add0~52_combout\) # (!\ALU_exc|Add0~55\))) # (!\Mux0_4to1|MUX2_2_1|Y[13]~28_combout\ & (\ALU_exc|Add0~52_combout\ & !\ALU_exc|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[13]~28_combout\,
	datab => \ALU_exc|Add0~52_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~55\,
	combout => \ALU_exc|Add0~56_combout\,
	cout => \ALU_exc|Add0~57\);

-- Location: LCCOMB_X38_Y32_N6
\ALU_exc|ALU_result~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~42_combout\ = (\Mux0_4to1|MUX2_2_1|Y[13]~28_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(13))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[13]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(13),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux0_4to1|MUX2_2_1|Y[13]~28_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\,
	combout => \ALU_exc|ALU_result~42_combout\);

-- Location: LCCOMB_X35_Y32_N24
\ALU_exc|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux18~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Add0~56_combout\)) # (!\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|ALU_result~42_combout\))))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~56_combout\,
	datad => \ALU_exc|ALU_result~42_combout\,
	combout => \ALU_exc|Mux18~0_combout\);

-- Location: LCCOMB_X35_Y32_N6
\ALU_exc|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux18~1_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux18~0_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[13]~28_combout\ & (\Mux1_2to1|Y[13]~34_combout\ $ (\ALU_exc|Mux18~0_combout\))) # 
-- (!\Mux0_4to1|MUX2_2_1|Y[13]~28_combout\ & (\Mux1_2to1|Y[13]~34_combout\ & \ALU_exc|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[13]~28_combout\,
	datac => \Mux1_2to1|Y[13]~34_combout\,
	datad => \ALU_exc|Mux18~0_combout\,
	combout => \ALU_exc|Mux18~1_combout\);

-- Location: LCCOMB_X35_Y29_N0
\EX_MEM|EX_MEM_ALU_result~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~15_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux18~1_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~15_combout\);

-- Location: FF_X35_Y29_N1
\EX_MEM|EX_MEM_ALU_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(13));

-- Location: LCCOMB_X35_Y26_N30
\RegF0|READ_U_0|MUX1_32_1|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~0_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(13))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~0_combout\);

-- Location: LCCOMB_X37_Y26_N26
\RegF0|READ_U_0|MUX1_32_1|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux18~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(13))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux18~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~1_combout\);

-- Location: LCCOMB_X44_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(13))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~12_combout\);

-- Location: LCCOMB_X43_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(13)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(13))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux18~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~13_combout\);

-- Location: LCCOMB_X42_Y23_N18
\RegF0|READ_U_0|MUX1_32_1|Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(13) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux18~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~14_combout\);

-- Location: LCCOMB_X42_Y25_N24
\RegF0|READ_U_0|MUX1_32_1|Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux18~14_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(13))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~14_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux18~14_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~15_combout\);

-- Location: LCCOMB_X45_Y23_N6
\RegF0|READ_U_0|MUX1_32_1|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(13))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~2_combout\);

-- Location: LCCOMB_X44_Y23_N14
\RegF0|READ_U_0|MUX1_32_1|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(13)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(13))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux18~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~3_combout\);

-- Location: LCCOMB_X42_Y29_N10
\RegF0|READ_U_0|MUX1_32_1|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(13))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~4_combout\);

-- Location: LCCOMB_X43_Y31_N18
\RegF0|READ_U_0|MUX1_32_1|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux18~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(13))) # (!\IF_ID|IF_ID_Instruction\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux18~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~5_combout\);

-- Location: LCCOMB_X44_Y27_N6
\RegF0|READ_U_0|MUX1_32_1|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~6_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(13)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(13) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~6_combout\);

-- Location: LCCOMB_X43_Y27_N8
\RegF0|READ_U_0|MUX1_32_1|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(13)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(13))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(13),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux18~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~7_combout\);

-- Location: LCCOMB_X43_Y27_N28
\RegF0|READ_U_0|MUX1_32_1|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux18~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux18~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux18~7_combout\,
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~8_combout\);

-- Location: LCCOMB_X46_Y24_N6
\RegF0|READ_U_0|MUX1_32_1|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(13))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~9_combout\);

-- Location: LCCOMB_X45_Y24_N10
\RegF0|READ_U_0|MUX1_32_1|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~10_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux18~9_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(13)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(13) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux18~9_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(13),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~10_combout\);

-- Location: LCCOMB_X43_Y24_N10
\RegF0|READ_U_0|MUX1_32_1|Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~10_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~8_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux18~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux18~3_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux18~8_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux18~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~11_combout\);

-- Location: LCCOMB_X38_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux18~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux18~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux18~15_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux18~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~16_combout\);

-- Location: LCCOMB_X41_Y31_N22
\RegF0|READ_U_0|MUX1_32_1|Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(13)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(13),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(13),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~17_combout\);

-- Location: LCCOMB_X38_Y31_N26
\RegF0|READ_U_0|MUX1_32_1|Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(13))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(13)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(13),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(13),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux18~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~18_combout\);

-- Location: LCCOMB_X38_Y24_N24
\RegF0|READ_U_0|MUX1_32_1|Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux18~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux18~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux18~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux18~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux18~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux18~16_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux18~18_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux18~19_combout\);

-- Location: FF_X38_Y24_N25
\ID_EX|ID_EX_read_data_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux18~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(13));

-- Location: LCCOMB_X38_Y32_N14
\Mux1_4to1|MUX2_2_1|Y[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[13]~26_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & (\EX_MEM|EX_MEM_ALU_result\(13))) # (!\FWD_U|FWD_B[1]~1_combout\ & ((\ID_EX|ID_EX_read_data_2\(13)))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~3_combout\,
	datab => \EX_MEM|EX_MEM_ALU_result\(13),
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \ID_EX|ID_EX_read_data_2\(13),
	combout => \Mux1_4to1|MUX2_2_1|Y[13]~26_combout\);

-- Location: LCCOMB_X38_Y32_N12
\Mux1_4to1|MUX2_2_1|Y[13]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[13]~26_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[13]~13_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[13]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[13]~26_combout\,
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[13]~13_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\);

-- Location: LCCOMB_X40_Y30_N26
\EX_MEM|EX_MEM_write_data~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~13_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[13]~27_combout\,
	combout => \EX_MEM|EX_MEM_write_data~13_combout\);

-- Location: FF_X40_Y30_N27
\EX_MEM|EX_MEM_write_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(13));

-- Location: LCCOMB_X35_Y28_N26
\Mux4_2to1|Y[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[12]~12_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(12)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(12),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(12),
	combout => \Mux4_2to1|Y[12]~12_combout\);

-- Location: LCCOMB_X39_Y31_N16
\RegF0|READ_U_0|MUX1_32_1|Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(12))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(12),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~17_combout\);

-- Location: LCCOMB_X38_Y28_N18
\RegF0|READ_U_0|MUX1_32_1|Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(12))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(12)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(12),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux19~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~18_combout\);

-- Location: LCCOMB_X46_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(12))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(12),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~7_combout\);

-- Location: LCCOMB_X45_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~8_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux19~7_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(12)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(12) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux19~7_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~8_combout\);

-- Location: LCCOMB_X42_Y29_N26
\RegF0|READ_U_0|MUX1_32_1|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(12)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(12) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~0_combout\);

-- Location: LCCOMB_X43_Y29_N20
\RegF0|READ_U_0|MUX1_32_1|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux19~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(12))) # (!\IF_ID|IF_ID_Instruction\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux19~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(12),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(12),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~1_combout\);

-- Location: LCCOMB_X45_Y23_N2
\RegF0|READ_U_0|MUX1_32_1|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(12))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~2_combout\);

-- Location: LCCOMB_X44_Y23_N10
\RegF0|READ_U_0|MUX1_32_1|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(12)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(12))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(12),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux19~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~3_combout\);

-- Location: LCCOMB_X44_Y27_N30
\RegF0|READ_U_0|MUX1_32_1|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(12))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~4_combout\);

-- Location: LCCOMB_X43_Y26_N16
\RegF0|READ_U_0|MUX1_32_1|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux19~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(12)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(12) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(12),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux19~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~5_combout\);

-- Location: LCCOMB_X43_Y23_N6
\RegF0|READ_U_0|MUX1_32_1|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~3_combout\) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux19~5_combout\ & 
-- !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux19~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux19~5_combout\,
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~6_combout\);

-- Location: LCCOMB_X43_Y24_N12
\RegF0|READ_U_0|MUX1_32_1|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~9_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~6_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux19~8_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux19~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux19~8_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux19~1_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux19~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~9_combout\);

-- Location: LCCOMB_X34_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(12))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~10_combout\);

-- Location: LCCOMB_X35_Y25_N10
\RegF0|READ_U_0|MUX1_32_1|Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(12)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(12))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(12),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux19~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~11_combout\);

-- Location: LCCOMB_X44_Y22_N6
\RegF0|READ_U_0|MUX1_32_1|Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(12))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(12),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(12),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~12_combout\);

-- Location: LCCOMB_X43_Y22_N30
\RegF0|READ_U_0|MUX1_32_1|Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(12)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(12))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(12),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux19~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~13_combout\);

-- Location: LCCOMB_X42_Y22_N26
\RegF0|READ_U_0|MUX1_32_1|Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux19~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(12)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux19~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(12),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~14_combout\);

-- Location: LCCOMB_X42_Y25_N12
\RegF0|READ_U_0|MUX1_32_1|Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(12))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(12)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(12),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(12),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux19~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~15_combout\);

-- Location: LCCOMB_X38_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux19~11_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux19~11_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux19~15_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~16_combout\);

-- Location: LCCOMB_X35_Y28_N20
\RegF0|READ_U_0|MUX1_32_1|Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux19~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux19~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux19~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux19~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux19~9_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux19~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux19~9_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux19~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux19~19_combout\);

-- Location: FF_X35_Y28_N21
\ID_EX|ID_EX_read_data_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux19~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(12));

-- Location: LCCOMB_X35_Y28_N10
\Mux1_4to1|MUX2_2_1|Y[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[12]~24_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & (\EX_MEM|EX_MEM_ALU_result\(12))) # (!\FWD_U|FWD_B[1]~1_combout\ & ((\ID_EX|ID_EX_read_data_2\(12)))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~3_combout\,
	datab => \EX_MEM|EX_MEM_ALU_result\(12),
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \ID_EX|ID_EX_read_data_2\(12),
	combout => \Mux1_4to1|MUX2_2_1|Y[12]~24_combout\);

-- Location: LCCOMB_X35_Y28_N24
\Mux1_4to1|MUX2_2_1|Y[12]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[12]~25_combout\ = (\FWD_U|FWD_B\(1) & (((\Mux1_4to1|MUX2_2_1|Y[12]~24_combout\)))) # (!\FWD_U|FWD_B\(1) & ((\FWD_U|FWD_B[0]~7_combout\ & (\Mux4_2to1|Y[12]~12_combout\)) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- ((\Mux1_4to1|MUX2_2_1|Y[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[12]~12_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[12]~24_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[12]~25_combout\);

-- Location: LCCOMB_X34_Y28_N28
\EX_MEM|EX_MEM_write_data~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~12_combout\ = (\Mux1_4to1|MUX2_2_1|Y[12]~25_combout\ & !\HDU1|Stall_Flush~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[12]~25_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \EX_MEM|EX_MEM_write_data~12_combout\);

-- Location: FF_X34_Y28_N29
\EX_MEM|EX_MEM_write_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(12));

-- Location: LCCOMB_X37_Y29_N18
\Mux4_2to1|Y[11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[11]~11_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(11)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(11),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(11),
	combout => \Mux4_2to1|Y[11]~11_combout\);

-- Location: FF_X37_Y29_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(11));

-- Location: FF_X37_Y27_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(11));

-- Location: FF_X38_Y28_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(11));

-- Location: FF_X38_Y28_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(11));

-- Location: LCCOMB_X38_Y28_N30
\RegF0|READ_U_0|MUX0_32_1|Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(11)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(11) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~17_combout\);

-- Location: LCCOMB_X37_Y27_N18
\RegF0|READ_U_0|MUX0_32_1|Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux20~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(11)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(11) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(11),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(11),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux20~17_combout\,
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~18_combout\);

-- Location: FF_X35_Y26_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(11));

-- Location: FF_X35_Y26_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(11));

-- Location: LCCOMB_X35_Y26_N20
\RegF0|READ_U_0|MUX0_32_1|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(11)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(11) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(11),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~0_combout\);

-- Location: FF_X36_Y26_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(11));

-- Location: FF_X36_Y26_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(11));

-- Location: LCCOMB_X36_Y26_N22
\RegF0|READ_U_0|MUX0_32_1|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux20~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(11)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(11) & ((\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux20~0_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~1_combout\);

-- Location: FF_X45_Y23_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(11));

-- Location: FF_X45_Y23_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(11));

-- Location: LCCOMB_X45_Y23_N0
\RegF0|READ_U_0|MUX0_32_1|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(11)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(11) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(11),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~2_combout\);

-- Location: FF_X44_Y23_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(11));

-- Location: FF_X44_Y23_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(11));

-- Location: LCCOMB_X44_Y23_N0
\RegF0|READ_U_0|MUX0_32_1|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(11)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux20~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(11),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(11),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~3_combout\);

-- Location: FF_X46_Y24_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(11));

-- Location: FF_X46_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(11));

-- Location: LCCOMB_X46_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(11)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(11),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~9_combout\);

-- Location: FF_X45_Y24_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(11));

-- Location: FF_X45_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(11));

-- Location: LCCOMB_X45_Y24_N12
\RegF0|READ_U_0|MUX0_32_1|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~10_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux20~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(11)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~9_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(11) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux20~9_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~10_combout\);

-- Location: FF_X43_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(11));

-- Location: FF_X44_Y27_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(11));

-- Location: FF_X44_Y27_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(11));

-- Location: LCCOMB_X44_Y27_N0
\RegF0|READ_U_0|MUX0_32_1|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(11)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(11) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(11),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~6_combout\);

-- Location: FF_X43_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(11));

-- Location: LCCOMB_X43_Y25_N0
\RegF0|READ_U_0|MUX0_32_1|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~7_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux20~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(11)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~6_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(11) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(11),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux20~6_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~7_combout\);

-- Location: FF_X43_Y29_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(11));

-- Location: FF_X43_Y29_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(11));

-- Location: FF_X42_Y29_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(11));

-- Location: FF_X42_Y29_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(11));

-- Location: LCCOMB_X42_Y29_N24
\RegF0|READ_U_0|MUX0_32_1|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~4_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(11),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(11),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~4_combout\);

-- Location: LCCOMB_X43_Y29_N8
\RegF0|READ_U_0|MUX0_32_1|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(11))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(11)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux20~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~5_combout\);

-- Location: LCCOMB_X43_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~8_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (\IF_ID|IF_ID_Instruction\(22))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux20~7_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux20~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~8_combout\);

-- Location: LCCOMB_X43_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~8_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~10_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux20~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux20~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux20~10_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux20~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~11_combout\);

-- Location: FF_X42_Y25_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(11));

-- Location: FF_X42_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(11));

-- Location: FF_X42_Y23_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(11));

-- Location: FF_X44_Y24_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(11));

-- Location: FF_X44_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(11));

-- Location: LCCOMB_X44_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(11),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(11),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~12_combout\);

-- Location: FF_X43_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(11));

-- Location: FF_X43_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[11]~11_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(11));

-- Location: LCCOMB_X43_Y24_N30
\RegF0|READ_U_0|MUX0_32_1|Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(11)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux20~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(11),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(11),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~13_combout\);

-- Location: LCCOMB_X42_Y24_N6
\RegF0|READ_U_0|MUX0_32_1|Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(11))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(11),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux20~13_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~14_combout\);

-- Location: LCCOMB_X42_Y25_N18
\RegF0|READ_U_0|MUX0_32_1|Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(11)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(11))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux20~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~15_combout\);

-- Location: LCCOMB_X38_Y25_N8
\RegF0|READ_U_0|MUX0_32_1|Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux20~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux20~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux20~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~16_combout\);

-- Location: LCCOMB_X38_Y29_N10
\RegF0|READ_U_0|MUX0_32_1|Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux20~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux20~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux20~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux20~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux20~1_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux20~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux20~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux20~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux20~19_combout\);

-- Location: LCCOMB_X38_Y29_N0
\ID_EX|ID_EX_read_data_1[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[11]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux20~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux20~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[11]~feeder_combout\);

-- Location: FF_X38_Y29_N1
\ID_EX|ID_EX_read_data_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(11));

-- Location: LCCOMB_X37_Y29_N16
\Mux0_4to1|MUX2_2_1|Y[11]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[11]~23_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(11))) # (!\FWD_U|FWD_A\(1) & ((\ID_EX|ID_EX_read_data_1\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(11),
	datac => \ID_EX|ID_EX_read_data_1\(11),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[11]~23_combout\);

-- Location: LCCOMB_X37_Y29_N4
\Mux0_4to1|MUX2_2_1|Y[11]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ = (\FWD_U|FWD_A\(1) & (\Mux0_4to1|MUX2_2_1|Y[11]~23_combout\)) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[11]~11_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[11]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \Mux0_4to1|MUX2_2_1|Y[11]~23_combout\,
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[11]~11_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[11]~24_combout\);

-- Location: LCCOMB_X37_Y29_N6
\ALU_exc|ALU_result~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~37_combout\ = (\Mux0_4to1|MUX2_2_1|Y[11]~24_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_Rd\(0))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[11]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ID_EX|ID_EX_Rd\(0),
	datac => \Mux0_4to1|MUX2_2_1|Y[11]~24_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\,
	combout => \ALU_exc|ALU_result~37_combout\);

-- Location: LCCOMB_X37_Y29_N20
\ALU_exc|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux20~2_combout\ = (\ALU_exc|Mux20~1_combout\ & (((\ALU_exc|Add0~37_combout\) # (!\ALU_exc|Mux20~0_combout\)))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~37_combout\ & (\ALU_exc|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|ALU_result~37_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Mux20~0_combout\,
	datad => \ALU_exc|Add0~37_combout\,
	combout => \ALU_exc|Mux20~2_combout\);

-- Location: LCCOMB_X37_Y29_N2
\ALU_exc|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux20~4_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux20~2_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux1_2to1|Y[11]~0_combout\ & (\Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ $ (\ALU_exc|Mux20~2_combout\))) # 
-- (!\Mux1_2to1|Y[11]~0_combout\ & (\Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ & \ALU_exc|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux1_2to1|Y[11]~0_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[11]~24_combout\,
	datad => \ALU_exc|Mux20~2_combout\,
	combout => \ALU_exc|Mux20~4_combout\);

-- Location: LCCOMB_X37_Y29_N22
\EX_MEM|EX_MEM_ALU_result~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~13_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~6_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux20~5_combout\,
	datad => \ALU_exc|Mux20~4_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~13_combout\);

-- Location: FF_X37_Y29_N23
\EX_MEM|EX_MEM_ALU_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(11));

-- Location: LCCOMB_X35_Y26_N6
\RegF0|READ_U_0|MUX1_32_1|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~0_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(11)))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(11),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(11),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~0_combout\);

-- Location: LCCOMB_X36_Y26_N8
\RegF0|READ_U_0|MUX1_32_1|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~1_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(11))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(11)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(11),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~1_combout\);

-- Location: LCCOMB_X38_Y28_N4
\RegF0|READ_U_0|MUX1_32_1|Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(11))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(11),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~17_combout\);

-- Location: LCCOMB_X37_Y27_N28
\RegF0|READ_U_0|MUX1_32_1|Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux20~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(11)) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(11) & \IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(11),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux20~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~18_combout\);

-- Location: LCCOMB_X45_Y23_N18
\RegF0|READ_U_0|MUX1_32_1|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~2_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(19) & (!\IF_ID|IF_ID_Instruction\(18) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(11),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(11),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~2_combout\);

-- Location: LCCOMB_X44_Y23_N2
\RegF0|READ_U_0|MUX1_32_1|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(11)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~3_combout\);

-- Location: LCCOMB_X46_Y24_N10
\RegF0|READ_U_0|MUX1_32_1|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(11)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(11) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~9_combout\);

-- Location: LCCOMB_X45_Y24_N2
\RegF0|READ_U_0|MUX1_32_1|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(11)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(11),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~10_combout\);

-- Location: LCCOMB_X42_Y29_N18
\RegF0|READ_U_0|MUX1_32_1|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(11)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(11) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~4_combout\);

-- Location: LCCOMB_X43_Y29_N2
\RegF0|READ_U_0|MUX1_32_1|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~5_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(11)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~5_combout\);

-- Location: LCCOMB_X44_Y27_N10
\RegF0|READ_U_0|MUX1_32_1|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(11))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~6_combout\);

-- Location: LCCOMB_X43_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(11)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(11))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~7_combout\);

-- Location: LCCOMB_X43_Y25_N28
\RegF0|READ_U_0|MUX1_32_1|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux20~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux20~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~8_combout\);

-- Location: LCCOMB_X43_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~10_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~8_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux20~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux20~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux20~10_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~8_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~11_combout\);

-- Location: LCCOMB_X44_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(11))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~12_combout\);

-- Location: LCCOMB_X43_Y24_N24
\RegF0|READ_U_0|MUX1_32_1|Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux20~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(11)) # (!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(11) & ((\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(11),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux20~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(11),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~13_combout\);

-- Location: LCCOMB_X42_Y23_N0
\RegF0|READ_U_0|MUX1_32_1|Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(11) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux20~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~14_combout\);

-- Location: LCCOMB_X42_Y25_N20
\RegF0|READ_U_0|MUX1_32_1|Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(11))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(11)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(11),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(11),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~15_combout\);

-- Location: LCCOMB_X43_Y25_N4
\RegF0|READ_U_0|MUX1_32_1|Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux20~11_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux20~11_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~16_combout\);

-- Location: LCCOMB_X38_Y29_N4
\RegF0|READ_U_0|MUX1_32_1|Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux20~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux20~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux20~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux20~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux20~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux20~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux20~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux20~19_combout\);

-- Location: FF_X38_Y29_N5
\ID_EX|ID_EX_read_data_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux20~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(11));

-- Location: LCCOMB_X37_Y29_N8
\Mux1_4to1|MUX2_2_1|Y[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[11]~22_combout\ = (\FWD_U|FWD_B[1]~1_combout\ & ((\FWD_U|FWD_B[1]~3_combout\ & (\EX_MEM|EX_MEM_ALU_result\(11))) # (!\FWD_U|FWD_B[1]~3_combout\ & ((\ID_EX|ID_EX_read_data_2\(11)))))) # (!\FWD_U|FWD_B[1]~1_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(11),
	datab => \FWD_U|FWD_B[1]~1_combout\,
	datac => \FWD_U|FWD_B[1]~3_combout\,
	datad => \ID_EX|ID_EX_read_data_2\(11),
	combout => \Mux1_4to1|MUX2_2_1|Y[11]~22_combout\);

-- Location: LCCOMB_X37_Y29_N10
\Mux1_4to1|MUX2_2_1|Y[11]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[11]~22_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[11]~11_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (((\Mux1_4to1|MUX2_2_1|Y[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \Mux1_4to1|MUX2_2_1|Y[11]~22_combout\,
	datad => \Mux4_2to1|Y[11]~11_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\);

-- Location: LCCOMB_X37_Y29_N26
\EX_MEM|EX_MEM_write_data~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~11_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[11]~23_combout\,
	combout => \EX_MEM|EX_MEM_write_data~11_combout\);

-- Location: FF_X37_Y29_N27
\EX_MEM|EX_MEM_write_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(11));

-- Location: LCCOMB_X32_Y32_N10
\Mux4_2to1|Y[10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[10]~10_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(10)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(10),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(10),
	combout => \Mux4_2to1|Y[10]~10_combout\);

-- Location: LCCOMB_X32_Y32_N28
\Mux1_2to1|Y[10]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[10]~36_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(10))) # (!\Control_U|ALUSrc~q\ & (((\Mux4_2to1|Y[10]~10_combout\ & !\FWD_U|FWD_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ID_EX|ID_EX_extend_value\(10),
	datac => \Mux4_2to1|Y[10]~10_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_2to1|Y[10]~36_combout\);

-- Location: LCCOMB_X32_Y32_N18
\Mux1_2to1|Y[10]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[10]~37_combout\ = (\Control_U|ALUSrc~q\ & (((\Mux1_2to1|Y[10]~36_combout\)))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[10]~20_combout\) # ((\FWD_U|FWD_B[0]~7_combout\ & \Mux1_2to1|Y[10]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \Mux1_4to1|MUX2_2_1|Y[10]~20_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux1_2to1|Y[10]~36_combout\,
	combout => \Mux1_2to1|Y[10]~37_combout\);

-- Location: LCCOMB_X32_Y32_N16
\ALU_exc|ALU_result~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~30_combout\ = (\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(10))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ID_EX|ID_EX_extend_value\(10),
	datac => \Mux1_4to1|MUX2_2_1|Y[10]~21_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[10]~22_combout\,
	combout => \ALU_exc|ALU_result~30_combout\);

-- Location: LCCOMB_X34_Y32_N12
\ALU_exc|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux21~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~35_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~30_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|ALU_result~30_combout\,
	datad => \ALU_exc|Add0~35_combout\,
	combout => \ALU_exc|Mux21~0_combout\);

-- Location: LCCOMB_X34_Y32_N10
\ALU_exc|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux21~1_combout\ = (\Mux1_2to1|Y[10]~37_combout\ & (\ALU_exc|Mux21~0_combout\ $ (((\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\ & !\ALU_exc|Mux20~3_combout\))))) # (!\Mux1_2to1|Y[10]~37_combout\ & (\ALU_exc|Mux21~0_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\) # (\ALU_exc|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[10]~37_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[10]~22_combout\,
	datac => \ALU_exc|Mux20~3_combout\,
	datad => \ALU_exc|Mux21~0_combout\,
	combout => \ALU_exc|Mux21~1_combout\);

-- Location: LCCOMB_X34_Y32_N8
\EX_MEM|EX_MEM_ALU_result~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~12_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux21~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~12_combout\);

-- Location: FF_X34_Y32_N9
\EX_MEM|EX_MEM_ALU_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(10));

-- Location: LCCOMB_X39_Y31_N24
\RegF0|READ_U_0|MUX1_32_1|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(10))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~17_combout\);

-- Location: LCCOMB_X40_Y31_N6
\RegF0|READ_U_0|MUX1_32_1|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux21~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(10)) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(10) & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(10),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux21~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~18_combout\);

-- Location: LCCOMB_X44_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(19) & (!\IF_ID|IF_ID_Instruction\(18) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~4_combout\);

-- Location: LCCOMB_X43_Y26_N0
\RegF0|READ_U_0|MUX1_32_1|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~5_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(10),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~5_combout\);

-- Location: LCCOMB_X45_Y23_N22
\RegF0|READ_U_0|MUX1_32_1|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(10))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~2_combout\);

-- Location: LCCOMB_X44_Y23_N18
\RegF0|READ_U_0|MUX1_32_1|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~3_combout\);

-- Location: LCCOMB_X43_Y27_N16
\RegF0|READ_U_0|MUX1_32_1|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~6_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~3_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux21~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~6_combout\);

-- Location: LCCOMB_X46_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(10)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(10) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~7_combout\);

-- Location: LCCOMB_X45_Y24_N14
\RegF0|READ_U_0|MUX1_32_1|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~8_combout\);

-- Location: LCCOMB_X42_Y29_N6
\RegF0|READ_U_0|MUX1_32_1|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~0_combout\);

-- Location: LCCOMB_X43_Y29_N0
\RegF0|READ_U_0|MUX1_32_1|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(10))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(10)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~1_combout\);

-- Location: LCCOMB_X43_Y27_N6
\RegF0|READ_U_0|MUX1_32_1|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~9_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~6_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux21~8_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux21~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux21~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux21~6_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux21~8_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~9_combout\);

-- Location: LCCOMB_X36_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(10))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(10),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~10_combout\);

-- Location: LCCOMB_X35_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~11_combout\);

-- Location: LCCOMB_X44_Y22_N2
\RegF0|READ_U_0|MUX1_32_1|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~12_combout\);

-- Location: LCCOMB_X43_Y22_N18
\RegF0|READ_U_0|MUX1_32_1|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(10))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(10),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~13_combout\);

-- Location: LCCOMB_X42_Y22_N24
\RegF0|READ_U_0|MUX1_32_1|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(10) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux21~13_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(10),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~14_combout\);

-- Location: LCCOMB_X42_Y25_N8
\RegF0|READ_U_0|MUX1_32_1|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(10)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(10))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux21~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux21~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(10),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(10),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~15_combout\);

-- Location: LCCOMB_X41_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~11_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (((\RegF0|READ_U_0|MUX1_32_1|Mux21~15_combout\ & !\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux21~11_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux21~15_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~16_combout\);

-- Location: LCCOMB_X40_Y27_N8
\RegF0|READ_U_0|MUX1_32_1|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux21~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux21~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux21~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux21~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux21~9_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux21~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux21~9_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux21~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux21~19_combout\);

-- Location: FF_X40_Y27_N9
\ID_EX|ID_EX_read_data_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux21~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(10));

-- Location: LCCOMB_X32_Y32_N14
\Mux1_4to1|MUX2_2_1|Y[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[10]~20_combout\ = (\FWD_U|FWD_B\(1) & (\EX_MEM|EX_MEM_ALU_result\(10))) # (!\FWD_U|FWD_B\(1) & (((\ID_EX|ID_EX_read_data_2\(10) & !\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(10),
	datab => \ID_EX|ID_EX_read_data_2\(10),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[10]~20_combout\);

-- Location: LCCOMB_X32_Y32_N30
\EX_MEM|EX_MEM_write_data~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~10_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[10]~20_combout\) # ((\FWD_U|FWD_B[0]~9_combout\ & \Mux4_2to1|Y[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~9_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[10]~20_combout\,
	datad => \Mux4_2to1|Y[10]~10_combout\,
	combout => \EX_MEM|EX_MEM_write_data~10_combout\);

-- Location: FF_X32_Y32_N31
\EX_MEM|EX_MEM_write_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(10));

-- Location: LCCOMB_X32_Y29_N30
\Mux4_2to1|Y[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[9]~9_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(9)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(9),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(9),
	combout => \Mux4_2to1|Y[9]~9_combout\);

-- Location: LCCOMB_X32_Y29_N26
\EX_MEM|EX_MEM_write_data~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~9_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[9]~18_combout\) # ((\Mux4_2to1|Y[9]~9_combout\ & \FWD_U|FWD_B[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[9]~9_combout\,
	datab => \FWD_U|FWD_B[0]~9_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[9]~18_combout\,
	combout => \EX_MEM|EX_MEM_write_data~9_combout\);

-- Location: FF_X32_Y29_N27
\EX_MEM|EX_MEM_write_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(9));

-- Location: LCCOMB_X37_Y28_N6
\Mux4_2to1|Y[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[8]~8_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(8)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(8),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(8),
	combout => \Mux4_2to1|Y[8]~8_combout\);

-- Location: LCCOMB_X37_Y28_N18
\Mux1_4to1|MUX2_2_1|Y[8]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[8]~64_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & (\Mux4_2to1|Y[8]~8_combout\ & ((!\FWD_U|FWD_B[1]~1_combout\) # (!\FWD_U|FWD_B[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~3_combout\,
	datab => \FWD_U|FWD_B[1]~1_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[8]~8_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[8]~64_combout\);

-- Location: LCCOMB_X37_Y28_N2
\ALU_exc|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~4_combout\ = \ALU_exc|Add0~3_combout\ $ (((!\Control_U|ALUSrc~q\ & (!\Mux1_4to1|MUX2_2_1|Y[8]~16_combout\ & !\Mux1_4to1|MUX2_2_1|Y[8]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~3_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[8]~16_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[8]~64_combout\,
	combout => \ALU_exc|Add0~4_combout\);

-- Location: LCCOMB_X31_Y30_N28
\FWD_U|FWD_A[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \FWD_U|FWD_A[0]~8_combout\ = (\FWD_U|FWD_A[0]~5_combout\ & (!\FWD_U|FWD_A\(1) & (\FWD_U|FWD_A[0]~6_combout\ & \FWD_U|FWD_A[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~5_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \FWD_U|FWD_A[0]~6_combout\,
	datad => \FWD_U|FWD_A[0]~4_combout\,
	combout => \FWD_U|FWD_A[0]~8_combout\);

-- Location: LCCOMB_X37_Y28_N14
\Mux0_4to1|MUX2_2_1|Y[8]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[8]~66_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(8))) # (!\FWD_U|FWD_A\(1) & (((!\FWD_U|FWD_A[0]~7_combout\ & \ID_EX|ID_EX_read_data_1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(8),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \FWD_U|FWD_A\(1),
	datad => \ID_EX|ID_EX_read_data_1\(8),
	combout => \Mux0_4to1|MUX2_2_1|Y[8]~66_combout\);

-- Location: LCCOMB_X37_Y28_N8
\Mux1_2to1|Y[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[8]~6_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(8))) # (!\Control_U|ALUSrc~q\ & (((\Mux1_4to1|MUX2_2_1|Y[8]~16_combout\) # (\Mux1_4to1|MUX2_2_1|Y[8]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(8),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[8]~16_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[8]~64_combout\,
	combout => \Mux1_2to1|Y[8]~6_combout\);

-- Location: LCCOMB_X37_Y28_N0
\ALU_exc|ALU_result~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~22_combout\ = (\Mux0_4to1|MUX2_2_1|Y[8]~66_combout\) # ((\Mux1_2to1|Y[8]~6_combout\) # ((\FWD_U|FWD_A[0]~8_combout\ & \Mux4_2to1|Y[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~8_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[8]~66_combout\,
	datac => \Mux1_2to1|Y[8]~6_combout\,
	datad => \Mux4_2to1|Y[8]~8_combout\,
	combout => \ALU_exc|ALU_result~22_combout\);

-- Location: LCCOMB_X36_Y29_N26
\ALU_exc|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux23~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Add0~31_combout\)) # (!\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|ALU_result~22_combout\))))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~31_combout\,
	datad => \ALU_exc|ALU_result~22_combout\,
	combout => \ALU_exc|Mux23~0_combout\);

-- Location: LCCOMB_X36_Y29_N20
\ALU_exc|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux23~1_combout\ = (\ALU_exc|Mux23~0_combout\ & ((\ALU_exc|Mux20~3_combout\) # (\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ $ (\Mux1_2to1|Y[8]~6_combout\)))) # (!\ALU_exc|Mux23~0_combout\ & (!\ALU_exc|Mux20~3_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ & \Mux1_2to1|Y[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux23~0_combout\,
	datab => \ALU_exc|Mux20~3_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[8]~18_combout\,
	datad => \Mux1_2to1|Y[8]~6_combout\,
	combout => \ALU_exc|Mux23~1_combout\);

-- Location: LCCOMB_X35_Y29_N10
\EX_MEM|EX_MEM_ALU_result~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~10_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux23~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~10_combout\);

-- Location: FF_X35_Y29_N11
\EX_MEM|EX_MEM_ALU_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(8));

-- Location: LCCOMB_X39_Y31_N12
\RegF0|READ_U_0|MUX1_32_1|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(8))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(8),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~17_combout\);

-- Location: LCCOMB_X38_Y28_N0
\RegF0|READ_U_0|MUX1_32_1|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(8)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(8))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux23~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux23~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~18_combout\);

-- Location: LCCOMB_X46_Y24_N14
\RegF0|READ_U_0|MUX1_32_1|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(8)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(8) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(8),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~7_combout\);

-- Location: LCCOMB_X45_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~8_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux23~7_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(8)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(8) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux23~7_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~8_combout\);

-- Location: LCCOMB_X42_Y29_N14
\RegF0|READ_U_0|MUX1_32_1|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(8)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(8) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~0_combout\);

-- Location: LCCOMB_X43_Y29_N24
\RegF0|READ_U_0|MUX1_32_1|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(8))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(8)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(8),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux23~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~1_combout\);

-- Location: LCCOMB_X45_Y23_N10
\RegF0|READ_U_0|MUX1_32_1|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~2_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(8))))) # (!\IF_ID|IF_ID_Instruction\(19) & (!\IF_ID|IF_ID_Instruction\(18) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~2_combout\);

-- Location: LCCOMB_X44_Y23_N22
\RegF0|READ_U_0|MUX1_32_1|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(8)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(8))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux23~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~3_combout\);

-- Location: LCCOMB_X47_Y27_N2
\RegF0|READ_U_0|MUX1_32_1|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(8))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(8),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~4_combout\);

-- Location: LCCOMB_X43_Y28_N22
\RegF0|READ_U_0|MUX1_32_1|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux23~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(8))) # (!\IF_ID|IF_ID_Instruction\(18)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux23~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~5_combout\);

-- Location: LCCOMB_X44_Y28_N6
\RegF0|READ_U_0|MUX1_32_1|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~3_combout\) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((!\IF_ID|IF_ID_Instruction\(17) & 
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux23~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux23~5_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~6_combout\);

-- Location: LCCOMB_X44_Y28_N4
\RegF0|READ_U_0|MUX1_32_1|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~9_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~6_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux23~8_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux23~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux23~8_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux23~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux23~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~9_combout\);

-- Location: LCCOMB_X36_Y25_N18
\RegF0|READ_U_0|MUX1_32_1|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(8)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~10_combout\);

-- Location: LCCOMB_X37_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(8)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(8))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux23~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~11_combout\);

-- Location: LCCOMB_X44_Y22_N18
\RegF0|READ_U_0|MUX1_32_1|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(8))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~12_combout\);

-- Location: LCCOMB_X43_Y22_N14
\RegF0|READ_U_0|MUX1_32_1|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(8)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(8))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(8),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux23~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~13_combout\);

-- Location: LCCOMB_X42_Y22_N20
\RegF0|READ_U_0|MUX1_32_1|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux23~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(8)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux23~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(8),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~14_combout\);

-- Location: LCCOMB_X42_Y25_N28
\RegF0|READ_U_0|MUX1_32_1|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(8)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(8))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux23~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(8),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(8),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~15_combout\);

-- Location: LCCOMB_X38_Y25_N4
\RegF0|READ_U_0|MUX1_32_1|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux23~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux23~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux23~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~16_combout\);

-- Location: LCCOMB_X37_Y32_N22
\RegF0|READ_U_0|MUX1_32_1|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux23~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux23~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux23~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux23~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux23~9_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux23~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux23~9_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux23~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux23~19_combout\);

-- Location: FF_X37_Y32_N23
\ID_EX|ID_EX_read_data_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux23~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(8));

-- Location: LCCOMB_X37_Y28_N22
\Mux1_4to1|MUX2_2_1|Y[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[8]~16_combout\ = (\FWD_U|FWD_B\(1) & (\EX_MEM|EX_MEM_ALU_result\(8))) # (!\FWD_U|FWD_B\(1) & (((\ID_EX|ID_EX_read_data_2\(8) & !\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(8),
	datab => \ID_EX|ID_EX_read_data_2\(8),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[8]~16_combout\);

-- Location: LCCOMB_X37_Y28_N26
\EX_MEM|EX_MEM_write_data~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~8_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[8]~16_combout\) # (\Mux1_4to1|MUX2_2_1|Y[8]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[8]~16_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[8]~64_combout\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \EX_MEM|EX_MEM_write_data~8_combout\);

-- Location: FF_X37_Y28_N27
\EX_MEM|EX_MEM_write_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(8));

-- Location: LCCOMB_X37_Y30_N0
\Mux4_2to1|Y[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[7]~7_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(7)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(7),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(7),
	combout => \Mux4_2to1|Y[7]~7_combout\);

-- Location: FF_X40_Y31_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[7]~7_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(7));

-- Location: LCCOMB_X40_Y31_N24
\RegF0|READ_U_0|MUX0_32_1|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (\IF_ID|IF_ID_Instruction\(22))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(7))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~17_combout\);

-- Location: LCCOMB_X39_Y30_N10
\RegF0|READ_U_0|MUX0_32_1|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~18_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(7)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(7))))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux24~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux24~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~18_combout\);

-- Location: LCCOMB_X35_Y26_N8
\RegF0|READ_U_0|MUX0_32_1|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~0_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(7)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~0_combout\);

-- Location: LCCOMB_X36_Y26_N10
\RegF0|READ_U_0|MUX0_32_1|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux24~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(7))) # (!\IF_ID|IF_ID_Instruction\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux24~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~1_combout\);

-- Location: LCCOMB_X44_Y24_N28
\RegF0|READ_U_0|MUX0_32_1|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(7)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(7) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~12_combout\);

-- Location: LCCOMB_X43_Y24_N28
\RegF0|READ_U_0|MUX0_32_1|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(7))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(7)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~13_combout\);

-- Location: LCCOMB_X42_Y24_N18
\RegF0|READ_U_0|MUX0_32_1|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(7))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(7),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux24~13_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~14_combout\);

-- Location: LCCOMB_X42_Y25_N22
\RegF0|READ_U_0|MUX0_32_1|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(7)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(7))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~15_combout\);

-- Location: LCCOMB_X46_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(7)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(7),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~9_combout\);

-- Location: LCCOMB_X45_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(7))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(7)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(7),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~10_combout\);

-- Location: LCCOMB_X45_Y23_N24
\RegF0|READ_U_0|MUX0_32_1|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(7)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(7) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(7),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~2_combout\);

-- Location: LCCOMB_X44_Y23_N8
\RegF0|READ_U_0|MUX0_32_1|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(7))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(7)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(7),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~3_combout\);

-- Location: LCCOMB_X42_Y29_N28
\RegF0|READ_U_0|MUX0_32_1|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~4_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(7))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(7),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(7),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~4_combout\);

-- Location: LCCOMB_X43_Y29_N12
\RegF0|READ_U_0|MUX0_32_1|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(7))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(7)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(7),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~5_combout\);

-- Location: LCCOMB_X47_Y27_N8
\RegF0|READ_U_0|MUX0_32_1|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(7)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(7) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(7),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(7),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~6_combout\);

-- Location: LCCOMB_X43_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~6_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(7))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~6_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(7)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(7),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(7),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~7_combout\);

-- Location: LCCOMB_X43_Y27_N2
\RegF0|READ_U_0|MUX0_32_1|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~8_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~5_combout\) # ((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((!\IF_ID|IF_ID_Instruction\(21) & 
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux24~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~8_combout\);

-- Location: LCCOMB_X43_Y27_N24
\RegF0|READ_U_0|MUX0_32_1|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~8_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux24~10_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux24~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux24~10_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux24~3_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~11_combout\);

-- Location: LCCOMB_X42_Y27_N4
\RegF0|READ_U_0|MUX0_32_1|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux24~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux24~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux24~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~16_combout\);

-- Location: LCCOMB_X37_Y30_N18
\RegF0|READ_U_0|MUX0_32_1|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux24~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux24~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux24~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux24~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux24~1_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux24~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux24~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux24~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux24~19_combout\);

-- Location: FF_X37_Y30_N19
\ID_EX|ID_EX_read_data_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux24~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(7));

-- Location: LCCOMB_X37_Y30_N16
\Mux0_4to1|MUX2_2_1|Y[7]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[7]~15_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[7]~7_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & (\ID_EX|ID_EX_read_data_1\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \ID_EX|ID_EX_read_data_1\(7),
	datad => \Mux4_2to1|Y[7]~7_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[7]~15_combout\);

-- Location: LCCOMB_X37_Y30_N6
\Mux0_4to1|MUX2_2_1|Y[7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(7))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[7]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|FWD_A\(1),
	datac => \EX_MEM|EX_MEM_ALU_result\(7),
	datad => \Mux0_4to1|MUX2_2_1|Y[7]~15_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[7]~16_combout\);

-- Location: LCCOMB_X37_Y30_N30
\Mux1_2to1|Y[7]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[7]~4_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(7))) # (!\Control_U|ALUSrc~q\ & (((!\FWD_U|FWD_B\(1) & \Mux4_2to1|Y[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(7),
	datab => \Control_U|ALUSrc~q\,
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[7]~7_combout\,
	combout => \Mux1_2to1|Y[7]~4_combout\);

-- Location: LCCOMB_X37_Y30_N8
\Mux1_2to1|Y[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[7]~5_combout\ = (\Control_U|ALUSrc~q\ & (\Mux1_2to1|Y[7]~4_combout\)) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[7]~14_combout\) # ((\Mux1_2to1|Y[7]~4_combout\ & \FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[7]~4_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[7]~14_combout\,
	combout => \Mux1_2to1|Y[7]~5_combout\);

-- Location: LCCOMB_X37_Y30_N26
\ALU_exc|ALU_result~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~21_combout\ = (\Mux0_4to1|MUX2_2_1|Y[7]~16_combout\) # ((\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(7)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[7]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[7]~16_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[7]~15_combout\,
	datad => \ID_EX|ID_EX_extend_value\(7),
	combout => \ALU_exc|ALU_result~21_combout\);

-- Location: LCCOMB_X36_Y29_N10
\ALU_exc|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux24~0_combout\ = (\ALU_exc|Mux20~1_combout\ & (((\ALU_exc|Add0~29_combout\) # (!\ALU_exc|Mux20~0_combout\)))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~21_combout\ & (\ALU_exc|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|ALU_result~21_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Mux20~0_combout\,
	datad => \ALU_exc|Add0~29_combout\,
	combout => \ALU_exc|Mux24~0_combout\);

-- Location: LCCOMB_X36_Y29_N24
\ALU_exc|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux24~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ & (\ALU_exc|Mux24~0_combout\ $ (((!\ALU_exc|Mux20~3_combout\ & \Mux1_2to1|Y[7]~5_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ & (\ALU_exc|Mux24~0_combout\ & 
-- ((\ALU_exc|Mux20~3_combout\) # (\Mux1_2to1|Y[7]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[7]~16_combout\,
	datab => \ALU_exc|Mux20~3_combout\,
	datac => \Mux1_2to1|Y[7]~5_combout\,
	datad => \ALU_exc|Mux24~0_combout\,
	combout => \ALU_exc|Mux24~1_combout\);

-- Location: LCCOMB_X36_Y29_N0
\EX_MEM|EX_MEM_ALU_result~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~9_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux24~1_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~9_combout\);

-- Location: FF_X36_Y29_N1
\EX_MEM|EX_MEM_ALU_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(7));

-- Location: LCCOMB_X32_Y30_N12
\Mux4_2to1|Y[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[6]~6_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(6)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(6),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(6),
	combout => \Mux4_2to1|Y[6]~6_combout\);

-- Location: LCCOMB_X38_Y30_N10
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[6]~feeder_combout\ = \Mux4_2to1|Y[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4_2to1|Y[6]~6_combout\,
	combout => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[6]~feeder_combout\);

-- Location: FF_X38_Y30_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[6]~feeder_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(6));

-- Location: LCCOMB_X39_Y30_N30
\RegF0|READ_U_0|MUX0_32_1|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(6))))) # (!\IF_ID|IF_ID_Instruction\(21) & (!\IF_ID|IF_ID_Instruction\(22) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~17_combout\);

-- Location: LCCOMB_X39_Y30_N2
\RegF0|READ_U_0|MUX0_32_1|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux25~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(6)) # ((!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(6) & \IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(6),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(6),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux25~17_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~18_combout\);

-- Location: LCCOMB_X46_Y30_N20
\RegF0|READ_U_0|MUX0_32_1|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (\IF_ID|IF_ID_Instruction\(23))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(6))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~7_combout\);

-- Location: LCCOMB_X45_Y30_N0
\RegF0|READ_U_0|MUX0_32_1|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~8_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux25~7_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(6))) # (!\IF_ID|IF_ID_Instruction\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~7_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux25~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~8_combout\);

-- Location: LCCOMB_X47_Y26_N20
\RegF0|READ_U_0|MUX0_32_1|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(6)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(6) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~2_combout\);

-- Location: LCCOMB_X46_Y26_N16
\RegF0|READ_U_0|MUX0_32_1|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~3_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux25~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(6)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~2_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(6) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux25~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~3_combout\);

-- Location: LCCOMB_X47_Y27_N4
\RegF0|READ_U_0|MUX0_32_1|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(6)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(6) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(6),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~4_combout\);

-- Location: LCCOMB_X45_Y27_N24
\RegF0|READ_U_0|MUX0_32_1|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux25~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(6)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(6) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(6),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux25~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~5_combout\);

-- Location: LCCOMB_X45_Y27_N0
\RegF0|READ_U_0|MUX0_32_1|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux25~3_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux25~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux25~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~6_combout\);

-- Location: LCCOMB_X44_Y30_N24
\RegF0|READ_U_0|MUX0_32_1|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~0_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(6)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(6) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~0_combout\);

-- Location: LCCOMB_X43_Y29_N18
\RegF0|READ_U_0|MUX0_32_1|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux25~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(6))) # (!\IF_ID|IF_ID_Instruction\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux25~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(6),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(6),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~1_combout\);

-- Location: LCCOMB_X45_Y29_N20
\RegF0|READ_U_0|MUX0_32_1|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux25~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux25~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux25~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux25~8_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux25~6_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux25~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~9_combout\);

-- Location: LCCOMB_X34_Y24_N28
\RegF0|READ_U_0|MUX0_32_1|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(6)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(6),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~10_combout\);

-- Location: LCCOMB_X35_Y25_N4
\RegF0|READ_U_0|MUX0_32_1|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux25~10_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(6))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~10_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(6)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(6),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux25~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~11_combout\);

-- Location: LCCOMB_X44_Y22_N16
\RegF0|READ_U_0|MUX0_32_1|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(6)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(6) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(6),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(6),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~12_combout\);

-- Location: LCCOMB_X43_Y22_N20
\RegF0|READ_U_0|MUX0_32_1|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux25~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(6))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(6)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux25~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~13_combout\);

-- Location: LCCOMB_X41_Y22_N28
\RegF0|READ_U_0|MUX0_32_1|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux25~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(6) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(6),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux25~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~14_combout\);

-- Location: LCCOMB_X42_Y26_N26
\RegF0|READ_U_0|MUX0_32_1|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux25~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(6)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(6))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(6),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(6),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux25~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~15_combout\);

-- Location: LCCOMB_X32_Y30_N28
\RegF0|READ_U_0|MUX0_32_1|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux25~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux25~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux25~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~16_combout\);

-- Location: LCCOMB_X32_Y30_N18
\RegF0|READ_U_0|MUX0_32_1|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux25~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux25~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux25~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux25~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux25~9_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux25~18_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux25~9_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux25~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux25~19_combout\);

-- Location: FF_X32_Y30_N19
\ID_EX|ID_EX_read_data_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux25~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(6));

-- Location: LCCOMB_X32_Y30_N0
\Mux0_4to1|MUX2_2_1|Y[6]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[6]~13_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[6]~6_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & (\ID_EX|ID_EX_read_data_1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(6),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[6]~6_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[6]~13_combout\);

-- Location: LCCOMB_X32_Y30_N6
\Mux0_4to1|MUX2_2_1|Y[6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(6))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_ALU_result\(6),
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux0_4to1|MUX2_2_1|Y[6]~13_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[6]~14_combout\);

-- Location: LCCOMB_X32_Y30_N2
\Mux1_2to1|Y[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[6]~9_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(6))) # (!\Control_U|ALUSrc~q\ & (((!\FWD_U|FWD_B\(1) & \Mux4_2to1|Y[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(6),
	datab => \FWD_U|FWD_B\(1),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux4_2to1|Y[6]~6_combout\,
	combout => \Mux1_2to1|Y[6]~9_combout\);

-- Location: LCCOMB_X32_Y30_N8
\Mux1_2to1|Y[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[6]~10_combout\ = (\Control_U|ALUSrc~q\ & (((\Mux1_2to1|Y[6]~9_combout\)))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[6]~12_combout\) # ((\FWD_U|FWD_B[0]~7_combout\ & \Mux1_2to1|Y[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[6]~12_combout\,
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_2to1|Y[6]~9_combout\,
	combout => \Mux1_2to1|Y[6]~10_combout\);

-- Location: LCCOMB_X32_Y30_N14
\ALU_exc|ALU_result~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~24_combout\ = (\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(6))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(6),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[6]~13_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[6]~14_combout\,
	combout => \ALU_exc|ALU_result~24_combout\);

-- Location: LCCOMB_X32_Y30_N24
\ALU_exc|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux25~0_combout\ = (\ALU_exc|Mux20~1_combout\ & (((\ALU_exc|Add0~27_combout\)) # (!\ALU_exc|Mux20~0_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux20~0_combout\ & (\ALU_exc|ALU_result~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~1_combout\,
	datab => \ALU_exc|Mux20~0_combout\,
	datac => \ALU_exc|ALU_result~24_combout\,
	datad => \ALU_exc|Add0~27_combout\,
	combout => \ALU_exc|Mux25~0_combout\);

-- Location: LCCOMB_X32_Y30_N30
\ALU_exc|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux25~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & (\ALU_exc|Mux25~0_combout\ $ (((!\ALU_exc|Mux20~3_combout\ & \Mux1_2to1|Y[6]~10_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & (\ALU_exc|Mux25~0_combout\ & 
-- ((\ALU_exc|Mux20~3_combout\) # (\Mux1_2to1|Y[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[6]~14_combout\,
	datab => \ALU_exc|Mux20~3_combout\,
	datac => \Mux1_2to1|Y[6]~10_combout\,
	datad => \ALU_exc|Mux25~0_combout\,
	combout => \ALU_exc|Mux25~1_combout\);

-- Location: LCCOMB_X32_Y29_N0
\EX_MEM|EX_MEM_ALU_result~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~8_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux25~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~8_combout\);

-- Location: FF_X32_Y29_N1
\EX_MEM|EX_MEM_ALU_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(6));

-- Location: LCCOMB_X37_Y33_N2
\Mux4_2to1|Y[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[5]~5_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(5)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_ALU_result\(5),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(5),
	combout => \Mux4_2to1|Y[5]~5_combout\);

-- Location: FF_X35_Y26_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[5]~5_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(5));

-- Location: LCCOMB_X35_Y26_N18
\RegF0|READ_U_0|MUX1_32_1|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~0_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(5)))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~0_combout\);

-- Location: LCCOMB_X37_Y26_N28
\RegF0|READ_U_0|MUX1_32_1|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux26~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(5))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux26~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~1_combout\);

-- Location: LCCOMB_X39_Y31_N30
\RegF0|READ_U_0|MUX1_32_1|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(5)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~17_combout\);

-- Location: LCCOMB_X39_Y31_N0
\RegF0|READ_U_0|MUX1_32_1|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux26~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(5)) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(5) & \IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux26~17_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(5),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~18_combout\);

-- Location: LCCOMB_X44_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(5))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~12_combout\);

-- Location: LCCOMB_X42_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(5)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(5))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(5),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~13_combout\);

-- Location: LCCOMB_X42_Y23_N8
\RegF0|READ_U_0|MUX1_32_1|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~13_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(5))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~14_combout\);

-- Location: LCCOMB_X42_Y26_N8
\RegF0|READ_U_0|MUX1_32_1|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(5))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(5)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(5),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~15_combout\);

-- Location: LCCOMB_X46_Y30_N10
\RegF0|READ_U_0|MUX1_32_1|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(5))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~9_combout\);

-- Location: LCCOMB_X45_Y30_N26
\RegF0|READ_U_0|MUX1_32_1|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(5)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(5))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(5),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~10_combout\);

-- Location: LCCOMB_X47_Y26_N30
\RegF0|READ_U_0|MUX1_32_1|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(5)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~2_combout\);

-- Location: LCCOMB_X46_Y26_N10
\RegF0|READ_U_0|MUX1_32_1|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~3_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux26~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(5))) # (!\IF_ID|IF_ID_Instruction\(18)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~2_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux26~2_combout\,
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(5),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(5),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~3_combout\);

-- Location: LCCOMB_X47_Y27_N30
\RegF0|READ_U_0|MUX1_32_1|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(5))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(5),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~6_combout\);

-- Location: LCCOMB_X44_Y26_N6
\RegF0|READ_U_0|MUX1_32_1|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(5)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(5))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(5),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~7_combout\);

-- Location: LCCOMB_X44_Y30_N30
\RegF0|READ_U_0|MUX1_32_1|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(5)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(5) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(5),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(5),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~4_combout\);

-- Location: LCCOMB_X43_Y29_N26
\RegF0|READ_U_0|MUX1_32_1|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~5_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(5)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(5))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(5),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(5),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~5_combout\);

-- Location: LCCOMB_X44_Y26_N8
\RegF0|READ_U_0|MUX1_32_1|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~8_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16)) # (\RegF0|READ_U_0|MUX1_32_1|Mux26~5_combout\)))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux26~7_combout\ & 
-- (!\IF_ID|IF_ID_Instruction\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux26~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~5_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~8_combout\);

-- Location: LCCOMB_X45_Y26_N24
\RegF0|READ_U_0|MUX1_32_1|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~8_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux26~10_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux26~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux26~10_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux26~3_combout\,
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~8_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~11_combout\);

-- Location: LCCOMB_X45_Y26_N14
\RegF0|READ_U_0|MUX1_32_1|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\) # (\RegF0|READ_U_0|MUX1_32_1|Mux26~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux26~15_combout\ & (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux26~15_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~16_combout\);

-- Location: LCCOMB_X37_Y33_N6
\RegF0|READ_U_0|MUX1_32_1|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux26~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux26~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux26~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux26~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux26~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux26~18_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux26~19_combout\);

-- Location: LCCOMB_X37_Y33_N22
\ID_EX|ID_EX_read_data_2[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[5]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux26~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux26~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[5]~feeder_combout\);

-- Location: FF_X37_Y33_N23
\ID_EX|ID_EX_read_data_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(5));

-- Location: LCCOMB_X37_Y33_N8
\Mux1_4to1|MUX2_2_1|Y[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[5]~10_combout\ = (\FWD_U|FWD_B\(1) & (((\EX_MEM|EX_MEM_ALU_result\(5))))) # (!\FWD_U|FWD_B\(1) & (\ID_EX|ID_EX_read_data_2\(5) & ((!\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_2\(5),
	datab => \EX_MEM|EX_MEM_ALU_result\(5),
	datac => \FWD_U|FWD_B\(1),
	datad => \FWD_U|FWD_B[0]~7_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[5]~10_combout\);

-- Location: LCCOMB_X37_Y33_N0
\Mux1_2to1|Y[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[5]~13_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(5))) # (!\Control_U|ALUSrc~q\ & (((!\FWD_U|FWD_B\(1) & \Mux4_2to1|Y[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ID_EX|ID_EX_extend_value\(5),
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[5]~5_combout\,
	combout => \Mux1_2to1|Y[5]~13_combout\);

-- Location: LCCOMB_X37_Y33_N30
\Mux1_2to1|Y[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[5]~14_combout\ = (\Control_U|ALUSrc~q\ & (((\Mux1_2to1|Y[5]~13_combout\)))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[5]~10_combout\) # ((\FWD_U|FWD_B[0]~7_combout\ & \Mux1_2to1|Y[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \FWD_U|FWD_B[0]~7_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[5]~10_combout\,
	datad => \Mux1_2to1|Y[5]~13_combout\,
	combout => \Mux1_2to1|Y[5]~14_combout\);

-- Location: LCCOMB_X37_Y33_N4
\ALU_exc|ALU_result~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~26_combout\ = (\Mux0_4to1|MUX2_2_1|Y[5]~12_combout\) # ((\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(5)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[5]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[5]~11_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[5]~12_combout\,
	datac => \Control_U|ALUSrc~q\,
	datad => \ID_EX|ID_EX_extend_value\(5),
	combout => \ALU_exc|ALU_result~26_combout\);

-- Location: LCCOMB_X37_Y33_N10
\ALU_exc|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux26~0_combout\ = (\ALU_exc|Mux20~1_combout\ & (((\ALU_exc|Add0~25_combout\)) # (!\ALU_exc|Mux20~0_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux20~0_combout\ & (\ALU_exc|ALU_result~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~1_combout\,
	datab => \ALU_exc|Mux20~0_combout\,
	datac => \ALU_exc|ALU_result~26_combout\,
	datad => \ALU_exc|Add0~25_combout\,
	combout => \ALU_exc|Mux26~0_combout\);

-- Location: LCCOMB_X37_Y33_N28
\ALU_exc|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux26~1_combout\ = (\Mux1_2to1|Y[5]~14_combout\ & (\ALU_exc|Mux26~0_combout\ $ (((\Mux0_4to1|MUX2_2_1|Y[5]~12_combout\ & !\ALU_exc|Mux20~3_combout\))))) # (!\Mux1_2to1|Y[5]~14_combout\ & (\ALU_exc|Mux26~0_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[5]~12_combout\) # (\ALU_exc|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[5]~14_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[5]~12_combout\,
	datac => \ALU_exc|Mux20~3_combout\,
	datad => \ALU_exc|Mux26~0_combout\,
	combout => \ALU_exc|Mux26~1_combout\);

-- Location: LCCOMB_X37_Y33_N20
\EX_MEM|EX_MEM_ALU_result~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~7_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux26~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~7_combout\);

-- Location: FF_X37_Y33_N21
\EX_MEM|EX_MEM_ALU_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(5));

-- Location: LCCOMB_X34_Y33_N8
\Mux4_2to1|Y[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[4]~4_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(4)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(4),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(4),
	combout => \Mux4_2to1|Y[4]~4_combout\);

-- Location: LCCOMB_X44_Y22_N20
\RegF0|READ_U_0|MUX0_32_1|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(4)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(4) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~12_combout\);

-- Location: LCCOMB_X43_Y22_N16
\RegF0|READ_U_0|MUX0_32_1|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux27~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(4)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(4))))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux27~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(4),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(4),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~13_combout\);

-- Location: LCCOMB_X43_Y23_N4
\RegF0|READ_U_0|MUX0_32_1|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux27~13_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux27~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(4),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~14_combout\);

-- Location: LCCOMB_X42_Y26_N14
\RegF0|READ_U_0|MUX0_32_1|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux27~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(4)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(4))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux27~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~15_combout\);

-- Location: LCCOMB_X34_Y24_N12
\RegF0|READ_U_0|MUX0_32_1|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(4)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(4),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~10_combout\);

-- Location: LCCOMB_X35_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux27~10_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(4))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~10_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(4)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux27~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~11_combout\);

-- Location: LCCOMB_X34_Y26_N16
\RegF0|READ_U_0|MUX0_32_1|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux27~11_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux27~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux27~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~16_combout\);

-- Location: LCCOMB_X44_Y30_N20
\RegF0|READ_U_0|MUX0_32_1|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~0_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(4)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(4) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(4),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~0_combout\);

-- Location: LCCOMB_X43_Y30_N22
\RegF0|READ_U_0|MUX0_32_1|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux27~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(4)) # (!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(4) & ((\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux27~0_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~1_combout\);

-- Location: LCCOMB_X47_Y26_N8
\RegF0|READ_U_0|MUX0_32_1|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~2_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(4)))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~2_combout\);

-- Location: LCCOMB_X46_Y26_N8
\RegF0|READ_U_0|MUX0_32_1|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~3_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux27~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(4)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~2_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(4) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(4),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux27~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~3_combout\);

-- Location: LCCOMB_X47_Y27_N20
\RegF0|READ_U_0|MUX0_32_1|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(4)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(4) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~4_combout\);

-- Location: LCCOMB_X46_Y27_N28
\RegF0|READ_U_0|MUX0_32_1|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux27~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(4)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(4) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux27~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~5_combout\);

-- Location: LCCOMB_X46_Y27_N20
\RegF0|READ_U_0|MUX0_32_1|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux27~3_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux27~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux27~3_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux27~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~6_combout\);

-- Location: LCCOMB_X46_Y30_N8
\RegF0|READ_U_0|MUX0_32_1|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(4)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(4),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~7_combout\);

-- Location: LCCOMB_X45_Y30_N8
\RegF0|READ_U_0|MUX0_32_1|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux27~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(4))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(4)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(4),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(4),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux27~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~8_combout\);

-- Location: LCCOMB_X46_Y33_N12
\RegF0|READ_U_0|MUX0_32_1|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux27~6_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux27~8_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~6_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux27~1_combout\)))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux27~1_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux27~6_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux27~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~9_combout\);

-- Location: LCCOMB_X39_Y30_N26
\RegF0|READ_U_0|MUX0_32_1|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(4)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(4),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(4),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~17_combout\);

-- Location: LCCOMB_X39_Y33_N30
\RegF0|READ_U_0|MUX0_32_1|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux27~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(4)) # ((!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(4) & \IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(4),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(4),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux27~17_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~18_combout\);

-- Location: LCCOMB_X35_Y33_N26
\RegF0|READ_U_0|MUX0_32_1|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux27~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux27~16_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux27~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux27~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux27~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux27~16_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux27~9_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux27~18_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux27~19_combout\);

-- Location: FF_X35_Y33_N27
\ID_EX|ID_EX_read_data_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux27~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(4));

-- Location: LCCOMB_X34_Y33_N10
\Mux0_4to1|MUX2_2_1|Y[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[4]~9_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & (\Mux4_2to1|Y[4]~4_combout\)) # (!\FWD_U|FWD_A[0]~7_combout\ & ((\ID_EX|ID_EX_read_data_1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \Mux4_2to1|Y[4]~4_combout\,
	datad => \ID_EX|ID_EX_read_data_1\(4),
	combout => \Mux0_4to1|MUX2_2_1|Y[4]~9_combout\);

-- Location: LCCOMB_X34_Y33_N28
\Mux0_4to1|MUX2_2_1|Y[4]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(4))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(4),
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux0_4to1|MUX2_2_1|Y[4]~9_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[4]~10_combout\);

-- Location: LCCOMB_X34_Y33_N20
\Mux1_2to1|Y[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[4]~11_combout\ = (\Control_U|ALUSrc~q\ & (((\ID_EX|ID_EX_extend_value\(4))))) # (!\Control_U|ALUSrc~q\ & (\Mux4_2to1|Y[4]~4_combout\ & ((!\FWD_U|FWD_B\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[4]~4_combout\,
	datab => \ID_EX|ID_EX_extend_value\(4),
	datac => \Control_U|ALUSrc~q\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_2to1|Y[4]~11_combout\);

-- Location: LCCOMB_X34_Y33_N18
\Mux1_2to1|Y[4]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[4]~12_combout\ = (\Control_U|ALUSrc~q\ & (((\Mux1_2to1|Y[4]~11_combout\)))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[4]~8_combout\) # ((\FWD_U|FWD_B[0]~7_combout\ & \Mux1_2to1|Y[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[4]~8_combout\,
	datad => \Mux1_2to1|Y[4]~11_combout\,
	combout => \Mux1_2to1|Y[4]~12_combout\);

-- Location: LCCOMB_X34_Y33_N16
\ALU_exc|ALU_result~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~25_combout\ = (\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\) # ((\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(4)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[4]~9_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(4),
	datad => \Mux0_4to1|MUX2_2_1|Y[4]~10_combout\,
	combout => \ALU_exc|ALU_result~25_combout\);

-- Location: LCCOMB_X34_Y32_N24
\ALU_exc|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux27~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Add0~23_combout\)) # (!\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|ALU_result~25_combout\))))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~23_combout\,
	datad => \ALU_exc|ALU_result~25_combout\,
	combout => \ALU_exc|Mux27~0_combout\);

-- Location: LCCOMB_X34_Y32_N22
\ALU_exc|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux27~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ & (\ALU_exc|Mux27~0_combout\ $ (((\Mux1_2to1|Y[4]~12_combout\ & !\ALU_exc|Mux20~3_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ & (\ALU_exc|Mux27~0_combout\ & 
-- ((\Mux1_2to1|Y[4]~12_combout\) # (\ALU_exc|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[4]~10_combout\,
	datab => \Mux1_2to1|Y[4]~12_combout\,
	datac => \ALU_exc|Mux20~3_combout\,
	datad => \ALU_exc|Mux27~0_combout\,
	combout => \ALU_exc|Mux27~1_combout\);

-- Location: LCCOMB_X35_Y31_N30
\EX_MEM|EX_MEM_ALU_result~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~34_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (((\ALUctrl_0|ALU_Ctrl\(2)) # (!\ALUctrl_0|ALU_Ctrl\(1))) # (!\ALUctrl_0|ALU_Ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(0),
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \ALUctrl_0|ALU_Ctrl\(1),
	combout => \EX_MEM|EX_MEM_ALU_result~34_combout\);

-- Location: LCCOMB_X34_Y32_N2
\EX_MEM|EX_MEM_ALU_result~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~6_combout\ = (\EX_MEM|EX_MEM_ALU_result~34_combout\ & ((\ALU_exc|Mux20~5_combout\ & ((\ALU_exc|LessThan0~62_combout\))) # (!\ALU_exc|Mux20~5_combout\ & (\ALU_exc|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux27~1_combout\,
	datab => \EX_MEM|EX_MEM_ALU_result~34_combout\,
	datac => \ALU_exc|LessThan0~62_combout\,
	datad => \ALU_exc|Mux20~5_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~6_combout\);

-- Location: FF_X34_Y32_N3
\EX_MEM|EX_MEM_ALU_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(4));

-- Location: LCCOMB_X32_Y33_N18
\Mux4_2to1|Y[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[3]~3_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(3)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(3),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(3),
	combout => \Mux4_2to1|Y[3]~3_combout\);

-- Location: FF_X35_Y26_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[3]~3_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(3));

-- Location: LCCOMB_X35_Y26_N28
\RegF0|READ_U_0|MUX0_32_1|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(3)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(3) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(3),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~0_combout\);

-- Location: LCCOMB_X36_Y26_N18
\RegF0|READ_U_0|MUX0_32_1|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux28~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(3))) # (!\IF_ID|IF_ID_Instruction\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux28~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~1_combout\);

-- Location: LCCOMB_X46_Y30_N4
\RegF0|READ_U_0|MUX0_32_1|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(3)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~9_combout\);

-- Location: LCCOMB_X45_Y30_N4
\RegF0|READ_U_0|MUX0_32_1|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~10_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux28~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(3)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~9_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(3) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux28~9_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~10_combout\);

-- Location: LCCOMB_X44_Y30_N4
\RegF0|READ_U_0|MUX0_32_1|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~4_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(3)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(3) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~4_combout\);

-- Location: LCCOMB_X43_Y30_N0
\RegF0|READ_U_0|MUX0_32_1|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(3))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(3)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(3),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~5_combout\);

-- Location: LCCOMB_X47_Y27_N24
\RegF0|READ_U_0|MUX0_32_1|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(3)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(3) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(3),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~6_combout\);

-- Location: LCCOMB_X46_Y27_N12
\RegF0|READ_U_0|MUX0_32_1|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~6_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(3))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~6_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(3)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(3),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~7_combout\);

-- Location: LCCOMB_X46_Y33_N8
\RegF0|READ_U_0|MUX0_32_1|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~8_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~5_combout\) # ((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux28~7_combout\ & 
-- !\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux28~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux28~7_combout\,
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~8_combout\);

-- Location: LCCOMB_X47_Y26_N4
\RegF0|READ_U_0|MUX0_32_1|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(3)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(3) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(3),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~2_combout\);

-- Location: LCCOMB_X46_Y26_N24
\RegF0|READ_U_0|MUX0_32_1|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(3))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(3)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~3_combout\);

-- Location: LCCOMB_X46_Y33_N2
\RegF0|READ_U_0|MUX0_32_1|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~8_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux28~10_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux28~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux28~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux28~8_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~11_combout\);

-- Location: LCCOMB_X44_Y24_N12
\RegF0|READ_U_0|MUX0_32_1|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(3))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~12_combout\);

-- Location: LCCOMB_X42_Y24_N14
\RegF0|READ_U_0|MUX0_32_1|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~13_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux28~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(3)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~12_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(3) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(3),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux28~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(3),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~13_combout\);

-- Location: LCCOMB_X42_Y24_N2
\RegF0|READ_U_0|MUX0_32_1|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(3))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(3),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux28~13_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~14_combout\);

-- Location: LCCOMB_X42_Y26_N2
\RegF0|READ_U_0|MUX0_32_1|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(3)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(3))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(3),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~15_combout\);

-- Location: LCCOMB_X42_Y33_N22
\RegF0|READ_U_0|MUX0_32_1|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux28~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux28~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~16_combout\);

-- Location: LCCOMB_X39_Y33_N16
\RegF0|READ_U_0|MUX0_32_1|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(3))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(3),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(3),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~17_combout\);

-- Location: LCCOMB_X39_Y33_N18
\RegF0|READ_U_0|MUX0_32_1|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~18_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(3)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(3))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(3),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(3),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~18_combout\);

-- Location: LCCOMB_X32_Y33_N10
\RegF0|READ_U_0|MUX0_32_1|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux28~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux28~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux28~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux28~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux28~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux28~16_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~18_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux28~19_combout\);

-- Location: LCCOMB_X32_Y33_N8
\ID_EX|ID_EX_read_data_1[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[3]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux28~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux28~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[3]~feeder_combout\);

-- Location: FF_X32_Y33_N9
\ID_EX|ID_EX_read_data_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(3));

-- Location: LCCOMB_X32_Y33_N2
\Mux0_4to1|MUX2_2_1|Y[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[3]~7_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[3]~3_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & (\ID_EX|ID_EX_read_data_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(3),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[3]~3_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[3]~7_combout\);

-- Location: LCCOMB_X32_Y33_N24
\Mux0_4to1|MUX2_2_1|Y[3]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(3))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FWD_U|FWD_A\(1),
	datac => \EX_MEM|EX_MEM_ALU_result\(3),
	datad => \Mux0_4to1|MUX2_2_1|Y[3]~7_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[3]~8_combout\);

-- Location: LCCOMB_X32_Y33_N0
\Mux1_2to1|Y[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[3]~3_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(3))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(3),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[3]~7_combout\,
	combout => \Mux1_2to1|Y[3]~3_combout\);

-- Location: LCCOMB_X32_Y33_N28
\ALU_exc|ALU_result~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~39_combout\ = (\Mux1_2to1|Y[3]~3_combout\) # ((\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(3))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(3),
	datab => \FWD_U|FWD_A\(1),
	datac => \Mux0_4to1|MUX2_2_1|Y[3]~7_combout\,
	datad => \Mux1_2to1|Y[3]~3_combout\,
	combout => \ALU_exc|ALU_result~39_combout\);

-- Location: LCCOMB_X32_Y33_N6
\ALU_exc|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux28~0_combout\ = (\ALU_exc|Mux20~1_combout\ & (((\ALU_exc|Add0~21_combout\)) # (!\ALU_exc|Mux20~0_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|ALU_result~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~1_combout\,
	datab => \ALU_exc|Mux20~0_combout\,
	datac => \ALU_exc|Add0~21_combout\,
	datad => \ALU_exc|ALU_result~39_combout\,
	combout => \ALU_exc|Mux28~0_combout\);

-- Location: LCCOMB_X32_Y33_N20
\ALU_exc|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux28~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ & (\ALU_exc|Mux28~0_combout\ $ (((\Mux1_2to1|Y[3]~3_combout\ & !\ALU_exc|Mux20~3_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ & (\ALU_exc|Mux28~0_combout\ & 
-- ((\Mux1_2to1|Y[3]~3_combout\) # (\ALU_exc|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[3]~8_combout\,
	datab => \Mux1_2to1|Y[3]~3_combout\,
	datac => \ALU_exc|Mux20~3_combout\,
	datad => \ALU_exc|Mux28~0_combout\,
	combout => \ALU_exc|Mux28~1_combout\);

-- Location: LCCOMB_X34_Y33_N24
\EX_MEM|EX_MEM_ALU_result~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~5_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \ALU_exc|Mux28~1_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~5_combout\);

-- Location: FF_X34_Y33_N25
\EX_MEM|EX_MEM_ALU_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(3));

-- Location: LCCOMB_X34_Y33_N14
\Mux4_2to1|Y[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[2]~2_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(2)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_ALU_result\(2),
	datac => \DataMEM0|altsyncram_component|auto_generated|q_a\(2),
	datad => \MEM_WB|MEM_WB_MemtoReg~q\,
	combout => \Mux4_2to1|Y[2]~2_combout\);

-- Location: FF_X47_Y27_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[2]~2_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(2));

-- Location: LCCOMB_X47_Y27_N6
\RegF0|READ_U_0|MUX1_32_1|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(2))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~4_combout\);

-- Location: LCCOMB_X43_Y27_N14
\RegF0|READ_U_0|MUX1_32_1|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux29~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(2)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(2) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux29~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~5_combout\);

-- Location: LCCOMB_X47_Y26_N14
\RegF0|READ_U_0|MUX1_32_1|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(2)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(2),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(2),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~2_combout\);

-- Location: LCCOMB_X46_Y26_N22
\RegF0|READ_U_0|MUX1_32_1|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(2)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(2))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~3_combout\);

-- Location: LCCOMB_X43_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~6_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~3_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux29~5_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~6_combout\);

-- Location: LCCOMB_X46_Y30_N30
\RegF0|READ_U_0|MUX1_32_1|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(2))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(2),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(2),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~7_combout\);

-- Location: LCCOMB_X45_Y30_N30
\RegF0|READ_U_0|MUX1_32_1|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(2)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(2))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~8_combout\);

-- Location: LCCOMB_X44_Y30_N22
\RegF0|READ_U_0|MUX1_32_1|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~0_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (\IF_ID|IF_ID_Instruction\(18))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(2)))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(2),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(2),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~0_combout\);

-- Location: LCCOMB_X43_Y30_N28
\RegF0|READ_U_0|MUX1_32_1|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(2))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(2)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~1_combout\);

-- Location: LCCOMB_X43_Y30_N4
\RegF0|READ_U_0|MUX1_32_1|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~9_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux29~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~8_combout\) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~6_combout\ & 
-- (((\IF_ID|IF_ID_Instruction\(17) & \RegF0|READ_U_0|MUX1_32_1|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux29~6_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux29~8_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~9_combout\);

-- Location: LCCOMB_X39_Y30_N4
\RegF0|READ_U_0|MUX1_32_1|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(2))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~17_combout\);

-- Location: LCCOMB_X35_Y33_N10
\RegF0|READ_U_0|MUX1_32_1|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(2)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(2))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux29~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(2),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(2),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~18_combout\);

-- Location: LCCOMB_X44_Y22_N26
\RegF0|READ_U_0|MUX1_32_1|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(2))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(2),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(2),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~12_combout\);

-- Location: LCCOMB_X43_Y22_N26
\RegF0|READ_U_0|MUX1_32_1|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(2)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(2))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~13_combout\);

-- Location: LCCOMB_X42_Y22_N18
\RegF0|READ_U_0|MUX1_32_1|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux29~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~14_combout\);

-- Location: LCCOMB_X42_Y26_N4
\RegF0|READ_U_0|MUX1_32_1|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(2))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(2)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(2),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~15_combout\);

-- Location: LCCOMB_X36_Y25_N10
\RegF0|READ_U_0|MUX1_32_1|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~10_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(2))))) # (!\IF_ID|IF_ID_Instruction\(17) & (!\IF_ID|IF_ID_Instruction\(16) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(2),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(2),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~10_combout\);

-- Location: LCCOMB_X35_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux29~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(2)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(2))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(2),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(2),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux29~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~11_combout\);

-- Location: LCCOMB_X34_Y25_N18
\RegF0|READ_U_0|MUX1_32_1|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux29~11_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux29~15_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux29~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~16_combout\);

-- Location: LCCOMB_X35_Y33_N0
\RegF0|READ_U_0|MUX1_32_1|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux29~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux29~16_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux29~18_combout\) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux29~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux29~9_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux29~9_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux29~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux29~16_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux29~19_combout\);

-- Location: FF_X35_Y33_N1
\ID_EX|ID_EX_read_data_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux29~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(2));

-- Location: LCCOMB_X35_Y33_N14
\Mux1_4to1|MUX2_2_1|Y[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[2]~4_combout\ = (\FWD_U|FWD_B[1]~1_combout\ & ((\FWD_U|FWD_B[1]~3_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(2)))) # (!\FWD_U|FWD_B[1]~3_combout\ & (\ID_EX|ID_EX_read_data_2\(2))))) # (!\FWD_U|FWD_B[1]~1_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~1_combout\,
	datab => \ID_EX|ID_EX_read_data_2\(2),
	datac => \EX_MEM|EX_MEM_ALU_result\(2),
	datad => \FWD_U|FWD_B[1]~3_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[2]~4_combout\);

-- Location: LCCOMB_X35_Y33_N20
\Mux1_4to1|MUX2_2_1|Y[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[2]~5_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[2]~4_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[2]~2_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[2]~4_combout\,
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[2]~2_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[2]~5_combout\);

-- Location: LCCOMB_X35_Y33_N18
\Mux1_2to1|Y[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[2]~2_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(2))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(2),
	datad => \Mux1_4to1|MUX2_2_1|Y[2]~5_combout\,
	combout => \Mux1_2to1|Y[2]~2_combout\);

-- Location: LCCOMB_X35_Y33_N24
\Mux0_4to1|MUX2_2_1|Y[2]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[2]~65_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(2))) # (!\FWD_U|FWD_A\(1) & (((\ID_EX|ID_EX_read_data_1\(2) & !\FWD_U|FWD_A[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \EX_MEM|EX_MEM_ALU_result\(2),
	datac => \ID_EX|ID_EX_read_data_1\(2),
	datad => \FWD_U|FWD_A[0]~7_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[2]~65_combout\);

-- Location: LCCOMB_X35_Y33_N16
\ALU_exc|ALU_result~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~20_combout\ = (\Mux0_4to1|MUX2_2_1|Y[2]~65_combout\) # ((\Mux1_2to1|Y[2]~2_combout\) # ((\Mux4_2to1|Y[2]~2_combout\ & \FWD_U|FWD_A[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[2]~2_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[2]~65_combout\,
	datac => \FWD_U|FWD_A[0]~8_combout\,
	datad => \Mux1_2to1|Y[2]~2_combout\,
	combout => \ALU_exc|ALU_result~20_combout\);

-- Location: LCCOMB_X35_Y33_N6
\ALU_exc|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux29~0_combout\ = (\ALU_exc|Mux20~1_combout\ & (((\ALU_exc|Add0~19_combout\)) # (!\ALU_exc|Mux20~0_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|ALU_result~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~1_combout\,
	datab => \ALU_exc|Mux20~0_combout\,
	datac => \ALU_exc|Add0~19_combout\,
	datad => \ALU_exc|ALU_result~20_combout\,
	combout => \ALU_exc|Mux29~0_combout\);

-- Location: LCCOMB_X35_Y33_N12
\ALU_exc|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux29~1_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux29~0_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux1_2to1|Y[2]~2_combout\ & (\Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ $ (\ALU_exc|Mux29~0_combout\))) # (!\Mux1_2to1|Y[2]~2_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ & \ALU_exc|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux1_2to1|Y[2]~2_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[2]~6_combout\,
	datad => \ALU_exc|Mux29~0_combout\,
	combout => \ALU_exc|Mux29~1_combout\);

-- Location: LCCOMB_X37_Y29_N14
\EX_MEM|EX_MEM_ALU_result~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~4_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((\ALU_exc|Mux29~1_combout\ & !\ALU_exc|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux29~1_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux20~5_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~4_combout\);

-- Location: FF_X37_Y29_N15
\EX_MEM|EX_MEM_ALU_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(2));

-- Location: LCCOMB_X35_Y30_N2
\Mux4_2to1|Y[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[1]~1_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(1)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(1),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(1),
	combout => \Mux4_2to1|Y[1]~1_combout\);

-- Location: FF_X35_Y26_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[1]~1_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(1));

-- Location: LCCOMB_X35_Y26_N14
\RegF0|READ_U_0|MUX1_32_1|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~0_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(1)))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~0_combout\);

-- Location: LCCOMB_X39_Y26_N0
\RegF0|READ_U_0|MUX1_32_1|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux30~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(1))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux30~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~1_combout\);

-- Location: LCCOMB_X39_Y30_N14
\RegF0|READ_U_0|MUX1_32_1|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(1)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~17_combout\);

-- Location: LCCOMB_X39_Y30_N8
\RegF0|READ_U_0|MUX1_32_1|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux30~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(1)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(1))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux30~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux30~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~18_combout\);

-- Location: LCCOMB_X44_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(1))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(1),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~12_combout\);

-- Location: LCCOMB_X42_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux30~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(1))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(1)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux30~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux30~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~13_combout\);

-- Location: LCCOMB_X42_Y23_N16
\RegF0|READ_U_0|MUX1_32_1|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux30~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(1) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux30~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(1),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~14_combout\);

-- Location: LCCOMB_X42_Y26_N0
\RegF0|READ_U_0|MUX1_32_1|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux30~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(1))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(1)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(1),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(1),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux30~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~15_combout\);

-- Location: LCCOMB_X46_Y30_N26
\RegF0|READ_U_0|MUX1_32_1|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(1))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~9_combout\);

-- Location: LCCOMB_X45_Y30_N22
\RegF0|READ_U_0|MUX1_32_1|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~10_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux30~9_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(1)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(1) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(1),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux30~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~10_combout\);

-- Location: LCCOMB_X47_Y26_N10
\RegF0|READ_U_0|MUX1_32_1|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(1)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~2_combout\);

-- Location: LCCOMB_X46_Y26_N6
\RegF0|READ_U_0|MUX1_32_1|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux30~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(1))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(1)))))) # (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|READ_U_0|MUX1_32_1|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux30~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(1),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(1),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~3_combout\);

-- Location: LCCOMB_X47_Y27_N14
\RegF0|READ_U_0|MUX1_32_1|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(1))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(1),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~6_combout\);

-- Location: LCCOMB_X43_Y27_N18
\RegF0|READ_U_0|MUX1_32_1|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux30~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(1)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(1) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux30~6_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(1),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~7_combout\);

-- Location: LCCOMB_X44_Y30_N10
\RegF0|READ_U_0|MUX1_32_1|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(1)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(1) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(1),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~4_combout\);

-- Location: LCCOMB_X43_Y30_N18
\RegF0|READ_U_0|MUX1_32_1|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux30~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(1)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(1) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux30~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(1),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(1),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~5_combout\);

-- Location: LCCOMB_X43_Y30_N16
\RegF0|READ_U_0|MUX1_32_1|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux30~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux30~7_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux30~5_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~8_combout\);

-- Location: LCCOMB_X43_Y30_N6
\RegF0|READ_U_0|MUX1_32_1|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux30~8_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux30~10_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux30~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux30~10_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux30~3_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux30~8_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~11_combout\);

-- Location: LCCOMB_X42_Y27_N6
\RegF0|READ_U_0|MUX1_32_1|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\) # (\RegF0|READ_U_0|MUX1_32_1|Mux30~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux30~15_combout\ & (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux30~15_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux30~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~16_combout\);

-- Location: LCCOMB_X35_Y27_N28
\RegF0|READ_U_0|MUX1_32_1|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux30~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux30~16_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux30~18_combout\) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux30~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux30~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux30~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux30~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux30~16_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux30~19_combout\);

-- Location: FF_X35_Y27_N29
\ID_EX|ID_EX_read_data_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux30~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(1));

-- Location: LCCOMB_X35_Y27_N30
\Mux1_4to1|MUX2_2_1|Y[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[1]~2_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & (\EX_MEM|EX_MEM_ALU_result\(1))) # (!\FWD_U|FWD_B[1]~1_combout\ & ((\ID_EX|ID_EX_read_data_2\(1)))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(1),
	datab => \ID_EX|ID_EX_read_data_2\(1),
	datac => \FWD_U|FWD_B[1]~3_combout\,
	datad => \FWD_U|FWD_B[1]~1_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[1]~2_combout\);

-- Location: LCCOMB_X36_Y33_N0
\Mux1_4to1|MUX2_2_1|Y[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[1]~3_combout\ = (\FWD_U|FWD_B\(1) & (((\Mux1_4to1|MUX2_2_1|Y[1]~2_combout\)))) # (!\FWD_U|FWD_B\(1) & ((\FWD_U|FWD_B[0]~7_combout\ & ((\Mux4_2to1|Y[1]~1_combout\))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \FWD_U|FWD_B[0]~7_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[1]~2_combout\,
	datad => \Mux4_2to1|Y[1]~1_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[1]~3_combout\);

-- Location: LCCOMB_X36_Y33_N2
\Mux1_2to1|Y[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[1]~1_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(1))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(1),
	datad => \Mux1_4to1|MUX2_2_1|Y[1]~3_combout\,
	combout => \Mux1_2to1|Y[1]~1_combout\);

-- Location: LCCOMB_X34_Y32_N4
\ALU_exc|ALU_result~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~38_combout\ = (\Mux1_2to1|Y[1]~1_combout\) # ((\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(1))) # (!\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \EX_MEM|EX_MEM_ALU_result\(1),
	datac => \Mux0_4to1|MUX2_2_1|Y[1]~3_combout\,
	datad => \Mux1_2to1|Y[1]~1_combout\,
	combout => \ALU_exc|ALU_result~38_combout\);

-- Location: LCCOMB_X34_Y32_N20
\ALU_exc|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux30~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~17_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~38_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|ALU_result~38_combout\,
	datad => \ALU_exc|Add0~17_combout\,
	combout => \ALU_exc|Mux30~0_combout\);

-- Location: LCCOMB_X34_Y32_N18
\ALU_exc|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux30~1_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux30~0_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux1_2to1|Y[1]~1_combout\ & (\Mux0_4to1|MUX2_2_1|Y[1]~4_combout\ $ (\ALU_exc|Mux30~0_combout\))) # (!\Mux1_2to1|Y[1]~1_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[1]~4_combout\ & \ALU_exc|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux1_2to1|Y[1]~1_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[1]~4_combout\,
	datad => \ALU_exc|Mux30~0_combout\,
	combout => \ALU_exc|Mux30~1_combout\);

-- Location: LCCOMB_X34_Y32_N28
\EX_MEM|EX_MEM_ALU_result~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~3_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux30~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~3_combout\);

-- Location: FF_X34_Y32_N29
\EX_MEM|EX_MEM_ALU_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(1));

-- Location: FF_X36_Y30_N15
\MEM_WB|MEM_WB_ALU_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(0));

-- Location: LCCOMB_X36_Y30_N14
\Mux4_2to1|Y[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[0]~0_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & (\DataMEM0|altsyncram_component|auto_generated|q_a\(0))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & ((\MEM_WB|MEM_WB_ALU_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMEM0|altsyncram_component|auto_generated|q_a\(0),
	datac => \MEM_WB|MEM_WB_ALU_result\(0),
	datad => \MEM_WB|MEM_WB_MemtoReg~q\,
	combout => \Mux4_2to1|Y[0]~0_combout\);

-- Location: FF_X45_Y30_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[0]~0_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(0));

-- Location: LCCOMB_X46_Y30_N6
\RegF0|READ_U_0|MUX1_32_1|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(0))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~7_combout\);

-- Location: LCCOMB_X45_Y30_N14
\RegF0|READ_U_0|MUX1_32_1|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(0)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(0))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(0),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux31~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~8_combout\);

-- Location: LCCOMB_X40_Y28_N0
\RegF0|READ_U_0|MUX1_32_1|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(0))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~4_combout\);

-- Location: LCCOMB_X41_Y27_N14
\RegF0|READ_U_0|MUX1_32_1|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux31~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(0))) # (!\IF_ID|IF_ID_Instruction\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux31~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~5_combout\);

-- Location: LCCOMB_X47_Y26_N26
\RegF0|READ_U_0|MUX1_32_1|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(0)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~2_combout\);

-- Location: LCCOMB_X46_Y26_N26
\RegF0|READ_U_0|MUX1_32_1|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(0)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(0))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(0),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux31~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~3_combout\);

-- Location: LCCOMB_X42_Y27_N12
\RegF0|READ_U_0|MUX1_32_1|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17)) # (\RegF0|READ_U_0|MUX1_32_1|Mux31~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux31~5_combout\ & 
-- (!\IF_ID|IF_ID_Instruction\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux31~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux31~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~6_combout\);

-- Location: LCCOMB_X44_Y30_N2
\RegF0|READ_U_0|MUX1_32_1|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(0)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(0) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~0_combout\);

-- Location: LCCOMB_X43_Y30_N12
\RegF0|READ_U_0|MUX1_32_1|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux31~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(0)) # ((!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~0_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(0) & \IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux31~0_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~1_combout\);

-- Location: LCCOMB_X42_Y30_N26
\RegF0|READ_U_0|MUX1_32_1|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~9_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux31~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~8_combout\) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~6_combout\ & 
-- (((\IF_ID|IF_ID_Instruction\(17) & \RegF0|READ_U_0|MUX1_32_1|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux31~8_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux31~6_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux31~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~9_combout\);

-- Location: LCCOMB_X39_Y30_N6
\RegF0|READ_U_0|MUX1_32_1|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(0)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(0) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~17_combout\);

-- Location: LCCOMB_X41_Y30_N26
\RegF0|READ_U_0|MUX1_32_1|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux31~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(0))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~17_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux31~17_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~18_combout\);

-- Location: LCCOMB_X36_Y24_N6
\RegF0|READ_U_0|MUX1_32_1|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(0))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~10_combout\);

-- Location: LCCOMB_X35_Y25_N6
\RegF0|READ_U_0|MUX1_32_1|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(0)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(0))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(0),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(0),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux31~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~11_combout\);

-- Location: LCCOMB_X44_Y22_N10
\RegF0|READ_U_0|MUX1_32_1|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(0))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(0),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(0),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~12_combout\);

-- Location: LCCOMB_X43_Y22_N22
\RegF0|READ_U_0|MUX1_32_1|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(0))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(0)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux31~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~13_combout\);

-- Location: LCCOMB_X42_Y22_N4
\RegF0|READ_U_0|MUX1_32_1|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(0) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux31~13_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(0),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~14_combout\);

-- Location: LCCOMB_X42_Y26_N12
\RegF0|READ_U_0|MUX1_32_1|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux31~14_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(0))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~14_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux31~14_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(0),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(0),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~15_combout\);

-- Location: LCCOMB_X43_Y26_N18
\RegF0|READ_U_0|MUX1_32_1|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~11_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (((!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux31~11_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux31~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~16_combout\);

-- Location: LCCOMB_X41_Y30_N10
\RegF0|READ_U_0|MUX1_32_1|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux31~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux31~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux31~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux31~9_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux31~9_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux31~18_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux31~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux31~19_combout\);

-- Location: FF_X41_Y30_N11
\ID_EX|ID_EX_read_data_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux31~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(0));

-- Location: LCCOMB_X37_Y30_N4
\Mux1_4to1|MUX2_2_1|Y[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[0]~0_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & (\EX_MEM|EX_MEM_ALU_result\(0))) # (!\FWD_U|FWD_B[1]~1_combout\ & ((\ID_EX|ID_EX_read_data_2\(0)))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(0),
	datab => \FWD_U|FWD_B[1]~3_combout\,
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \ID_EX|ID_EX_read_data_2\(0),
	combout => \Mux1_4to1|MUX2_2_1|Y[0]~0_combout\);

-- Location: LCCOMB_X37_Y30_N22
\Mux1_4to1|MUX2_2_1|Y[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[0]~1_combout\ = (\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[0]~0_combout\)) # (!\FWD_U|FWD_B\(1) & ((\FWD_U|FWD_B[0]~7_combout\ & ((\Mux4_2to1|Y[0]~0_combout\))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[0]~0_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[0]~0_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[0]~1_combout\);

-- Location: LCCOMB_X37_Y30_N20
\Mux1_2to1|Y[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[0]~15_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(0))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_extend_value\(0),
	datac => \Mux1_4to1|MUX2_2_1|Y[0]~1_combout\,
	datad => \Control_U|ALUSrc~q\,
	combout => \Mux1_2to1|Y[0]~15_combout\);

-- Location: LCCOMB_X36_Y29_N18
\ALU_exc|ALU_result~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~40_combout\ = (\Mux0_4to1|MUX2_2_1|Y[0]~2_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(0))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(0),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[0]~1_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\,
	combout => \ALU_exc|ALU_result~40_combout\);

-- Location: LCCOMB_X36_Y29_N22
\ALU_exc|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux31~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Add0~15_combout\)) # (!\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|ALU_result~40_combout\))))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~15_combout\,
	datad => \ALU_exc|ALU_result~40_combout\,
	combout => \ALU_exc|Mux31~0_combout\);

-- Location: LCCOMB_X36_Y29_N8
\ALU_exc|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux31~1_combout\ = (\Mux1_2to1|Y[0]~15_combout\ & (\ALU_exc|Mux31~0_combout\ $ (((!\ALU_exc|Mux20~3_combout\ & \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\))))) # (!\Mux1_2to1|Y[0]~15_combout\ & (\ALU_exc|Mux31~0_combout\ & ((\ALU_exc|Mux20~3_combout\) # 
-- (\Mux0_4to1|MUX2_2_1|Y[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[0]~15_combout\,
	datab => \ALU_exc|Mux20~3_combout\,
	datac => \ALU_exc|Mux31~0_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\,
	combout => \ALU_exc|Mux31~1_combout\);

-- Location: LCCOMB_X37_Y29_N28
\EX_MEM|EX_MEM_ALU_result~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~2_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((\ALU_exc|Mux31~1_combout\ & !\ALU_exc|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux31~1_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux20~5_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~2_combout\);

-- Location: FF_X37_Y29_N29
\EX_MEM|EX_MEM_ALU_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(0));

-- Location: LCCOMB_X31_Y30_N6
\Mux1_2to1|Y[15]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[15]~32_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[15]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[15]~31_combout\,
	combout => \Mux1_2to1|Y[15]~32_combout\);

-- Location: LCCOMB_X31_Y30_N4
\MEM_WB|MEM_WB_ALU_result[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[15]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM|EX_MEM_ALU_result\(15),
	combout => \MEM_WB|MEM_WB_ALU_result[15]~feeder_combout\);

-- Location: FF_X31_Y30_N5
\MEM_WB|MEM_WB_ALU_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(15));

-- Location: FF_X41_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(16));

-- Location: FF_X41_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(16));

-- Location: FF_X41_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(16));

-- Location: FF_X41_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(16));

-- Location: FF_X40_Y22_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(16));

-- Location: FF_X40_Y22_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(16));

-- Location: LCCOMB_X40_Y22_N16
\RegF0|READ_U_0|MUX0_32_1|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(16)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(16) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~12_combout\);

-- Location: LCCOMB_X41_Y24_N22
\RegF0|READ_U_0|MUX0_32_1|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux15~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(16))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(16)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux15~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~13_combout\);

-- Location: FF_X42_Y22_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(16));

-- Location: LCCOMB_X41_Y24_N10
\RegF0|READ_U_0|MUX0_32_1|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux15~13_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(16)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux15~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~14_combout\);

-- Location: LCCOMB_X41_Y25_N30
\RegF0|READ_U_0|MUX0_32_1|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux15~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(16)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(16))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux15~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~15_combout\);

-- Location: FF_X36_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(16));

-- Location: FF_X36_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(16));

-- Location: LCCOMB_X36_Y25_N8
\RegF0|READ_U_0|MUX0_32_1|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(16)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(16),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~10_combout\);

-- Location: FF_X37_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(16));

-- Location: FF_X37_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(16));

-- Location: LCCOMB_X37_Y25_N12
\RegF0|READ_U_0|MUX0_32_1|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux15~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(16)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~10_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(16) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux15~10_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~11_combout\);

-- Location: LCCOMB_X38_Y25_N28
\RegF0|READ_U_0|MUX0_32_1|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux15~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux15~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux15~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~16_combout\);

-- Location: FF_X42_Y31_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(16));

-- Location: FF_X42_Y31_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(16));

-- Location: LCCOMB_X42_Y31_N0
\RegF0|READ_U_0|MUX0_32_1|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~0_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(16)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(16) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~0_combout\);

-- Location: FF_X43_Y31_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(16));

-- Location: FF_X43_Y31_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(16));

-- Location: LCCOMB_X43_Y31_N6
\RegF0|READ_U_0|MUX0_32_1|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux15~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(16)) # (!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(16) & ((\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux15~0_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~1_combout\);

-- Location: FF_X46_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(16));

-- Location: FF_X46_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(16));

-- Location: LCCOMB_X46_Y25_N0
\RegF0|READ_U_0|MUX0_32_1|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(16)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(16),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~7_combout\);

-- Location: FF_X45_Y25_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(16));

-- Location: FF_X45_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(16));

-- Location: LCCOMB_X45_Y25_N20
\RegF0|READ_U_0|MUX0_32_1|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux15~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(16)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(16))))) # (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|READ_U_0|MUX0_32_1|Mux15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux15~7_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~8_combout\);

-- Location: FF_X45_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(16));

-- Location: FF_X46_Y28_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(16));

-- Location: FF_X46_Y28_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(16));

-- Location: LCCOMB_X46_Y28_N16
\RegF0|READ_U_0|MUX0_32_1|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(16))))) # (!\IF_ID|IF_ID_Instruction\(24) & (!\IF_ID|IF_ID_Instruction\(23) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~2_combout\);

-- Location: LCCOMB_X45_Y28_N16
\RegF0|READ_U_0|MUX0_32_1|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux15~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(16))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(16)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(16),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux15~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~3_combout\);

-- Location: FF_X45_Y27_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(16));

-- Location: FF_X45_Y27_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(16));

-- Location: FF_X42_Y28_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(16));

-- Location: FF_X42_Y28_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(16));

-- Location: LCCOMB_X42_Y28_N28
\RegF0|READ_U_0|MUX0_32_1|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(16)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(16) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(16),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~4_combout\);

-- Location: LCCOMB_X45_Y27_N4
\RegF0|READ_U_0|MUX0_32_1|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~5_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux15~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(16))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(16)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(16),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux15~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~5_combout\);

-- Location: LCCOMB_X45_Y27_N16
\RegF0|READ_U_0|MUX0_32_1|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~6_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux15~3_combout\) # ((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux15~5_combout\ & 
-- !\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux15~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux15~5_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~6_combout\);

-- Location: LCCOMB_X45_Y27_N26
\RegF0|READ_U_0|MUX0_32_1|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux15~6_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux15~8_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~6_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux15~1_combout\)))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux15~1_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux15~8_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux15~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~9_combout\);

-- Location: FF_X38_Y28_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(16));

-- Location: FF_X38_Y27_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(16));

-- Location: FF_X37_Y27_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(16));

-- Location: LCCOMB_X37_Y27_N16
\RegF0|READ_U_0|MUX0_32_1|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(16)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(16) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~17_combout\);

-- Location: FF_X38_Y30_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[16]~16_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(16));

-- Location: LCCOMB_X38_Y30_N0
\RegF0|READ_U_0|MUX0_32_1|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux15~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(16)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(16) & (\IF_ID|IF_ID_Instruction\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(16),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux15~17_combout\,
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~18_combout\);

-- Location: LCCOMB_X38_Y30_N2
\RegF0|READ_U_0|MUX0_32_1|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux15~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux15~16_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux15~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux15~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux15~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux15~16_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux15~9_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux15~18_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux15~19_combout\);

-- Location: LCCOMB_X38_Y30_N26
\ID_EX|ID_EX_read_data_1[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[16]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux15~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux15~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[16]~feeder_combout\);

-- Location: FF_X38_Y30_N27
\ID_EX|ID_EX_read_data_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(16));

-- Location: LCCOMB_X38_Y30_N12
\Mux0_4to1|MUX2_2_1|Y[16]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[16]~33_combout\ = (\FWD_U|FWD_A\(1) & (((\EX_MEM|EX_MEM_ALU_result\(16))))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(16) & (!\FWD_U|FWD_A[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_1\(16),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \EX_MEM|EX_MEM_ALU_result\(16),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[16]~33_combout\);

-- Location: LCCOMB_X38_Y30_N6
\Mux0_4to1|MUX2_2_1|Y[16]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ = (\Mux0_4to1|MUX2_2_1|Y[16]~33_combout\) # ((!\FWD_U|FWD_A\(1) & (\FWD_U|FWD_A[0]~7_combout\ & \Mux4_2to1|Y[16]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[16]~33_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[16]~16_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[16]~34_combout\);

-- Location: LCCOMB_X38_Y32_N22
\Mux1_4to1|MUX2_2_1|Y[16]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[16]~33_combout\ = (\Mux1_4to1|MUX2_2_1|Y[16]~32_combout\) # ((\FWD_U|FWD_B[0]~7_combout\ & (!\FWD_U|FWD_B\(1) & \Mux4_2to1|Y[16]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[16]~32_combout\,
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[16]~16_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[16]~33_combout\);

-- Location: LCCOMB_X38_Y32_N24
\Mux1_2to1|Y[16]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[16]~31_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[16]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[16]~33_combout\,
	combout => \Mux1_2to1|Y[16]~31_combout\);

-- Location: LCCOMB_X38_Y32_N20
\ALU_exc|ALU_result~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~29_combout\ = (\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[16]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[16]~33_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[16]~34_combout\,
	combout => \ALU_exc|ALU_result~29_combout\);

-- Location: LCCOMB_X38_Y32_N2
\ALU_exc|Add0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~49_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(31)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[16]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(2),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux1_4to1|MUX2_2_1|Y[16]~33_combout\,
	datad => \ID_EX|ID_EX_extend_value\(31),
	combout => \ALU_exc|Add0~49_combout\);

-- Location: LCCOMB_X31_Y30_N8
\ALU_exc|Add0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~50_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[15]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Control_U|ALUSrc~q\,
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \Mux1_4to1|MUX2_2_1|Y[15]~31_combout\,
	combout => \ALU_exc|Add0~50_combout\);

-- Location: LCCOMB_X37_Y32_N20
\ALU_exc|Add0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~51_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(14))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[14]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(2),
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(14),
	datad => \Mux1_4to1|MUX2_2_1|Y[14]~29_combout\,
	combout => \ALU_exc|Add0~51_combout\);

-- Location: FF_X38_Y31_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(14));

-- Location: FF_X39_Y31_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(14));

-- Location: FF_X39_Y31_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(14));

-- Location: LCCOMB_X39_Y31_N6
\RegF0|READ_U_0|MUX0_32_1|Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (\IF_ID|IF_ID_Instruction\(21))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(14))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(14),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~17_combout\);

-- Location: FF_X37_Y31_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(14));

-- Location: LCCOMB_X38_Y31_N6
\RegF0|READ_U_0|MUX0_32_1|Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~18_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(14)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(14))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux17~17_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~18_combout\);

-- Location: FF_X45_Y24_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(14));

-- Location: FF_X45_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(14));

-- Location: FF_X46_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(14));

-- Location: FF_X46_Y24_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(14));

-- Location: LCCOMB_X46_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (\IF_ID|IF_ID_Instruction\(23))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(14))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(14),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~7_combout\);

-- Location: LCCOMB_X45_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(14))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(14)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux17~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~8_combout\);

-- Location: FF_X42_Y29_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(14));

-- Location: FF_X42_Y29_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(14));

-- Location: LCCOMB_X42_Y29_N16
\RegF0|READ_U_0|MUX0_32_1|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~0_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(14)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~0_combout\);

-- Location: FF_X43_Y31_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(14));

-- Location: FF_X43_Y31_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(14));

-- Location: LCCOMB_X43_Y31_N22
\RegF0|READ_U_0|MUX0_32_1|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux17~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(14)) # (!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(14) & ((\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux17~0_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~1_combout\);

-- Location: FF_X45_Y27_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(14));

-- Location: FF_X44_Y27_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(14));

-- Location: FF_X44_Y27_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(14));

-- Location: LCCOMB_X44_Y27_N20
\RegF0|READ_U_0|MUX0_32_1|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~4_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(14)))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~4_combout\);

-- Location: FF_X45_Y27_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(14));

-- Location: LCCOMB_X45_Y27_N10
\RegF0|READ_U_0|MUX0_32_1|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux17~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(14)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(14) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(14),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux17~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~5_combout\);

-- Location: FF_X44_Y23_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(14));

-- Location: FF_X44_Y23_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(14));

-- Location: FF_X45_Y23_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(14));

-- Location: FF_X45_Y23_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(14));

-- Location: LCCOMB_X45_Y23_N12
\RegF0|READ_U_0|MUX0_32_1|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(14)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(14) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~2_combout\);

-- Location: LCCOMB_X44_Y23_N12
\RegF0|READ_U_0|MUX0_32_1|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(14))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(14)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux17~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~3_combout\);

-- Location: LCCOMB_X45_Y27_N22
\RegF0|READ_U_0|MUX0_32_1|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~3_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux17~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux17~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~6_combout\);

-- Location: LCCOMB_X44_Y28_N28
\RegF0|READ_U_0|MUX0_32_1|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux17~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux17~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux17~8_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux17~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux17~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~9_combout\);

-- Location: FF_X42_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(14));

-- Location: FF_X42_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(14));

-- Location: FF_X40_Y22_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(14));

-- Location: FF_X40_Y22_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(14));

-- Location: LCCOMB_X40_Y22_N8
\RegF0|READ_U_0|MUX0_32_1|Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(14)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(14) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~12_combout\);

-- Location: FF_X43_Y22_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(14));

-- Location: FF_X43_Y22_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(14));

-- Location: LCCOMB_X43_Y22_N8
\RegF0|READ_U_0|MUX0_32_1|Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(14)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(14))))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux17~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux17~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(14),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~13_combout\);

-- Location: FF_X42_Y22_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(14));

-- Location: LCCOMB_X41_Y22_N14
\RegF0|READ_U_0|MUX0_32_1|Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux17~13_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(14)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux17~13_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(14),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~14_combout\);

-- Location: LCCOMB_X42_Y25_N14
\RegF0|READ_U_0|MUX0_32_1|Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(14)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(14))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux17~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~15_combout\);

-- Location: FF_X35_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(14));

-- Location: FF_X35_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(14));

-- Location: FF_X36_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(14));

-- Location: FF_X36_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[14]~14_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(14));

-- Location: LCCOMB_X36_Y25_N4
\RegF0|READ_U_0|MUX0_32_1|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(14)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~10_combout\);

-- Location: LCCOMB_X35_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~10_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(14))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~10_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(14)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux17~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~11_combout\);

-- Location: LCCOMB_X38_Y25_N18
\RegF0|READ_U_0|MUX0_32_1|Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux17~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux17~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux17~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux17~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~16_combout\);

-- Location: LCCOMB_X37_Y32_N28
\RegF0|READ_U_0|MUX0_32_1|Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux17~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux17~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux17~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux17~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux17~9_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux17~18_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux17~9_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux17~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux17~19_combout\);

-- Location: FF_X37_Y32_N29
\ID_EX|ID_EX_read_data_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux17~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(14));

-- Location: LCCOMB_X37_Y32_N18
\Mux0_4to1|MUX2_2_1|Y[14]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[14]~29_combout\ = (\FWD_U|FWD_A\(1) & ((\EX_MEM|EX_MEM_ALU_result\(14)))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(14),
	datac => \EX_MEM|EX_MEM_ALU_result\(14),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[14]~29_combout\);

-- Location: LCCOMB_X37_Y32_N8
\Mux0_4to1|MUX2_2_1|Y[14]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ = (\FWD_U|FWD_A\(1) & (\Mux0_4to1|MUX2_2_1|Y[14]~29_combout\)) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[14]~14_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[14]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[14]~29_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[14]~14_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[14]~30_combout\);

-- Location: LCCOMB_X36_Y32_N14
\ALU_exc|Add0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~58_combout\ = (\ALU_exc|Add0~51_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ & (\ALU_exc|Add0~57\ & VCC)) # (!\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ & (!\ALU_exc|Add0~57\)))) # (!\ALU_exc|Add0~51_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ & (!\ALU_exc|Add0~57\)) # (!\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ & ((\ALU_exc|Add0~57\) # (GND)))))
-- \ALU_exc|Add0~59\ = CARRY((\ALU_exc|Add0~51_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ & !\ALU_exc|Add0~57\)) # (!\ALU_exc|Add0~51_combout\ & ((!\ALU_exc|Add0~57\) # (!\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~51_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[14]~30_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~57\,
	combout => \ALU_exc|Add0~58_combout\,
	cout => \ALU_exc|Add0~59\);

-- Location: LCCOMB_X36_Y32_N16
\ALU_exc|Add0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~60_combout\ = ((\ALU_exc|Add0~50_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[15]~32_combout\ $ (!\ALU_exc|Add0~59\)))) # (GND)
-- \ALU_exc|Add0~61\ = CARRY((\ALU_exc|Add0~50_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[15]~32_combout\) # (!\ALU_exc|Add0~59\))) # (!\ALU_exc|Add0~50_combout\ & (\Mux0_4to1|MUX2_2_1|Y[15]~32_combout\ & !\ALU_exc|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~50_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[15]~32_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~59\,
	combout => \ALU_exc|Add0~60_combout\,
	cout => \ALU_exc|Add0~61\);

-- Location: LCCOMB_X36_Y32_N18
\ALU_exc|Add0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~62_combout\ = (\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ & ((\ALU_exc|Add0~49_combout\ & (\ALU_exc|Add0~61\ & VCC)) # (!\ALU_exc|Add0~49_combout\ & (!\ALU_exc|Add0~61\)))) # (!\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ & ((\ALU_exc|Add0~49_combout\ & 
-- (!\ALU_exc|Add0~61\)) # (!\ALU_exc|Add0~49_combout\ & ((\ALU_exc|Add0~61\) # (GND)))))
-- \ALU_exc|Add0~63\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ & (!\ALU_exc|Add0~49_combout\ & !\ALU_exc|Add0~61\)) # (!\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ & ((!\ALU_exc|Add0~61\) # (!\ALU_exc|Add0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[16]~34_combout\,
	datab => \ALU_exc|Add0~49_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~61\,
	combout => \ALU_exc|Add0~62_combout\,
	cout => \ALU_exc|Add0~63\);

-- Location: LCCOMB_X34_Y32_N16
\ALU_exc|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux15~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~62_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~29_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|ALU_result~29_combout\,
	datad => \ALU_exc|Add0~62_combout\,
	combout => \ALU_exc|Mux15~0_combout\);

-- Location: LCCOMB_X34_Y32_N26
\ALU_exc|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux15~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ & (\ALU_exc|Mux15~0_combout\ $ (((\Mux1_2to1|Y[16]~31_combout\ & !\ALU_exc|Mux20~3_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ & (\ALU_exc|Mux15~0_combout\ & 
-- ((\Mux1_2to1|Y[16]~31_combout\) # (\ALU_exc|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[16]~34_combout\,
	datab => \Mux1_2to1|Y[16]~31_combout\,
	datac => \ALU_exc|Mux20~3_combout\,
	datad => \ALU_exc|Mux15~0_combout\,
	combout => \ALU_exc|Mux15~1_combout\);

-- Location: LCCOMB_X34_Y32_N6
\EX_MEM|EX_MEM_ALU_result~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~18_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux15~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~18_combout\);

-- Location: FF_X34_Y32_N7
\EX_MEM|EX_MEM_ALU_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(16));

-- Location: LCCOMB_X38_Y30_N14
\MEM_WB|MEM_WB_ALU_result[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[16]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM|EX_MEM_ALU_result\(16),
	combout => \MEM_WB|MEM_WB_ALU_result[16]~feeder_combout\);

-- Location: FF_X38_Y30_N15
\MEM_WB|MEM_WB_ALU_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(16));

-- Location: FF_X38_Y31_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(17));

-- Location: FF_X39_Y31_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(17));

-- Location: LCCOMB_X38_Y31_N10
\RegF0|READ_U_0|MUX0_32_1|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (\IF_ID|IF_ID_Instruction\(22))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(17))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(17),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(17),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~17_combout\);

-- Location: FF_X38_Y30_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[17]~17_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(17));

-- Location: FF_X38_Y31_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(17));

-- Location: LCCOMB_X38_Y31_N20
\RegF0|READ_U_0|MUX0_32_1|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux14~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(17)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(17) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux14~17_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~18_combout\);

-- Location: FF_X42_Y28_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(17));

-- Location: FF_X42_Y28_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(17));

-- Location: LCCOMB_X42_Y28_N0
\RegF0|READ_U_0|MUX0_32_1|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(17)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(17) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~6_combout\);

-- Location: FF_X43_Y28_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(17));

-- Location: FF_X43_Y28_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(17));

-- Location: LCCOMB_X43_Y28_N16
\RegF0|READ_U_0|MUX0_32_1|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~7_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux14~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(17))) # (!\IF_ID|IF_ID_Instruction\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~6_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux14~6_combout\,
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(17),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(17),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~7_combout\);

-- Location: FF_X43_Y31_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(17));

-- Location: FF_X43_Y31_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(17));

-- Location: FF_X42_Y31_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(17));

-- Location: FF_X42_Y31_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(17));

-- Location: LCCOMB_X42_Y31_N12
\RegF0|READ_U_0|MUX0_32_1|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(17)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~4_combout\);

-- Location: LCCOMB_X43_Y31_N28
\RegF0|READ_U_0|MUX0_32_1|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(17))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(17)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(17),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux14~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~5_combout\);

-- Location: LCCOMB_X44_Y28_N18
\RegF0|READ_U_0|MUX0_32_1|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~8_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux14~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux14~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~8_combout\);

-- Location: FF_X45_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(17));

-- Location: FF_X46_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(17));

-- Location: FF_X46_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(17));

-- Location: LCCOMB_X46_Y25_N8
\RegF0|READ_U_0|MUX0_32_1|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(17)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~9_combout\);

-- Location: FF_X45_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(17));

-- Location: LCCOMB_X45_Y25_N12
\RegF0|READ_U_0|MUX0_32_1|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~10_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux14~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(17)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~9_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(17) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(17),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux14~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~10_combout\);

-- Location: FF_X46_Y28_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(17));

-- Location: FF_X46_Y28_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(17));

-- Location: LCCOMB_X46_Y28_N8
\RegF0|READ_U_0|MUX0_32_1|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(17)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(17) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~2_combout\);

-- Location: FF_X45_Y28_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(17));

-- Location: FF_X45_Y28_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(17));

-- Location: LCCOMB_X45_Y28_N24
\RegF0|READ_U_0|MUX0_32_1|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(17)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(17))))) # (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux14~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(17),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(17),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~3_combout\);

-- Location: LCCOMB_X44_Y28_N12
\RegF0|READ_U_0|MUX0_32_1|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~8_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux14~10_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux14~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux14~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux14~8_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux14~10_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux14~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~11_combout\);

-- Location: FF_X41_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(17));

-- Location: FF_X41_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(17));

-- Location: FF_X42_Y23_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(17));

-- Location: FF_X41_Y23_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(17));

-- Location: FF_X41_Y23_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(17));

-- Location: FF_X40_Y23_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(17));

-- Location: FF_X40_Y23_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(17));

-- Location: LCCOMB_X40_Y23_N28
\RegF0|READ_U_0|MUX0_32_1|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(17)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~12_combout\);

-- Location: LCCOMB_X41_Y23_N28
\RegF0|READ_U_0|MUX0_32_1|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(17))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(17)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(17),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux14~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~13_combout\);

-- Location: LCCOMB_X43_Y23_N0
\RegF0|READ_U_0|MUX0_32_1|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux14~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(17) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(17),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux14~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~14_combout\);

-- Location: LCCOMB_X41_Y25_N22
\RegF0|READ_U_0|MUX0_32_1|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(17)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(17))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(17),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux14~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~15_combout\);

-- Location: LCCOMB_X42_Y30_N20
\RegF0|READ_U_0|MUX0_32_1|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~11_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (((!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux14~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux14~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~16_combout\);

-- Location: FF_X36_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(17));

-- Location: FF_X35_Y24_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(17));

-- Location: LCCOMB_X35_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(17)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(17) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~0_combout\);

-- Location: FF_X37_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(17));

-- Location: LCCOMB_X37_Y24_N26
\RegF0|READ_U_0|MUX0_32_1|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~1_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(17))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(17)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux14~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(17),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(17),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~1_combout\);

-- Location: LCCOMB_X38_Y30_N16
\RegF0|READ_U_0|MUX0_32_1|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux14~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux14~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux14~18_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux14~16_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux14~1_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux14~18_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux14~16_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux14~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux14~19_combout\);

-- Location: LCCOMB_X38_Y30_N28
\ID_EX|ID_EX_read_data_1[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[17]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux14~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux14~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[17]~feeder_combout\);

-- Location: FF_X38_Y30_N29
\ID_EX|ID_EX_read_data_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(17));

-- Location: LCCOMB_X38_Y30_N30
\Mux0_4to1|MUX2_2_1|Y[17]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[17]~35_combout\ = (\FWD_U|FWD_A\(1) & ((\EX_MEM|EX_MEM_ALU_result\(17)))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(17),
	datac => \EX_MEM|EX_MEM_ALU_result\(17),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[17]~35_combout\);

-- Location: LCCOMB_X38_Y30_N24
\Mux0_4to1|MUX2_2_1|Y[17]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[17]~36_combout\ = (\FWD_U|FWD_A\(1) & (\Mux0_4to1|MUX2_2_1|Y[17]~35_combout\)) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[17]~17_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[17]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[17]~35_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[17]~17_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[17]~36_combout\);

-- Location: LCCOMB_X35_Y27_N24
\Mux1_2to1|Y[17]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[17]~30_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[17]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\,
	combout => \Mux1_2to1|Y[17]~30_combout\);

-- Location: LCCOMB_X35_Y27_N14
\ALU_exc|Add0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~48_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[17]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\,
	combout => \ALU_exc|Add0~48_combout\);

-- Location: LCCOMB_X36_Y32_N20
\ALU_exc|Add0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~64_combout\ = ((\ALU_exc|Add0~48_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[17]~36_combout\ $ (!\ALU_exc|Add0~63\)))) # (GND)
-- \ALU_exc|Add0~65\ = CARRY((\ALU_exc|Add0~48_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[17]~36_combout\) # (!\ALU_exc|Add0~63\))) # (!\ALU_exc|Add0~48_combout\ & (\Mux0_4to1|MUX2_2_1|Y[17]~36_combout\ & !\ALU_exc|Add0~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~48_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[17]~36_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~63\,
	combout => \ALU_exc|Add0~64_combout\,
	cout => \ALU_exc|Add0~65\);

-- Location: LCCOMB_X34_Y32_N30
\ALU_exc|ALU_result~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~43_combout\ = (\Mux0_4to1|MUX2_2_1|Y[17]~36_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[17]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Mux0_4to1|MUX2_2_1|Y[17]~36_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\,
	datad => \Control_U|ALUSrc~q\,
	combout => \ALU_exc|ALU_result~43_combout\);

-- Location: LCCOMB_X35_Y32_N12
\ALU_exc|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux14~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Add0~64_combout\)) # (!\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|ALU_result~43_combout\))))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~64_combout\,
	datad => \ALU_exc|ALU_result~43_combout\,
	combout => \ALU_exc|Mux14~0_combout\);

-- Location: LCCOMB_X35_Y32_N14
\ALU_exc|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux14~1_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux14~0_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[17]~36_combout\ & (\Mux1_2to1|Y[17]~30_combout\ $ (\ALU_exc|Mux14~0_combout\))) # 
-- (!\Mux0_4to1|MUX2_2_1|Y[17]~36_combout\ & (\Mux1_2to1|Y[17]~30_combout\ & \ALU_exc|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[17]~36_combout\,
	datac => \Mux1_2to1|Y[17]~30_combout\,
	datad => \ALU_exc|Mux14~0_combout\,
	combout => \ALU_exc|Mux14~1_combout\);

-- Location: LCCOMB_X35_Y32_N8
\EX_MEM|EX_MEM_ALU_result~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~19_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux14~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~19_combout\);

-- Location: FF_X35_Y32_N9
\EX_MEM|EX_MEM_ALU_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(17));

-- Location: LCCOMB_X38_Y30_N4
\MEM_WB|MEM_WB_ALU_result[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[17]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM|EX_MEM_ALU_result\(17),
	combout => \MEM_WB|MEM_WB_ALU_result[17]~feeder_combout\);

-- Location: FF_X38_Y30_N5
\MEM_WB|MEM_WB_ALU_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(17));

-- Location: FF_X42_Y23_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(18));

-- Location: FF_X41_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(18));

-- Location: FF_X41_Y24_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(18));

-- Location: FF_X40_Y22_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(18));

-- Location: FF_X40_Y22_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(18));

-- Location: LCCOMB_X40_Y22_N24
\RegF0|READ_U_0|MUX0_32_1|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(18)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(18) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~12_combout\);

-- Location: LCCOMB_X41_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(18)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux13~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~13_combout\);

-- Location: LCCOMB_X41_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(18))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(18),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux13~13_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~14_combout\);

-- Location: FF_X41_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(18));

-- Location: FF_X41_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(18));

-- Location: LCCOMB_X41_Y25_N18
\RegF0|READ_U_0|MUX0_32_1|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(18)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux13~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux13~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~15_combout\);

-- Location: FF_X34_Y24_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(18));

-- Location: FF_X34_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(18));

-- Location: LCCOMB_X34_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~10_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(18))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~10_combout\);

-- Location: FF_X37_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(18));

-- Location: FF_X37_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(18));

-- Location: LCCOMB_X37_Y25_N0
\RegF0|READ_U_0|MUX0_32_1|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux13~10_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(18))) # (!\IF_ID|IF_ID_Instruction\(21)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~10_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux13~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~11_combout\);

-- Location: LCCOMB_X40_Y27_N22
\RegF0|READ_U_0|MUX0_32_1|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\) # (\RegF0|READ_U_0|MUX0_32_1|Mux13~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux13~15_combout\ & (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux13~15_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux13~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~16_combout\);

-- Location: FF_X40_Y31_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(18));

-- Location: FF_X39_Y31_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(18));

-- Location: FF_X39_Y31_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(18));

-- Location: LCCOMB_X39_Y31_N28
\RegF0|READ_U_0|MUX0_32_1|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (\IF_ID|IF_ID_Instruction\(21))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(18))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~17_combout\);

-- Location: LCCOMB_X40_Y31_N14
\RegF0|READ_U_0|MUX0_32_1|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~18_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(18)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux13~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~18_combout\);

-- Location: FF_X43_Y28_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(18));

-- Location: FF_X43_Y28_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(18));

-- Location: FF_X42_Y28_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(18));

-- Location: FF_X42_Y28_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(18));

-- Location: LCCOMB_X42_Y28_N24
\RegF0|READ_U_0|MUX0_32_1|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(18)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(18) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~4_combout\);

-- Location: LCCOMB_X43_Y28_N12
\RegF0|READ_U_0|MUX0_32_1|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~5_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(18)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux13~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~5_combout\);

-- Location: FF_X46_Y28_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(18));

-- Location: FF_X46_Y28_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(18));

-- Location: LCCOMB_X46_Y28_N12
\RegF0|READ_U_0|MUX0_32_1|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(18)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(18) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~2_combout\);

-- Location: FF_X45_Y28_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(18));

-- Location: FF_X45_Y28_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(18));

-- Location: LCCOMB_X45_Y28_N0
\RegF0|READ_U_0|MUX0_32_1|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(18)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(18))))) # (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~3_combout\);

-- Location: LCCOMB_X44_Y28_N2
\RegF0|READ_U_0|MUX0_32_1|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~6_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22)) # (\RegF0|READ_U_0|MUX0_32_1|Mux13~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux13~5_combout\ & 
-- (!\IF_ID|IF_ID_Instruction\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux13~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~6_combout\);

-- Location: FF_X45_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(18));

-- Location: FF_X45_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(18));

-- Location: FF_X46_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(18));

-- Location: FF_X46_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(18));

-- Location: LCCOMB_X46_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(18)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~7_combout\);

-- Location: LCCOMB_X45_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(18)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux13~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~8_combout\);

-- Location: FF_X42_Y31_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(18));

-- Location: FF_X42_Y31_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(18));

-- Location: LCCOMB_X42_Y31_N8
\RegF0|READ_U_0|MUX0_32_1|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~0_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(18)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(18) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~0_combout\);

-- Location: FF_X43_Y31_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(18));

-- Location: FF_X43_Y31_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(18));

-- Location: LCCOMB_X43_Y31_N14
\RegF0|READ_U_0|MUX0_32_1|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux13~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(18))) # (!\IF_ID|IF_ID_Instruction\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux13~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~1_combout\);

-- Location: LCCOMB_X44_Y31_N20
\RegF0|READ_U_0|MUX0_32_1|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~9_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux13~6_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux13~8_combout\)) # (!\IF_ID|IF_ID_Instruction\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~6_combout\ & (\IF_ID|IF_ID_Instruction\(22) 
-- & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux13~6_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux13~8_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~9_combout\);

-- Location: LCCOMB_X32_Y31_N20
\RegF0|READ_U_0|MUX0_32_1|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux13~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux13~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux13~18_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux13~16_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux13~16_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux13~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux13~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux13~19_combout\);

-- Location: FF_X32_Y31_N21
\ID_EX|ID_EX_read_data_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux13~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(18));

-- Location: LCCOMB_X32_Y31_N14
\Mux0_4to1|MUX2_2_1|Y[18]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[18]~37_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(18))) # (!\FWD_U|FWD_A\(1) & (((\ID_EX|ID_EX_read_data_1\(18) & !\FWD_U|FWD_A[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(18),
	datab => \ID_EX|ID_EX_read_data_1\(18),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[18]~37_combout\);

-- Location: LCCOMB_X32_Y31_N22
\Mux0_4to1|MUX2_2_1|Y[18]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ = (\Mux0_4to1|MUX2_2_1|Y[18]~37_combout\) # ((\FWD_U|FWD_A[0]~7_combout\ & (!\FWD_U|FWD_A\(1) & \Mux4_2to1|Y[18]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \Mux0_4to1|MUX2_2_1|Y[18]~37_combout\,
	datad => \Mux4_2to1|Y[18]~18_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[18]~38_combout\);

-- Location: LCCOMB_X32_Y31_N30
\Mux1_2to1|Y[18]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[18]~29_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[18]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[18]~37_combout\,
	combout => \Mux1_2to1|Y[18]~29_combout\);

-- Location: LCCOMB_X32_Y31_N12
\ALU_exc|ALU_result~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~27_combout\ = (\Mux0_4to1|MUX2_2_1|Y[18]~37_combout\) # ((\Mux1_2to1|Y[18]~29_combout\) # ((\FWD_U|FWD_A[0]~8_combout\ & \Mux4_2to1|Y[18]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~8_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[18]~37_combout\,
	datac => \Mux1_2to1|Y[18]~29_combout\,
	datad => \Mux4_2to1|Y[18]~18_combout\,
	combout => \ALU_exc|ALU_result~27_combout\);

-- Location: LCCOMB_X32_Y31_N10
\ALU_exc|Add0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~47_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[18]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[18]~37_combout\,
	combout => \ALU_exc|Add0~47_combout\);

-- Location: LCCOMB_X36_Y32_N22
\ALU_exc|Add0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~66_combout\ = (\ALU_exc|Add0~47_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & (\ALU_exc|Add0~65\ & VCC)) # (!\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & (!\ALU_exc|Add0~65\)))) # (!\ALU_exc|Add0~47_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & (!\ALU_exc|Add0~65\)) # (!\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & ((\ALU_exc|Add0~65\) # (GND)))))
-- \ALU_exc|Add0~67\ = CARRY((\ALU_exc|Add0~47_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & !\ALU_exc|Add0~65\)) # (!\ALU_exc|Add0~47_combout\ & ((!\ALU_exc|Add0~65\) # (!\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~47_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[18]~38_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~65\,
	combout => \ALU_exc|Add0~66_combout\,
	cout => \ALU_exc|Add0~67\);

-- Location: LCCOMB_X35_Y31_N6
\ALU_exc|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux13~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~66_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~27_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (((\ALU_exc|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|ALU_result~27_combout\,
	datab => \ALU_exc|Mux20~0_combout\,
	datac => \ALU_exc|Mux20~1_combout\,
	datad => \ALU_exc|Add0~66_combout\,
	combout => \ALU_exc|Mux13~0_combout\);

-- Location: LCCOMB_X35_Y31_N12
\ALU_exc|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux13~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & (\ALU_exc|Mux13~0_combout\ $ (((!\ALU_exc|Mux20~3_combout\ & \Mux1_2to1|Y[18]~29_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & (\ALU_exc|Mux13~0_combout\ & 
-- ((\ALU_exc|Mux20~3_combout\) # (\Mux1_2to1|Y[18]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[18]~38_combout\,
	datab => \ALU_exc|Mux20~3_combout\,
	datac => \Mux1_2to1|Y[18]~29_combout\,
	datad => \ALU_exc|Mux13~0_combout\,
	combout => \ALU_exc|Mux13~1_combout\);

-- Location: LCCOMB_X34_Y31_N20
\EX_MEM|EX_MEM_ALU_result~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~20_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((\ALU_exc|Mux13~1_combout\ & !\ALU_exc|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux13~1_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux20~5_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~20_combout\);

-- Location: FF_X34_Y31_N21
\EX_MEM|EX_MEM_ALU_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(18));

-- Location: FF_X32_Y31_N17
\MEM_WB|MEM_WB_ALU_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(18));

-- Location: FF_X42_Y31_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(19));

-- Location: FF_X42_Y31_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(19));

-- Location: LCCOMB_X42_Y31_N6
\RegF0|READ_U_0|MUX1_32_1|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(19))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~4_combout\);

-- Location: FF_X41_Y29_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(19));

-- Location: FF_X41_Y29_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(19));

-- Location: LCCOMB_X41_Y29_N6
\RegF0|READ_U_0|MUX1_32_1|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux12~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(19))) # (!\IF_ID|IF_ID_Instruction\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux12~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(19),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~5_combout\);

-- Location: FF_X41_Y28_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(19));

-- Location: FF_X41_Y28_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(19));

-- Location: FF_X42_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(19));

-- Location: FF_X42_Y28_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(19));

-- Location: LCCOMB_X42_Y28_N26
\RegF0|READ_U_0|MUX1_32_1|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(19))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~6_combout\);

-- Location: LCCOMB_X41_Y28_N4
\RegF0|READ_U_0|MUX1_32_1|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(19),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~7_combout\);

-- Location: LCCOMB_X42_Y27_N14
\RegF0|READ_U_0|MUX1_32_1|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux12~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux12~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~8_combout\);

-- Location: FF_X45_Y28_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(19));

-- Location: FF_X45_Y28_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(19));

-- Location: FF_X46_Y28_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(19));

-- Location: FF_X46_Y28_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(19));

-- Location: LCCOMB_X46_Y28_N30
\RegF0|READ_U_0|MUX1_32_1|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(19)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(19),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~2_combout\);

-- Location: LCCOMB_X45_Y28_N30
\RegF0|READ_U_0|MUX1_32_1|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(19),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~3_combout\);

-- Location: FF_X46_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(19));

-- Location: FF_X46_Y25_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(19));

-- Location: LCCOMB_X46_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~9_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (\IF_ID|IF_ID_Instruction\(18))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(19)))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(19),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~9_combout\);

-- Location: FF_X45_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(19));

-- Location: FF_X45_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(19));

-- Location: LCCOMB_X45_Y25_N18
\RegF0|READ_U_0|MUX1_32_1|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~10_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux12~9_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(19)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(19) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux12~9_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~10_combout\);

-- Location: LCCOMB_X43_Y27_N22
\RegF0|READ_U_0|MUX1_32_1|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux12~8_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux12~10_combout\)) # (!\IF_ID|IF_ID_Instruction\(16)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~8_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux12~8_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux12~3_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~11_combout\);

-- Location: FF_X41_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(19));

-- Location: FF_X41_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(19));

-- Location: FF_X41_Y23_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(19));

-- Location: FF_X41_Y23_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(19));

-- Location: FF_X40_Y23_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(19));

-- Location: FF_X40_Y23_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(19));

-- Location: LCCOMB_X40_Y23_N22
\RegF0|READ_U_0|MUX1_32_1|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(19))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(19),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~12_combout\);

-- Location: LCCOMB_X41_Y23_N10
\RegF0|READ_U_0|MUX1_32_1|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(19))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(19),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~13_combout\);

-- Location: FF_X42_Y23_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(19));

-- Location: LCCOMB_X42_Y23_N28
\RegF0|READ_U_0|MUX1_32_1|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(19) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux12~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(19),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~14_combout\);

-- Location: LCCOMB_X41_Y25_N28
\RegF0|READ_U_0|MUX1_32_1|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(19))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(19)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(19),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(19),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~15_combout\);

-- Location: LCCOMB_X38_Y25_N12
\RegF0|READ_U_0|MUX1_32_1|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux12~11_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux12~11_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~16_combout\);

-- Location: FF_X36_Y31_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(19));

-- Location: FF_X38_Y31_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(19));

-- Location: FF_X39_Y31_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(19));

-- Location: FF_X38_Y31_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(19));

-- Location: LCCOMB_X39_Y31_N4
\RegF0|READ_U_0|MUX1_32_1|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(19)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(19),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~17_combout\);

-- Location: LCCOMB_X38_Y31_N18
\RegF0|READ_U_0|MUX1_32_1|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(19))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(19)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(19),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~18_combout\);

-- Location: FF_X35_Y24_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(19));

-- Location: FF_X36_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(19));

-- Location: FF_X36_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(19));

-- Location: FF_X35_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[19]~19_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(19));

-- Location: LCCOMB_X36_Y24_N28
\RegF0|READ_U_0|MUX1_32_1|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~0_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(19))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(19),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~0_combout\);

-- Location: LCCOMB_X36_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~1_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(19))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(19)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(19),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux12~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~1_combout\);

-- Location: LCCOMB_X35_Y27_N4
\RegF0|READ_U_0|MUX1_32_1|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux12~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux12~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux12~18_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux12~16_combout\ & 
-- (((\RegF0|READ_U_0|MUX1_32_1|Mux12~1_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux12~16_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux12~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux12~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux12~19_combout\);

-- Location: FF_X35_Y27_N5
\ID_EX|ID_EX_read_data_2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux12~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(19));

-- Location: LCCOMB_X34_Y31_N24
\Mux1_4to1|MUX2_2_1|Y[19]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[19]~38_combout\ = (\FWD_U|FWD_B\(1) & (((\EX_MEM|EX_MEM_ALU_result\(19))))) # (!\FWD_U|FWD_B\(1) & (\ID_EX|ID_EX_read_data_2\(19) & ((!\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_2\(19),
	datab => \EX_MEM|EX_MEM_ALU_result\(19),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[19]~38_combout\);

-- Location: LCCOMB_X34_Y31_N10
\Mux1_4to1|MUX2_2_1|Y[19]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[19]~39_combout\ = (\Mux1_4to1|MUX2_2_1|Y[19]~38_combout\) # ((!\FWD_U|FWD_B\(1) & (\FWD_U|FWD_B[0]~7_combout\ & \Mux4_2to1|Y[19]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[19]~38_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[19]~19_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[19]~39_combout\);

-- Location: LCCOMB_X34_Y31_N6
\Mux1_2to1|Y[19]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[19]~28_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[19]~39_combout\,
	combout => \Mux1_2to1|Y[19]~28_combout\);

-- Location: LCCOMB_X35_Y24_N18
\RegF0|READ_U_0|MUX0_32_1|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~0_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(19)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~0_combout\);

-- Location: LCCOMB_X35_Y24_N4
\RegF0|READ_U_0|MUX0_32_1|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~1_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux12~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(19))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(19)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux12~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(19),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~1_combout\);

-- Location: LCCOMB_X38_Y31_N24
\RegF0|READ_U_0|MUX0_32_1|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(19)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(19) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(19),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~17_combout\);

-- Location: LCCOMB_X38_Y31_N30
\RegF0|READ_U_0|MUX0_32_1|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~18_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux12~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(19)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(19))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(19),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux12~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~18_combout\);

-- Location: LCCOMB_X46_Y25_N20
\RegF0|READ_U_0|MUX0_32_1|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(19)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(19),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~9_combout\);

-- Location: LCCOMB_X45_Y25_N8
\RegF0|READ_U_0|MUX0_32_1|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~10_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux12~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(19)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~9_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(19) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux12~9_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~10_combout\);

-- Location: LCCOMB_X46_Y28_N0
\RegF0|READ_U_0|MUX0_32_1|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(19)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(19) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(19),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~2_combout\);

-- Location: LCCOMB_X45_Y28_N28
\RegF0|READ_U_0|MUX0_32_1|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~3_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux12~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(19)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~2_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(19) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(19),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux12~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~3_combout\);

-- Location: LCCOMB_X42_Y28_N20
\RegF0|READ_U_0|MUX0_32_1|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(19)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(19) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(19),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~6_combout\);

-- Location: LCCOMB_X41_Y28_N18
\RegF0|READ_U_0|MUX0_32_1|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~7_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux12~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(19)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~6_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(19) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux12~6_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~7_combout\);

-- Location: LCCOMB_X42_Y31_N20
\RegF0|READ_U_0|MUX0_32_1|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~4_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(19)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(19) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(19),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~4_combout\);

-- Location: LCCOMB_X41_Y29_N0
\RegF0|READ_U_0|MUX0_32_1|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux12~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(19)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(19) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(19),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux12~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~5_combout\);

-- Location: LCCOMB_X42_Y30_N10
\RegF0|READ_U_0|MUX0_32_1|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~8_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21)) # (\RegF0|READ_U_0|MUX0_32_1|Mux12~5_combout\)))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux12~7_combout\ & 
-- (!\IF_ID|IF_ID_Instruction\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux12~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux12~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~8_combout\);

-- Location: LCCOMB_X42_Y30_N0
\RegF0|READ_U_0|MUX0_32_1|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux12~8_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux12~10_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux12~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux12~10_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux12~3_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux12~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~11_combout\);

-- Location: LCCOMB_X40_Y23_N16
\RegF0|READ_U_0|MUX0_32_1|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(19)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(19),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~12_combout\);

-- Location: LCCOMB_X41_Y23_N4
\RegF0|READ_U_0|MUX0_32_1|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~13_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux12~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(19))) # (!\IF_ID|IF_ID_Instruction\(21)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux12~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(19),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~13_combout\);

-- Location: LCCOMB_X43_Y23_N2
\RegF0|READ_U_0|MUX0_32_1|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux12~13_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux12~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~14_combout\);

-- Location: LCCOMB_X41_Y25_N26
\RegF0|READ_U_0|MUX0_32_1|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux12~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(19))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(19)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux12~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(19),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(19),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~15_combout\);

-- Location: LCCOMB_X42_Y30_N6
\RegF0|READ_U_0|MUX0_32_1|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux12~11_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (((!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux12~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux12~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~16_combout\);

-- Location: LCCOMB_X42_Y30_N12
\RegF0|READ_U_0|MUX0_32_1|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux12~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux12~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux12~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux12~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux12~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux12~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux12~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux12~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux12~19_combout\);

-- Location: LCCOMB_X42_Y30_N24
\ID_EX|ID_EX_read_data_1[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[19]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux12~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux12~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[19]~feeder_combout\);

-- Location: FF_X42_Y30_N25
\ID_EX|ID_EX_read_data_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(19));

-- Location: LCCOMB_X34_Y31_N22
\Mux0_4to1|MUX2_2_1|Y[19]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[19]~39_combout\ = (\FWD_U|FWD_A\(1) & ((\EX_MEM|EX_MEM_ALU_result\(19)))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datac => \ID_EX|ID_EX_read_data_1\(19),
	datad => \EX_MEM|EX_MEM_ALU_result\(19),
	combout => \Mux0_4to1|MUX2_2_1|Y[19]~39_combout\);

-- Location: LCCOMB_X35_Y31_N22
\Mux0_4to1|MUX2_2_1|Y[19]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[19]~40_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[19]~39_combout\))) # (!\FWD_U|FWD_A\(1) & (\Mux4_2to1|Y[19]~19_combout\)))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (((\Mux0_4to1|MUX2_2_1|Y[19]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \Mux4_2to1|Y[19]~19_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[19]~39_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[19]~40_combout\);

-- Location: LCCOMB_X34_Y31_N18
\ALU_exc|ALU_result~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~36_combout\ = (\Mux0_4to1|MUX2_2_1|Y[19]~40_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[19]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \Mux0_4to1|MUX2_2_1|Y[19]~40_combout\,
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[19]~39_combout\,
	combout => \ALU_exc|ALU_result~36_combout\);

-- Location: LCCOMB_X34_Y31_N26
\ALU_exc|Add0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~46_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[19]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[19]~39_combout\,
	combout => \ALU_exc|Add0~46_combout\);

-- Location: LCCOMB_X36_Y32_N24
\ALU_exc|Add0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~68_combout\ = ((\ALU_exc|Add0~46_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[19]~40_combout\ $ (!\ALU_exc|Add0~67\)))) # (GND)
-- \ALU_exc|Add0~69\ = CARRY((\ALU_exc|Add0~46_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[19]~40_combout\) # (!\ALU_exc|Add0~67\))) # (!\ALU_exc|Add0~46_combout\ & (\Mux0_4to1|MUX2_2_1|Y[19]~40_combout\ & !\ALU_exc|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~46_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[19]~40_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~67\,
	combout => \ALU_exc|Add0~68_combout\,
	cout => \ALU_exc|Add0~69\);

-- Location: LCCOMB_X35_Y32_N16
\ALU_exc|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux12~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~68_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~36_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|ALU_result~36_combout\,
	datad => \ALU_exc|Add0~68_combout\,
	combout => \ALU_exc|Mux12~0_combout\);

-- Location: LCCOMB_X35_Y32_N30
\ALU_exc|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux12~1_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux12~0_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux1_2to1|Y[19]~28_combout\ & (\Mux0_4to1|MUX2_2_1|Y[19]~40_combout\ $ (\ALU_exc|Mux12~0_combout\))) # 
-- (!\Mux1_2to1|Y[19]~28_combout\ & (\Mux0_4to1|MUX2_2_1|Y[19]~40_combout\ & \ALU_exc|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux1_2to1|Y[19]~28_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[19]~40_combout\,
	datad => \ALU_exc|Mux12~0_combout\,
	combout => \ALU_exc|Mux12~1_combout\);

-- Location: LCCOMB_X35_Y31_N24
\EX_MEM|EX_MEM_ALU_result~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~21_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux12~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~21_combout\);

-- Location: FF_X35_Y31_N25
\EX_MEM|EX_MEM_ALU_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(19));

-- Location: LCCOMB_X32_Y31_N8
\MEM_WB|MEM_WB_ALU_result[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[19]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(19),
	combout => \MEM_WB|MEM_WB_ALU_result[19]~feeder_combout\);

-- Location: FF_X32_Y31_N9
\MEM_WB|MEM_WB_ALU_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(19));

-- Location: FF_X45_Y28_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(20));

-- Location: FF_X45_Y28_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(20));

-- Location: FF_X46_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(20));

-- Location: FF_X46_Y28_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(20));

-- Location: LCCOMB_X46_Y28_N4
\RegF0|READ_U_0|MUX0_32_1|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~2_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(20)))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~2_combout\);

-- Location: LCCOMB_X45_Y28_N8
\RegF0|READ_U_0|MUX0_32_1|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(20))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(20)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~3_combout\);

-- Location: FF_X42_Y28_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(20));

-- Location: FF_X42_Y28_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(20));

-- Location: LCCOMB_X42_Y28_N4
\RegF0|READ_U_0|MUX0_32_1|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(20)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(20) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~4_combout\);

-- Location: FF_X41_Y28_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(20));

-- Location: FF_X41_Y28_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(20));

-- Location: LCCOMB_X41_Y28_N26
\RegF0|READ_U_0|MUX0_32_1|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux11~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(20))) # (!\IF_ID|IF_ID_Instruction\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux11~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(20),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(20),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~5_combout\);

-- Location: LCCOMB_X44_Y28_N16
\RegF0|READ_U_0|MUX0_32_1|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux11~3_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux11~3_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~6_combout\);

-- Location: FF_X45_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(20));

-- Location: FF_X45_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(20));

-- Location: FF_X46_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(20));

-- Location: FF_X46_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(20));

-- Location: LCCOMB_X46_Y25_N28
\RegF0|READ_U_0|MUX0_32_1|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(20))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(20),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(20),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~7_combout\);

-- Location: LCCOMB_X45_Y25_N28
\RegF0|READ_U_0|MUX0_32_1|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(20))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(20)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~8_combout\);

-- Location: FF_X41_Y29_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(20));

-- Location: FF_X41_Y29_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(20));

-- Location: FF_X42_Y31_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(20));

-- Location: FF_X42_Y31_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(20));

-- Location: LCCOMB_X42_Y31_N4
\RegF0|READ_U_0|MUX0_32_1|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~0_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(20)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(20) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~0_combout\);

-- Location: LCCOMB_X41_Y29_N18
\RegF0|READ_U_0|MUX0_32_1|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~1_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(20)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(20))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~1_combout\);

-- Location: LCCOMB_X45_Y29_N14
\RegF0|READ_U_0|MUX0_32_1|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux11~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux11~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux11~6_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux11~8_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~9_combout\);

-- Location: FF_X38_Y27_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(20));

-- Location: FF_X38_Y31_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(20));

-- Location: LCCOMB_X38_Y31_N28
\RegF0|READ_U_0|MUX0_32_1|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(20)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(20) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~17_combout\);

-- Location: FF_X38_Y27_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(20));

-- Location: LCCOMB_X38_Y29_N22
\RegF0|READ_U_0|MUX0_32_1|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux11~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(20))) # (!\IF_ID|IF_ID_Instruction\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~17_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux11~17_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(20),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(20),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~18_combout\);

-- Location: FF_X37_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(20));

-- Location: FF_X37_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(20));

-- Location: FF_X36_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(20));

-- Location: FF_X36_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(20));

-- Location: LCCOMB_X36_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(20)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~10_combout\);

-- Location: LCCOMB_X37_Y25_N4
\RegF0|READ_U_0|MUX0_32_1|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~10_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(20))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~10_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(20)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~11_combout\);

-- Location: FF_X41_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(20));

-- Location: FF_X41_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(20));

-- Location: FF_X42_Y22_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(20));

-- Location: FF_X40_Y22_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(20));

-- Location: FF_X40_Y22_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(20));

-- Location: LCCOMB_X40_Y22_N4
\RegF0|READ_U_0|MUX0_32_1|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(20)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(20) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~12_combout\);

-- Location: FF_X41_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(20));

-- Location: FF_X41_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[20]~20_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(20));

-- Location: LCCOMB_X41_Y24_N18
\RegF0|READ_U_0|MUX0_32_1|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~13_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux11~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(20)) # ((!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~12_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(20) & \IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux11~12_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~13_combout\);

-- Location: LCCOMB_X41_Y24_N30
\RegF0|READ_U_0|MUX0_32_1|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(20))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(20),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux11~13_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~14_combout\);

-- Location: LCCOMB_X41_Y25_N10
\RegF0|READ_U_0|MUX0_32_1|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(20)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(20))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~15_combout\);

-- Location: LCCOMB_X38_Y29_N24
\RegF0|READ_U_0|MUX0_32_1|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux11~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux11~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~16_combout\);

-- Location: LCCOMB_X38_Y29_N30
\RegF0|READ_U_0|MUX0_32_1|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux11~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux11~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux11~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux11~9_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux11~9_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux11~18_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux11~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux11~19_combout\);

-- Location: FF_X38_Y29_N31
\ID_EX|ID_EX_read_data_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux11~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(20));

-- Location: LCCOMB_X38_Y29_N8
\Mux0_4to1|MUX2_2_1|Y[20]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[20]~41_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(20))) # (!\FWD_U|FWD_A\(1) & ((\ID_EX|ID_EX_read_data_1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_ALU_result\(20),
	datac => \ID_EX|ID_EX_read_data_1\(20),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[20]~41_combout\);

-- Location: LCCOMB_X38_Y29_N18
\Mux0_4to1|MUX2_2_1|Y[20]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ = (\FWD_U|FWD_A\(1) & (((\Mux0_4to1|MUX2_2_1|Y[20]~41_combout\)))) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[20]~20_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[20]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[20]~41_combout\,
	datad => \Mux4_2to1|Y[20]~20_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\);

-- Location: LCCOMB_X38_Y29_N28
\ALU_exc|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux11~6_combout\ = (\Mux0_4to1|MUX2_2_1|Y[20]~42_combout\) # ((\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(31)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[20]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\,
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\,
	combout => \ALU_exc|Mux11~6_combout\);

-- Location: LCCOMB_X38_Y29_N12
\Mux1_2to1|Y[20]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[20]~27_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[20]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\,
	combout => \Mux1_2to1|Y[20]~27_combout\);

-- Location: LCCOMB_X38_Y29_N14
\ALU_exc|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux11~7_combout\ = (\Mux1_2to1|Y[20]~27_combout\ & (!\ALUctrl_0|ALU_Ctrl\(0) & (!\ALUctrl_0|ALU_Ctrl\(1) & \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\))) # (!\Mux1_2to1|Y[20]~27_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ & 
-- ((\ALUctrl_0|ALU_Ctrl\(0)) # (\ALUctrl_0|ALU_Ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[20]~27_combout\,
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datac => \ALUctrl_0|ALU_Ctrl\(1),
	datad => \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\,
	combout => \ALU_exc|Mux11~7_combout\);

-- Location: LCCOMB_X37_Y29_N24
\ALU_exc|Add0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~45_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[20]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\,
	combout => \ALU_exc|Add0~45_combout\);

-- Location: LCCOMB_X36_Y32_N26
\ALU_exc|Add0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~70_combout\ = (\Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ & ((\ALU_exc|Add0~45_combout\ & (\ALU_exc|Add0~69\ & VCC)) # (!\ALU_exc|Add0~45_combout\ & (!\ALU_exc|Add0~69\)))) # (!\Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ & ((\ALU_exc|Add0~45_combout\ & 
-- (!\ALU_exc|Add0~69\)) # (!\ALU_exc|Add0~45_combout\ & ((\ALU_exc|Add0~69\) # (GND)))))
-- \ALU_exc|Add0~71\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ & (!\ALU_exc|Add0~45_combout\ & !\ALU_exc|Add0~69\)) # (!\Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ & ((!\ALU_exc|Add0~69\) # (!\ALU_exc|Add0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\,
	datab => \ALU_exc|Add0~45_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~69\,
	combout => \ALU_exc|Add0~70_combout\,
	cout => \ALU_exc|Add0~71\);

-- Location: LCCOMB_X35_Y32_N20
\ALU_exc|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux11~4_combout\ = (\ALU_exc|Mux20~0_combout\ & ((!\ALU_exc|Add0~70_combout\) # (!\ALU_exc|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datad => \ALU_exc|Add0~70_combout\,
	combout => \ALU_exc|Mux11~4_combout\);

-- Location: LCCOMB_X35_Y32_N18
\ALU_exc|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux11~5_combout\ = (\ALU_exc|Mux11~6_combout\ & (\ALU_exc|Mux20~1_combout\ $ (\ALU_exc|Mux11~7_combout\ $ (\ALU_exc|Mux11~4_combout\)))) # (!\ALU_exc|Mux11~6_combout\ & (\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux11~7_combout\ & 
-- !\ALU_exc|Mux11~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux11~6_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Mux11~7_combout\,
	datad => \ALU_exc|Mux11~4_combout\,
	combout => \ALU_exc|Mux11~5_combout\);

-- Location: LCCOMB_X37_Y29_N30
\EX_MEM|EX_MEM_ALU_result~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~22_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~6_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux20~5_combout\,
	datad => \ALU_exc|Mux11~5_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~22_combout\);

-- Location: FF_X37_Y29_N31
\EX_MEM|EX_MEM_ALU_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(20));

-- Location: LCCOMB_X38_Y29_N26
\MEM_WB|MEM_WB_ALU_result[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[20]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(20),
	combout => \MEM_WB|MEM_WB_ALU_result[20]~feeder_combout\);

-- Location: FF_X38_Y29_N27
\MEM_WB|MEM_WB_ALU_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(20));

-- Location: FF_X36_Y24_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(21));

-- Location: FF_X35_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(21));

-- Location: LCCOMB_X35_Y24_N30
\RegF0|READ_U_0|MUX0_32_1|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(21)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(21) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(21),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~0_combout\);

-- Location: FF_X36_Y26_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(21));

-- Location: FF_X36_Y26_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(21));

-- Location: LCCOMB_X36_Y26_N30
\RegF0|READ_U_0|MUX0_32_1|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux10~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(21))) # (!\IF_ID|IF_ID_Instruction\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux10~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(21),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~1_combout\);

-- Location: FF_X36_Y27_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[21]~21_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(21));

-- Location: FF_X37_Y27_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(21));

-- Location: FF_X38_Y27_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(21));

-- Location: FF_X38_Y27_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(21));

-- Location: LCCOMB_X38_Y27_N2
\RegF0|READ_U_0|MUX0_32_1|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(21),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~17_combout\);

-- Location: LCCOMB_X37_Y27_N8
\RegF0|READ_U_0|MUX0_32_1|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~18_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(21)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~18_combout\);

-- Location: FF_X41_Y25_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(21));

-- Location: FF_X41_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(21));

-- Location: FF_X42_Y23_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(21));

-- Location: FF_X41_Y23_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(21));

-- Location: FF_X41_Y23_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(21));

-- Location: FF_X40_Y23_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(21));

-- Location: FF_X40_Y23_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(21));

-- Location: LCCOMB_X40_Y23_N8
\RegF0|READ_U_0|MUX0_32_1|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(21)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~12_combout\);

-- Location: LCCOMB_X41_Y23_N24
\RegF0|READ_U_0|MUX0_32_1|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(21)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(21),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~13_combout\);

-- Location: LCCOMB_X43_Y23_N16
\RegF0|READ_U_0|MUX0_32_1|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~14_combout\);

-- Location: LCCOMB_X41_Y25_N6
\RegF0|READ_U_0|MUX0_32_1|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(21)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~15_combout\);

-- Location: FF_X45_Y28_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(21));

-- Location: FF_X45_Y28_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(21));

-- Location: FF_X46_Y28_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(21));

-- Location: FF_X46_Y28_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(21));

-- Location: LCCOMB_X46_Y28_N28
\RegF0|READ_U_0|MUX0_32_1|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(21)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(21) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(21),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~2_combout\);

-- Location: LCCOMB_X45_Y28_N4
\RegF0|READ_U_0|MUX0_32_1|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(21)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~3_combout\);

-- Location: FF_X41_Y29_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(21));

-- Location: FF_X41_Y29_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(21));

-- Location: FF_X42_Y31_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(21));

-- Location: FF_X42_Y31_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(21));

-- Location: LCCOMB_X42_Y31_N28
\RegF0|READ_U_0|MUX0_32_1|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(21)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(21),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~4_combout\);

-- Location: LCCOMB_X41_Y29_N20
\RegF0|READ_U_0|MUX0_32_1|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(21)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~5_combout\);

-- Location: FF_X41_Y28_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(21));

-- Location: FF_X41_Y28_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(21));

-- Location: FF_X42_Y28_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(21));

-- Location: FF_X42_Y28_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(21));

-- Location: LCCOMB_X42_Y28_N16
\RegF0|READ_U_0|MUX0_32_1|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(21)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(21) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(21),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~6_combout\);

-- Location: LCCOMB_X41_Y28_N10
\RegF0|READ_U_0|MUX0_32_1|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~6_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~6_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(21)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~7_combout\);

-- Location: LCCOMB_X44_Y28_N26
\RegF0|READ_U_0|MUX0_32_1|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~8_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~5_combout\) # ((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((!\IF_ID|IF_ID_Instruction\(21) & 
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux10~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~8_combout\);

-- Location: FF_X45_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(21));

-- Location: FF_X45_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(21));

-- Location: FF_X46_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(21));

-- Location: FF_X46_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[21]~21_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(21));

-- Location: LCCOMB_X46_Y25_N4
\RegF0|READ_U_0|MUX0_32_1|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(21)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~9_combout\);

-- Location: LCCOMB_X45_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(21)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(21),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~10_combout\);

-- Location: LCCOMB_X44_Y28_N8
\RegF0|READ_U_0|MUX0_32_1|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~8_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~10_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux10~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux10~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux10~8_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~11_combout\);

-- Location: LCCOMB_X42_Y27_N30
\RegF0|READ_U_0|MUX0_32_1|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux10~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux10~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux10~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~16_combout\);

-- Location: LCCOMB_X36_Y27_N10
\RegF0|READ_U_0|MUX0_32_1|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux10~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux10~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux10~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux10~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux10~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux10~18_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux10~19_combout\);

-- Location: LCCOMB_X36_Y27_N14
\ID_EX|ID_EX_read_data_1[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[21]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux10~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux10~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[21]~feeder_combout\);

-- Location: FF_X36_Y27_N15
\ID_EX|ID_EX_read_data_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(21));

-- Location: LCCOMB_X36_Y27_N4
\Mux0_4to1|MUX2_2_1|Y[21]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[21]~43_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(21))) # (!\FWD_U|FWD_A\(1) & (((\ID_EX|ID_EX_read_data_1\(21) & !\FWD_U|FWD_A[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \EX_MEM|EX_MEM_ALU_result\(21),
	datac => \ID_EX|ID_EX_read_data_1\(21),
	datad => \FWD_U|FWD_A[0]~7_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[21]~43_combout\);

-- Location: LCCOMB_X36_Y27_N2
\Mux0_4to1|MUX2_2_1|Y[21]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[21]~44_combout\ = (\Mux0_4to1|MUX2_2_1|Y[21]~43_combout\) # ((!\FWD_U|FWD_A\(1) & (\FWD_U|FWD_A[0]~7_combout\ & \Mux4_2to1|Y[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[21]~43_combout\,
	datad => \Mux4_2to1|Y[21]~21_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[21]~44_combout\);

-- Location: LCCOMB_X38_Y27_N28
\RegF0|READ_U_0|MUX1_32_1|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(21))))) # (!\IF_ID|IF_ID_Instruction\(17) & (!\IF_ID|IF_ID_Instruction\(16) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(21),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(21),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~17_combout\);

-- Location: LCCOMB_X37_Y27_N22
\RegF0|READ_U_0|MUX1_32_1|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(21)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(21))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux10~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux10~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(21),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(21),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~18_combout\);

-- Location: LCCOMB_X36_Y24_N2
\RegF0|READ_U_0|MUX1_32_1|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~0_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(21)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(21) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~0_combout\);

-- Location: LCCOMB_X36_Y26_N20
\RegF0|READ_U_0|MUX1_32_1|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~1_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(21)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(21),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~1_combout\);

-- Location: LCCOMB_X42_Y31_N14
\RegF0|READ_U_0|MUX1_32_1|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(21))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~4_combout\);

-- Location: LCCOMB_X41_Y29_N30
\RegF0|READ_U_0|MUX1_32_1|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux10~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(21)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(21) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux10~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~5_combout\);

-- Location: LCCOMB_X42_Y28_N18
\RegF0|READ_U_0|MUX1_32_1|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(21))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~6_combout\);

-- Location: LCCOMB_X41_Y28_N12
\RegF0|READ_U_0|MUX1_32_1|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux10~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(21)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(21) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(21),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux10~6_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~7_combout\);

-- Location: LCCOMB_X41_Y28_N14
\RegF0|READ_U_0|MUX1_32_1|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux10~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux10~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~8_combout\);

-- Location: LCCOMB_X46_Y25_N14
\RegF0|READ_U_0|MUX1_32_1|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~9_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(21))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~9_combout\);

-- Location: LCCOMB_X45_Y25_N6
\RegF0|READ_U_0|MUX1_32_1|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(21)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|READ_U_0|MUX1_32_1|Mux10~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux10~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(21),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(21),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~10_combout\);

-- Location: LCCOMB_X46_Y28_N26
\RegF0|READ_U_0|MUX1_32_1|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(21)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(21),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(21),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~2_combout\);

-- Location: LCCOMB_X45_Y28_N14
\RegF0|READ_U_0|MUX1_32_1|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(21)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(21))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~3_combout\);

-- Location: LCCOMB_X43_Y28_N30
\RegF0|READ_U_0|MUX1_32_1|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux10~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~10_combout\) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~8_combout\ & 
-- (((\IF_ID|IF_ID_Instruction\(16) & \RegF0|READ_U_0|MUX1_32_1|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux10~8_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux10~10_combout\,
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~11_combout\);

-- Location: LCCOMB_X40_Y23_N2
\RegF0|READ_U_0|MUX1_32_1|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(21))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(21),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(21),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~12_combout\);

-- Location: LCCOMB_X41_Y23_N26
\RegF0|READ_U_0|MUX1_32_1|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux10~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(21))) # (!\IF_ID|IF_ID_Instruction\(16)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux10~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(21),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(21),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~13_combout\);

-- Location: LCCOMB_X42_Y23_N6
\RegF0|READ_U_0|MUX1_32_1|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~13_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(21))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~14_combout\);

-- Location: LCCOMB_X41_Y25_N20
\RegF0|READ_U_0|MUX1_32_1|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(21))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(21)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(21),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(21),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~15_combout\);

-- Location: LCCOMB_X41_Y27_N2
\RegF0|READ_U_0|MUX1_32_1|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux10~11_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux10~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~16_combout\);

-- Location: LCCOMB_X36_Y27_N6
\RegF0|READ_U_0|MUX1_32_1|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux10~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux10~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux10~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux10~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux10~1_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux10~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux10~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux10~19_combout\);

-- Location: LCCOMB_X36_Y27_N12
\ID_EX|ID_EX_read_data_2[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[21]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux10~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux10~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[21]~feeder_combout\);

-- Location: FF_X36_Y27_N13
\ID_EX|ID_EX_read_data_2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(21));

-- Location: LCCOMB_X36_Y27_N18
\Mux1_4to1|MUX2_2_1|Y[21]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[21]~42_combout\ = (\FWD_U|FWD_B\(1) & (((\EX_MEM|EX_MEM_ALU_result\(21))))) # (!\FWD_U|FWD_B\(1) & (\ID_EX|ID_EX_read_data_2\(21) & ((!\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_2\(21),
	datab => \EX_MEM|EX_MEM_ALU_result\(21),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[21]~42_combout\);

-- Location: LCCOMB_X36_Y27_N24
\Mux1_4to1|MUX2_2_1|Y[21]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[21]~43_combout\ = (\Mux1_4to1|MUX2_2_1|Y[21]~42_combout\) # ((!\FWD_U|FWD_B\(1) & (\FWD_U|FWD_B[0]~7_combout\ & \Mux4_2to1|Y[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[21]~42_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[21]~21_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[21]~43_combout\);

-- Location: LCCOMB_X36_Y27_N22
\Mux1_2to1|Y[21]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[21]~26_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[21]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[21]~43_combout\,
	combout => \Mux1_2to1|Y[21]~26_combout\);

-- Location: LCCOMB_X36_Y27_N8
\ALU_exc|ALU_result~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~35_combout\ = (\Mux0_4to1|MUX2_2_1|Y[21]~44_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[21]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Mux0_4to1|MUX2_2_1|Y[21]~44_combout\,
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[21]~43_combout\,
	combout => \ALU_exc|ALU_result~35_combout\);

-- Location: LCCOMB_X36_Y27_N16
\ALU_exc|Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~44_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[21]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Control_U|ALUSrc~q\,
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \Mux1_4to1|MUX2_2_1|Y[21]~43_combout\,
	combout => \ALU_exc|Add0~44_combout\);

-- Location: LCCOMB_X36_Y32_N28
\ALU_exc|Add0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~72_combout\ = ((\Mux0_4to1|MUX2_2_1|Y[21]~44_combout\ $ (\ALU_exc|Add0~44_combout\ $ (!\ALU_exc|Add0~71\)))) # (GND)
-- \ALU_exc|Add0~73\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[21]~44_combout\ & ((\ALU_exc|Add0~44_combout\) # (!\ALU_exc|Add0~71\))) # (!\Mux0_4to1|MUX2_2_1|Y[21]~44_combout\ & (\ALU_exc|Add0~44_combout\ & !\ALU_exc|Add0~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[21]~44_combout\,
	datab => \ALU_exc|Add0~44_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~71\,
	combout => \ALU_exc|Add0~72_combout\,
	cout => \ALU_exc|Add0~73\);

-- Location: LCCOMB_X35_Y32_N0
\ALU_exc|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux10~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~72_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~35_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|ALU_result~35_combout\,
	datad => \ALU_exc|Add0~72_combout\,
	combout => \ALU_exc|Mux10~0_combout\);

-- Location: LCCOMB_X35_Y32_N10
\ALU_exc|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux10~1_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux10~0_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[21]~44_combout\ & (\Mux1_2to1|Y[21]~26_combout\ $ (\ALU_exc|Mux10~0_combout\))) # 
-- (!\Mux0_4to1|MUX2_2_1|Y[21]~44_combout\ & (\Mux1_2to1|Y[21]~26_combout\ & \ALU_exc|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[21]~44_combout\,
	datac => \Mux1_2to1|Y[21]~26_combout\,
	datad => \ALU_exc|Mux10~0_combout\,
	combout => \ALU_exc|Mux10~1_combout\);

-- Location: LCCOMB_X36_Y27_N28
\EX_MEM|EX_MEM_ALU_result~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~23_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux10~1_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~23_combout\);

-- Location: FF_X36_Y27_N29
\EX_MEM|EX_MEM_ALU_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(21));

-- Location: LCCOMB_X36_Y27_N30
\MEM_WB|MEM_WB_ALU_result[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[21]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(21),
	combout => \MEM_WB|MEM_WB_ALU_result[21]~feeder_combout\);

-- Location: FF_X36_Y27_N31
\MEM_WB|MEM_WB_ALU_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(21));

-- Location: FF_X38_Y27_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(22));

-- Location: FF_X38_Y27_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(22));

-- Location: FF_X37_Y27_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(22));

-- Location: LCCOMB_X37_Y27_N10
\RegF0|READ_U_0|MUX0_32_1|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(22)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(22) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~17_combout\);

-- Location: LCCOMB_X38_Y27_N30
\RegF0|READ_U_0|MUX0_32_1|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux9~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(22)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(22) & ((\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux9~17_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~18_combout\);

-- Location: FF_X37_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(22));

-- Location: FF_X36_Y24_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(22));

-- Location: FF_X36_Y24_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(22));

-- Location: LCCOMB_X36_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(22)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~10_combout\);

-- Location: FF_X37_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(22));

-- Location: LCCOMB_X37_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux9~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(22)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~10_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(22) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux9~10_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~11_combout\);

-- Location: FF_X41_Y22_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(22));

-- Location: FF_X41_Y22_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(22));

-- Location: FF_X40_Y22_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(22));

-- Location: FF_X40_Y22_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(22));

-- Location: LCCOMB_X40_Y22_N12
\RegF0|READ_U_0|MUX0_32_1|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(22)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(22) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~12_combout\);

-- Location: LCCOMB_X41_Y22_N30
\RegF0|READ_U_0|MUX0_32_1|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(22))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(22)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux9~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~13_combout\);

-- Location: FF_X42_Y22_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(22));

-- Location: LCCOMB_X41_Y22_N22
\RegF0|READ_U_0|MUX0_32_1|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux9~13_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(22)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux9~13_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~14_combout\);

-- Location: FF_X39_Y23_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(22));

-- Location: FF_X39_Y23_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(22));

-- Location: LCCOMB_X39_Y23_N14
\RegF0|READ_U_0|MUX0_32_1|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(22))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(22)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux9~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux9~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(22),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~15_combout\);

-- Location: LCCOMB_X34_Y25_N22
\RegF0|READ_U_0|MUX0_32_1|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux9~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux9~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux9~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~16_combout\);

-- Location: FF_X39_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(22));

-- Location: FF_X39_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(22));

-- Location: FF_X40_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(22));

-- Location: FF_X40_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(22));

-- Location: LCCOMB_X40_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(22))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(22),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~7_combout\);

-- Location: LCCOMB_X39_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(22))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(22)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(22),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux9~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~8_combout\);

-- Location: FF_X41_Y29_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(22));

-- Location: FF_X41_Y29_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(22));

-- Location: FF_X40_Y29_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(22));

-- Location: FF_X40_Y29_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(22));

-- Location: LCCOMB_X40_Y29_N12
\RegF0|READ_U_0|MUX0_32_1|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~0_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(22)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(22),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~0_combout\);

-- Location: LCCOMB_X41_Y29_N10
\RegF0|READ_U_0|MUX0_32_1|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~1_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(22))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux9~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~1_combout\);

-- Location: FF_X39_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(22));

-- Location: FF_X39_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(22));

-- Location: FF_X40_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(22));

-- Location: FF_X40_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(22));

-- Location: LCCOMB_X40_Y25_N4
\RegF0|READ_U_0|MUX0_32_1|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~2_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (\IF_ID|IF_ID_Instruction\(24))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(22))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(22),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~2_combout\);

-- Location: LCCOMB_X39_Y25_N28
\RegF0|READ_U_0|MUX0_32_1|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(22))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(22)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(22),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux9~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~3_combout\);

-- Location: FF_X42_Y28_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(22));

-- Location: FF_X42_Y28_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(22));

-- Location: LCCOMB_X42_Y28_N8
\RegF0|READ_U_0|MUX0_32_1|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(22))))) # (!\IF_ID|IF_ID_Instruction\(24) & (!\IF_ID|IF_ID_Instruction\(23) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(22),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~4_combout\);

-- Location: FF_X41_Y28_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(22));

-- Location: FF_X41_Y28_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[22]~22_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(22));

-- Location: LCCOMB_X41_Y28_N6
\RegF0|READ_U_0|MUX0_32_1|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~5_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(22))))) # (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux9~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(22),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~5_combout\);

-- Location: LCCOMB_X41_Y27_N18
\RegF0|READ_U_0|MUX0_32_1|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux9~3_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux9~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux9~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~6_combout\);

-- Location: LCCOMB_X41_Y27_N20
\RegF0|READ_U_0|MUX0_32_1|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux9~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux9~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux9~8_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux9~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux9~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~9_combout\);

-- Location: LCCOMB_X34_Y27_N16
\RegF0|READ_U_0|MUX0_32_1|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux9~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux9~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux9~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux9~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux9~9_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux9~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux9~16_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux9~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux9~19_combout\);

-- Location: LCCOMB_X34_Y27_N20
\ID_EX|ID_EX_read_data_1[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[22]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux9~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux9~19_combout\,
	combout => \ID_EX|ID_EX_read_data_1[22]~feeder_combout\);

-- Location: FF_X34_Y27_N21
\ID_EX|ID_EX_read_data_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(22));

-- Location: LCCOMB_X34_Y27_N26
\Mux0_4to1|MUX2_2_1|Y[22]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[22]~45_combout\ = (\FWD_U|FWD_A\(1) & (((\EX_MEM|EX_MEM_ALU_result\(22))))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(22) & ((!\FWD_U|FWD_A[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_1\(22),
	datab => \EX_MEM|EX_MEM_ALU_result\(22),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[22]~45_combout\);

-- Location: LCCOMB_X34_Y27_N0
\Mux0_4to1|MUX2_2_1|Y[22]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ = (\Mux0_4to1|MUX2_2_1|Y[22]~45_combout\) # ((\FWD_U|FWD_A[0]~7_combout\ & (\Mux4_2to1|Y[22]~22_combout\ & !\FWD_U|FWD_A\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[22]~45_combout\,
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \Mux4_2to1|Y[22]~22_combout\,
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[22]~46_combout\);

-- Location: LCCOMB_X35_Y27_N10
\Mux1_2to1|Y[22]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[22]~25_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[22]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[22]~45_combout\,
	combout => \Mux1_2to1|Y[22]~25_combout\);

-- Location: LCCOMB_X35_Y27_N0
\ALU_exc|Add0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~43_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[22]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[22]~45_combout\,
	combout => \ALU_exc|Add0~43_combout\);

-- Location: LCCOMB_X36_Y32_N30
\ALU_exc|Add0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~74_combout\ = (\ALU_exc|Add0~43_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & (\ALU_exc|Add0~73\ & VCC)) # (!\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & (!\ALU_exc|Add0~73\)))) # (!\ALU_exc|Add0~43_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & (!\ALU_exc|Add0~73\)) # (!\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & ((\ALU_exc|Add0~73\) # (GND)))))
-- \ALU_exc|Add0~75\ = CARRY((\ALU_exc|Add0~43_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & !\ALU_exc|Add0~73\)) # (!\ALU_exc|Add0~43_combout\ & ((!\ALU_exc|Add0~73\) # (!\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~43_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[22]~46_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~73\,
	combout => \ALU_exc|Add0~74_combout\,
	cout => \ALU_exc|Add0~75\);

-- Location: LCCOMB_X35_Y31_N14
\ALU_exc|ALU_result~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~33_combout\ = (\Mux0_4to1|MUX2_2_1|Y[22]~45_combout\) # ((\Mux1_2to1|Y[22]~25_combout\) # ((\FWD_U|FWD_A[0]~8_combout\ & \Mux4_2to1|Y[22]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[22]~45_combout\,
	datab => \FWD_U|FWD_A[0]~8_combout\,
	datac => \Mux4_2to1|Y[22]~22_combout\,
	datad => \Mux1_2to1|Y[22]~25_combout\,
	combout => \ALU_exc|ALU_result~33_combout\);

-- Location: LCCOMB_X35_Y32_N28
\ALU_exc|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux9~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Add0~74_combout\)) # (!\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|ALU_result~33_combout\))))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~74_combout\,
	datad => \ALU_exc|ALU_result~33_combout\,
	combout => \ALU_exc|Mux9~0_combout\);

-- Location: LCCOMB_X35_Y32_N22
\ALU_exc|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux9~1_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux9~0_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & (\Mux1_2to1|Y[22]~25_combout\ $ (\ALU_exc|Mux9~0_combout\))) # 
-- (!\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & (\Mux1_2to1|Y[22]~25_combout\ & \ALU_exc|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[22]~46_combout\,
	datac => \Mux1_2to1|Y[22]~25_combout\,
	datad => \ALU_exc|Mux9~0_combout\,
	combout => \ALU_exc|Mux9~1_combout\);

-- Location: LCCOMB_X35_Y32_N2
\EX_MEM|EX_MEM_ALU_result~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~24_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux9~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~24_combout\);

-- Location: FF_X35_Y32_N3
\EX_MEM|EX_MEM_ALU_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(22));

-- Location: LCCOMB_X34_Y27_N12
\MEM_WB|MEM_WB_ALU_result[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[22]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(22),
	combout => \MEM_WB|MEM_WB_ALU_result[22]~feeder_combout\);

-- Location: FF_X34_Y27_N13
\MEM_WB|MEM_WB_ALU_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(22));

-- Location: FF_X36_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(23));

-- Location: FF_X35_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(23));

-- Location: FF_X35_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(23));

-- Location: FF_X36_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(23));

-- Location: LCCOMB_X35_Y24_N12
\RegF0|READ_U_0|MUX0_32_1|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(23))))) # (!\IF_ID|IF_ID_Instruction\(21) & (!\IF_ID|IF_ID_Instruction\(22) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(23),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~0_combout\);

-- Location: LCCOMB_X35_Y24_N14
\RegF0|READ_U_0|MUX0_32_1|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~1_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux8~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(23))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(23),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux8~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~1_combout\);

-- Location: FF_X38_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(23));

-- Location: FF_X38_Y28_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(23));

-- Location: LCCOMB_X38_Y28_N24
\RegF0|READ_U_0|MUX0_32_1|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(23)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~17_combout\);

-- Location: FF_X36_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[23]~23_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(23));

-- Location: FF_X37_Y27_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(23));

-- Location: LCCOMB_X37_Y27_N0
\RegF0|READ_U_0|MUX0_32_1|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux8~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(23)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(23) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux8~17_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~18_combout\);

-- Location: FF_X42_Y23_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(23));

-- Location: FF_X41_Y23_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(23));

-- Location: FF_X40_Y23_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(23));

-- Location: FF_X40_Y23_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(23));

-- Location: LCCOMB_X40_Y23_N20
\RegF0|READ_U_0|MUX0_32_1|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(23)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~12_combout\);

-- Location: FF_X41_Y23_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(23));

-- Location: LCCOMB_X41_Y23_N20
\RegF0|READ_U_0|MUX0_32_1|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~13_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux8~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(23)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~12_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(23) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux8~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~13_combout\);

-- Location: LCCOMB_X43_Y23_N14
\RegF0|READ_U_0|MUX0_32_1|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux8~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux8~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~14_combout\);

-- Location: FF_X39_Y23_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(23));

-- Location: FF_X39_Y23_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(23));

-- Location: LCCOMB_X39_Y23_N18
\RegF0|READ_U_0|MUX0_32_1|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux8~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(23))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(23)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux8~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux8~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(23),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~15_combout\);

-- Location: FF_X39_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(23));

-- Location: FF_X39_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(23));

-- Location: FF_X40_Y24_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(23));

-- Location: FF_X40_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(23));

-- Location: LCCOMB_X40_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(23)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~9_combout\);

-- Location: LCCOMB_X39_Y24_N28
\RegF0|READ_U_0|MUX0_32_1|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux8~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(23))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(23)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(23),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux8~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~10_combout\);

-- Location: FF_X39_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(23));

-- Location: FF_X39_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(23));

-- Location: FF_X40_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(23));

-- Location: LCCOMB_X40_Y25_N28
\RegF0|READ_U_0|MUX0_32_1|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(23)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(23) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~2_combout\);

-- Location: LCCOMB_X39_Y25_N4
\RegF0|READ_U_0|MUX0_32_1|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux8~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(23))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(23)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(23),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(23),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux8~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~3_combout\);

-- Location: FF_X40_Y28_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(23));

-- Location: FF_X40_Y28_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(23));

-- Location: LCCOMB_X40_Y28_N18
\RegF0|READ_U_0|MUX0_32_1|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(23)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(23) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~6_combout\);

-- Location: FF_X43_Y28_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(23));

-- Location: FF_X43_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(23));

-- Location: LCCOMB_X43_Y28_N20
\RegF0|READ_U_0|MUX0_32_1|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~7_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux8~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(23)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~6_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(23) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux8~6_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~7_combout\);

-- Location: FF_X41_Y29_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(23));

-- Location: FF_X40_Y29_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(23));

-- Location: FF_X40_Y29_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(23));

-- Location: LCCOMB_X40_Y29_N20
\RegF0|READ_U_0|MUX0_32_1|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(23)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~4_combout\);

-- Location: FF_X41_Y29_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(23));

-- Location: LCCOMB_X41_Y29_N12
\RegF0|READ_U_0|MUX0_32_1|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux8~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(23)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(23) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux8~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~5_combout\);

-- Location: LCCOMB_X39_Y28_N20
\RegF0|READ_U_0|MUX0_32_1|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~8_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|READ_U_0|MUX0_32_1|Mux8~5_combout\)))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux8~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux8~7_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux8~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~8_combout\);

-- Location: LCCOMB_X38_Y26_N26
\RegF0|READ_U_0|MUX0_32_1|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux8~8_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux8~10_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux8~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux8~10_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux8~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux8~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~11_combout\);

-- Location: LCCOMB_X38_Y26_N20
\RegF0|READ_U_0|MUX0_32_1|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux8~11_combout\) # (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux8~15_combout\ & ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux8~15_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux8~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~16_combout\);

-- Location: LCCOMB_X36_Y28_N26
\RegF0|READ_U_0|MUX0_32_1|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux8~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux8~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux8~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux8~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux8~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux8~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux8~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux8~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux8~19_combout\);

-- Location: FF_X36_Y28_N27
\ID_EX|ID_EX_read_data_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux8~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(23));

-- Location: LCCOMB_X36_Y28_N12
\Mux0_4to1|MUX2_2_1|Y[23]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[23]~47_combout\ = (\FWD_U|FWD_A\(1) & (((\EX_MEM|EX_MEM_ALU_result\(23))))) # (!\FWD_U|FWD_A\(1) & (!\FWD_U|FWD_A[0]~7_combout\ & ((\ID_EX|ID_EX_read_data_1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \EX_MEM|EX_MEM_ALU_result\(23),
	datac => \ID_EX|ID_EX_read_data_1\(23),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[23]~47_combout\);

-- Location: LCCOMB_X36_Y28_N22
\Mux0_4to1|MUX2_2_1|Y[23]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[23]~48_combout\ = (\Mux0_4to1|MUX2_2_1|Y[23]~47_combout\) # ((!\FWD_U|FWD_A\(1) & (\FWD_U|FWD_A[0]~7_combout\ & \Mux4_2to1|Y[23]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[23]~47_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[23]~23_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[23]~48_combout\);

-- Location: LCCOMB_X36_Y28_N2
\Mux1_2to1|Y[23]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[23]~24_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[23]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[23]~47_combout\,
	combout => \Mux1_2to1|Y[23]~24_combout\);

-- Location: LCCOMB_X36_Y28_N4
\ALU_exc|ALU_result~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~34_combout\ = (\Mux0_4to1|MUX2_2_1|Y[23]~47_combout\) # ((\Mux1_2to1|Y[23]~24_combout\) # ((\Mux4_2to1|Y[23]~23_combout\ & \FWD_U|FWD_A[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[23]~47_combout\,
	datab => \Mux4_2to1|Y[23]~23_combout\,
	datac => \FWD_U|FWD_A[0]~8_combout\,
	datad => \Mux1_2to1|Y[23]~24_combout\,
	combout => \ALU_exc|ALU_result~34_combout\);

-- Location: LCCOMB_X36_Y28_N28
\ALU_exc|Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~42_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[23]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ID_EX|ID_EX_extend_value\(31),
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \Mux1_4to1|MUX2_2_1|Y[23]~47_combout\,
	combout => \ALU_exc|Add0~42_combout\);

-- Location: LCCOMB_X36_Y31_N0
\ALU_exc|Add0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~76_combout\ = ((\ALU_exc|Add0~42_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[23]~48_combout\ $ (!\ALU_exc|Add0~75\)))) # (GND)
-- \ALU_exc|Add0~77\ = CARRY((\ALU_exc|Add0~42_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[23]~48_combout\) # (!\ALU_exc|Add0~75\))) # (!\ALU_exc|Add0~42_combout\ & (\Mux0_4to1|MUX2_2_1|Y[23]~48_combout\ & !\ALU_exc|Add0~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~42_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[23]~48_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~75\,
	combout => \ALU_exc|Add0~76_combout\,
	cout => \ALU_exc|Add0~77\);

-- Location: LCCOMB_X36_Y28_N18
\ALU_exc|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux8~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~76_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~34_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|ALU_result~34_combout\,
	datad => \ALU_exc|Add0~76_combout\,
	combout => \ALU_exc|Mux8~0_combout\);

-- Location: LCCOMB_X36_Y28_N8
\ALU_exc|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux8~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[23]~48_combout\ & (\ALU_exc|Mux8~0_combout\ $ (((\Mux1_2to1|Y[23]~24_combout\ & !\ALU_exc|Mux20~3_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[23]~48_combout\ & (\ALU_exc|Mux8~0_combout\ & 
-- ((\Mux1_2to1|Y[23]~24_combout\) # (\ALU_exc|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[23]~48_combout\,
	datab => \Mux1_2to1|Y[23]~24_combout\,
	datac => \ALU_exc|Mux20~3_combout\,
	datad => \ALU_exc|Mux8~0_combout\,
	combout => \ALU_exc|Mux8~1_combout\);

-- Location: LCCOMB_X36_Y28_N24
\EX_MEM|EX_MEM_ALU_result~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~25_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux8~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~25_combout\);

-- Location: FF_X36_Y28_N25
\EX_MEM|EX_MEM_ALU_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(23));

-- Location: LCCOMB_X36_Y28_N14
\MEM_WB|MEM_WB_ALU_result[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[23]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(23),
	combout => \MEM_WB|MEM_WB_ALU_result[23]~feeder_combout\);

-- Location: FF_X36_Y28_N15
\MEM_WB|MEM_WB_ALU_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(23));

-- Location: FF_X38_Y27_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(24));

-- Location: FF_X39_Y27_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(24));

-- Location: LCCOMB_X38_Y27_N6
\RegF0|READ_U_0|MUX1_32_1|Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(24)))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(24),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(24),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~17_combout\);

-- Location: FF_X35_Y27_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(24));

-- Location: FF_X38_Y27_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(24));

-- Location: LCCOMB_X38_Y27_N20
\RegF0|READ_U_0|MUX1_32_1|Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux7~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(24)) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(24) & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux7~17_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~18_combout\);

-- Location: FF_X40_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(24));

-- Location: FF_X40_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(24));

-- Location: LCCOMB_X40_Y25_N10
\RegF0|READ_U_0|MUX1_32_1|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(24))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~2_combout\);

-- Location: FF_X39_Y25_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(24));

-- Location: FF_X39_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(24));

-- Location: LCCOMB_X39_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~3_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux7~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(24)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(24) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux7~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~3_combout\);

-- Location: FF_X40_Y28_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(24));

-- Location: FF_X40_Y28_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(24));

-- Location: LCCOMB_X40_Y28_N8
\RegF0|READ_U_0|MUX1_32_1|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(24)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(24) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~4_combout\);

-- Location: FF_X39_Y28_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(24));

-- Location: FF_X39_Y28_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(24));

-- Location: LCCOMB_X39_Y28_N4
\RegF0|READ_U_0|MUX1_32_1|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~5_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux7~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(24))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(24)))))) # (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|READ_U_0|MUX1_32_1|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux7~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(24),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(24),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~5_combout\);

-- Location: LCCOMB_X38_Y24_N12
\RegF0|READ_U_0|MUX1_32_1|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|READ_U_0|MUX1_32_1|Mux7~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux7~3_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux7~5_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~6_combout\);

-- Location: FF_X40_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(24));

-- Location: FF_X40_Y24_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(24));

-- Location: LCCOMB_X40_Y24_N10
\RegF0|READ_U_0|MUX1_32_1|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~7_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(24))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~7_combout\);

-- Location: FF_X39_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(24));

-- Location: FF_X39_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(24));

-- Location: LCCOMB_X39_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux7~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(24))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(24)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|READ_U_0|MUX1_32_1|Mux7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux7~7_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(24),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(24),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~8_combout\);

-- Location: FF_X40_Y29_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(24));

-- Location: FF_X40_Y29_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(24));

-- Location: LCCOMB_X40_Y29_N6
\RegF0|READ_U_0|MUX1_32_1|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(24)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(24) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~0_combout\);

-- Location: FF_X41_Y29_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(24));

-- Location: FF_X41_Y29_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(24));

-- Location: LCCOMB_X41_Y29_N4
\RegF0|READ_U_0|MUX1_32_1|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux7~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(24))) # (!\IF_ID|IF_ID_Instruction\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux7~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(24),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(24),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~1_combout\);

-- Location: LCCOMB_X38_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~9_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux7~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux7~8_combout\) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~6_combout\ & 
-- (((\RegF0|READ_U_0|MUX1_32_1|Mux7~1_combout\ & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux7~6_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux7~8_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux7~1_combout\,
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~9_combout\);

-- Location: FF_X36_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(24));

-- Location: FF_X36_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(24));

-- Location: LCCOMB_X36_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(24))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~10_combout\);

-- Location: FF_X37_Y25_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(24));

-- Location: FF_X37_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(24));

-- Location: LCCOMB_X37_Y25_N6
\RegF0|READ_U_0|MUX1_32_1|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux7~10_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(24))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~10_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(24)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux7~10_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(24),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(24),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~11_combout\);

-- Location: FF_X40_Y22_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(24));

-- Location: FF_X40_Y22_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(24));

-- Location: LCCOMB_X40_Y22_N26
\RegF0|READ_U_0|MUX1_32_1|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(24))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~12_combout\);

-- Location: FF_X41_Y22_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(24));

-- Location: FF_X41_Y22_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(24));

-- Location: LCCOMB_X41_Y22_N18
\RegF0|READ_U_0|MUX1_32_1|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux7~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(24)) # (!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(24) & ((\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux7~12_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~13_combout\);

-- Location: FF_X42_Y22_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(24));

-- Location: LCCOMB_X42_Y22_N30
\RegF0|READ_U_0|MUX1_32_1|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux7~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(24) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux7~13_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(24),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~14_combout\);

-- Location: FF_X39_Y23_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(24));

-- Location: LCCOMB_X39_Y23_N0
\RegF0|READ_U_0|MUX1_32_1|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux7~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(24)) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~14_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(24) & \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux7~14_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(24),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~15_combout\);

-- Location: LCCOMB_X38_Y24_N16
\RegF0|READ_U_0|MUX1_32_1|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux7~11_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (((!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux7~11_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux7~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~16_combout\);

-- Location: LCCOMB_X38_Y24_N28
\RegF0|READ_U_0|MUX1_32_1|Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux7~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux7~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux7~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux7~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux7~9_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux7~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux7~9_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux7~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux7~19_combout\);

-- Location: FF_X38_Y24_N29
\ID_EX|ID_EX_read_data_2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(24));

-- Location: LCCOMB_X35_Y27_N8
\Mux1_4to1|MUX2_2_1|Y[24]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[24]~48_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & (\EX_MEM|EX_MEM_ALU_result\(24))) # (!\FWD_U|FWD_B[1]~1_combout\ & ((\ID_EX|ID_EX_read_data_2\(24)))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(24),
	datab => \ID_EX|ID_EX_read_data_2\(24),
	datac => \FWD_U|FWD_B[1]~3_combout\,
	datad => \FWD_U|FWD_B[1]~1_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[24]~48_combout\);

-- Location: LCCOMB_X35_Y27_N6
\Mux1_4to1|MUX2_2_1|Y[24]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[24]~49_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[24]~48_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[24]~24_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (((\Mux1_4to1|MUX2_2_1|Y[24]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \Mux1_4to1|MUX2_2_1|Y[24]~48_combout\,
	datad => \Mux4_2to1|Y[24]~24_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[24]~49_combout\);

-- Location: LCCOMB_X30_Y30_N18
\EX_MEM|EX_MEM_write_data~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~24_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[24]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[24]~49_combout\,
	combout => \EX_MEM|EX_MEM_write_data~24_combout\);

-- Location: FF_X30_Y30_N19
\EX_MEM|EX_MEM_write_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(24));

-- Location: FF_X36_Y24_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(25));

-- Location: FF_X35_Y24_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(25));

-- Location: FF_X36_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(25));

-- Location: FF_X35_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(25));

-- Location: LCCOMB_X35_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(25)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(25) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~0_combout\);

-- Location: LCCOMB_X35_Y24_N10
\RegF0|READ_U_0|MUX0_32_1|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~1_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(25)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(25))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux6~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~1_combout\);

-- Location: FF_X38_Y28_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(25));

-- Location: FF_X38_Y28_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(25));

-- Location: LCCOMB_X38_Y28_N16
\RegF0|READ_U_0|MUX0_32_1|Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (\IF_ID|IF_ID_Instruction\(22))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(25))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(25),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(25),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~17_combout\);

-- Location: FF_X35_Y28_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(25));

-- Location: FF_X34_Y28_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[25]~25_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(25));

-- Location: LCCOMB_X34_Y28_N26
\RegF0|READ_U_0|MUX0_32_1|Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux6~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(25)) # (!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(25) & ((\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux6~17_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~18_combout\);

-- Location: FF_X39_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(25));

-- Location: FF_X39_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(25));

-- Location: FF_X40_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(25));

-- Location: FF_X40_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(25));

-- Location: LCCOMB_X40_Y25_N12
\RegF0|READ_U_0|MUX0_32_1|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(25)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(25) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(25),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~2_combout\);

-- Location: LCCOMB_X39_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(25))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(25)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux6~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~3_combout\);

-- Location: FF_X39_Y28_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(25));

-- Location: FF_X39_Y28_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(25));

-- Location: FF_X40_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(25));

-- Location: FF_X40_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(25));

-- Location: LCCOMB_X40_Y28_N22
\RegF0|READ_U_0|MUX0_32_1|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(25))))) # (!\IF_ID|IF_ID_Instruction\(24) & (!\IF_ID|IF_ID_Instruction\(23) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(25),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(25),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~6_combout\);

-- Location: LCCOMB_X39_Y28_N14
\RegF0|READ_U_0|MUX0_32_1|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~6_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(25))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~6_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(25)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux6~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~7_combout\);

-- Location: FF_X40_Y29_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(25));

-- Location: FF_X40_Y29_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(25));

-- Location: LCCOMB_X40_Y29_N8
\RegF0|READ_U_0|MUX0_32_1|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(25)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(25),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~4_combout\);

-- Location: FF_X41_Y29_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(25));

-- Location: FF_X41_Y29_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(25));

-- Location: LCCOMB_X41_Y29_N28
\RegF0|READ_U_0|MUX0_32_1|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux6~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(25)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(25) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux6~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~5_combout\);

-- Location: LCCOMB_X40_Y28_N30
\RegF0|READ_U_0|MUX0_32_1|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~8_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux6~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux6~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~8_combout\);

-- Location: FF_X40_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(25));

-- Location: FF_X40_Y24_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(25));

-- Location: LCCOMB_X40_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(25)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(25),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~9_combout\);

-- Location: FF_X39_Y24_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(25));

-- Location: FF_X39_Y24_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(25));

-- Location: LCCOMB_X39_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(25)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(25))))) # (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|READ_U_0|MUX0_32_1|Mux6~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux6~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(25),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(25),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~10_combout\);

-- Location: LCCOMB_X39_Y28_N10
\RegF0|READ_U_0|MUX0_32_1|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~8_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~10_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux6~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux6~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux6~8_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux6~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~11_combout\);

-- Location: FF_X42_Y23_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(25));

-- Location: FF_X41_Y23_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(25));

-- Location: FF_X41_Y23_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(25));

-- Location: FF_X40_Y23_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(25));

-- Location: FF_X40_Y23_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(25));

-- Location: LCCOMB_X40_Y23_N12
\RegF0|READ_U_0|MUX0_32_1|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(25)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(25) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~12_combout\);

-- Location: LCCOMB_X41_Y23_N16
\RegF0|READ_U_0|MUX0_32_1|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(25))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(25)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux6~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~13_combout\);

-- Location: LCCOMB_X43_Y23_N12
\RegF0|READ_U_0|MUX0_32_1|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux6~13_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux6~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~14_combout\);

-- Location: FF_X39_Y23_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(25));

-- Location: FF_X39_Y23_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[25]~25_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(25));

-- Location: LCCOMB_X39_Y23_N30
\RegF0|READ_U_0|MUX0_32_1|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux6~14_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(25)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(25) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux6~14_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~15_combout\);

-- Location: LCCOMB_X34_Y28_N12
\RegF0|READ_U_0|MUX0_32_1|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux6~11_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux6~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux6~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~16_combout\);

-- Location: LCCOMB_X34_Y28_N20
\RegF0|READ_U_0|MUX0_32_1|Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux6~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux6~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux6~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux6~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux6~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux6~18_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux6~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux6~19_combout\);

-- Location: FF_X34_Y28_N21
\ID_EX|ID_EX_read_data_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux6~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(25));

-- Location: LCCOMB_X34_Y28_N22
\Mux0_4to1|MUX2_2_1|Y[25]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[25]~51_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(25))) # (!\FWD_U|FWD_A\(1) & ((\ID_EX|ID_EX_read_data_1\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(25),
	datab => \ID_EX|ID_EX_read_data_1\(25),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[25]~51_combout\);

-- Location: LCCOMB_X34_Y28_N8
\Mux0_4to1|MUX2_2_1|Y[25]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[25]~52_combout\ = (\FWD_U|FWD_A\(1) & (((\Mux0_4to1|MUX2_2_1|Y[25]~51_combout\)))) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[25]~25_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[25]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[25]~51_combout\,
	datad => \Mux4_2to1|Y[25]~25_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[25]~52_combout\);

-- Location: LCCOMB_X34_Y31_N28
\Mux1_2to1|Y[25]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[25]~22_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[25]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[25]~51_combout\,
	combout => \Mux1_2to1|Y[25]~22_combout\);

-- Location: LCCOMB_X34_Y31_N14
\ALU_exc|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux6~7_combout\ = (\Mux0_4to1|MUX2_2_1|Y[25]~52_combout\ & (!\ALUctrl_0|ALU_Ctrl\(0) & (!\ALUctrl_0|ALU_Ctrl\(1) & \Mux1_2to1|Y[25]~22_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[25]~52_combout\ & (!\Mux1_2to1|Y[25]~22_combout\ & 
-- ((\ALUctrl_0|ALU_Ctrl\(0)) # (\ALUctrl_0|ALU_Ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[25]~52_combout\,
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datac => \ALUctrl_0|ALU_Ctrl\(1),
	datad => \Mux1_2to1|Y[25]~22_combout\,
	combout => \ALU_exc|Mux6~7_combout\);

-- Location: LCCOMB_X34_Y31_N8
\ALU_exc|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux6~6_combout\ = (\Mux0_4to1|MUX2_2_1|Y[25]~52_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[25]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Mux1_4to1|MUX2_2_1|Y[25]~51_combout\,
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux0_4to1|MUX2_2_1|Y[25]~52_combout\,
	combout => \ALU_exc|Mux6~6_combout\);

-- Location: LCCOMB_X34_Y31_N16
\ALU_exc|Add0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~40_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[25]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[25]~51_combout\,
	combout => \ALU_exc|Add0~40_combout\);

-- Location: LCCOMB_X35_Y27_N22
\ALU_exc|Add0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~41_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[24]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[24]~49_combout\,
	combout => \ALU_exc|Add0~41_combout\);

-- Location: LCCOMB_X36_Y31_N2
\ALU_exc|Add0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~78_combout\ = (\Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ & ((\ALU_exc|Add0~41_combout\ & (\ALU_exc|Add0~77\ & VCC)) # (!\ALU_exc|Add0~41_combout\ & (!\ALU_exc|Add0~77\)))) # (!\Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ & ((\ALU_exc|Add0~41_combout\ & 
-- (!\ALU_exc|Add0~77\)) # (!\ALU_exc|Add0~41_combout\ & ((\ALU_exc|Add0~77\) # (GND)))))
-- \ALU_exc|Add0~79\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ & (!\ALU_exc|Add0~41_combout\ & !\ALU_exc|Add0~77\)) # (!\Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ & ((!\ALU_exc|Add0~77\) # (!\ALU_exc|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[24]~50_combout\,
	datab => \ALU_exc|Add0~41_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~77\,
	combout => \ALU_exc|Add0~78_combout\,
	cout => \ALU_exc|Add0~79\);

-- Location: LCCOMB_X36_Y31_N4
\ALU_exc|Add0~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~80_combout\ = ((\ALU_exc|Add0~40_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[25]~52_combout\ $ (!\ALU_exc|Add0~79\)))) # (GND)
-- \ALU_exc|Add0~81\ = CARRY((\ALU_exc|Add0~40_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[25]~52_combout\) # (!\ALU_exc|Add0~79\))) # (!\ALU_exc|Add0~40_combout\ & (\Mux0_4to1|MUX2_2_1|Y[25]~52_combout\ & !\ALU_exc|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~40_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[25]~52_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~79\,
	combout => \ALU_exc|Add0~80_combout\,
	cout => \ALU_exc|Add0~81\);

-- Location: LCCOMB_X35_Y31_N16
\ALU_exc|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux6~4_combout\ = (\ALU_exc|Mux20~0_combout\ & ((!\ALU_exc|Add0~80_combout\) # (!\ALU_exc|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_exc|Mux20~0_combout\,
	datac => \ALU_exc|Mux20~1_combout\,
	datad => \ALU_exc|Add0~80_combout\,
	combout => \ALU_exc|Mux6~4_combout\);

-- Location: LCCOMB_X34_Y31_N12
\ALU_exc|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux6~5_combout\ = (\ALU_exc|Mux6~6_combout\ & (\ALU_exc|Mux20~1_combout\ $ (\ALU_exc|Mux6~7_combout\ $ (\ALU_exc|Mux6~4_combout\)))) # (!\ALU_exc|Mux6~6_combout\ & (\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux6~7_combout\ & 
-- !\ALU_exc|Mux6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~1_combout\,
	datab => \ALU_exc|Mux6~7_combout\,
	datac => \ALU_exc|Mux6~6_combout\,
	datad => \ALU_exc|Mux6~4_combout\,
	combout => \ALU_exc|Mux6~5_combout\);

-- Location: LCCOMB_X34_Y31_N4
\EX_MEM|EX_MEM_ALU_result~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~27_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux6~5_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~27_combout\);

-- Location: FF_X34_Y31_N5
\EX_MEM|EX_MEM_ALU_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(25));

-- Location: LCCOMB_X34_Y28_N4
\MEM_WB|MEM_WB_ALU_result[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[25]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM|EX_MEM_ALU_result\(25),
	combout => \MEM_WB|MEM_WB_ALU_result[25]~feeder_combout\);

-- Location: FF_X34_Y28_N5
\MEM_WB|MEM_WB_ALU_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(25));

-- Location: FF_X40_Y24_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(26));

-- Location: FF_X40_Y24_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(26));

-- Location: LCCOMB_X40_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(26))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(26),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(26),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~7_combout\);

-- Location: FF_X39_Y24_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(26));

-- Location: FF_X39_Y24_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(26));

-- Location: LCCOMB_X39_Y24_N8
\RegF0|READ_U_0|MUX0_32_1|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(26)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(26))))) # (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|READ_U_0|MUX0_32_1|Mux5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux5~7_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(26),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(26),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~8_combout\);

-- Location: FF_X39_Y29_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(26));

-- Location: FF_X39_Y29_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(26));

-- Location: FF_X40_Y29_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(26));

-- Location: FF_X40_Y29_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(26));

-- Location: LCCOMB_X40_Y29_N4
\RegF0|READ_U_0|MUX0_32_1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~0_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(26)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~0_combout\);

-- Location: LCCOMB_X39_Y29_N30
\RegF0|READ_U_0|MUX0_32_1|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~1_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(26)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(26))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(26),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux5~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~1_combout\);

-- Location: FF_X40_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(26));

-- Location: FF_X40_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(26));

-- Location: LCCOMB_X40_Y25_N8
\RegF0|READ_U_0|MUX0_32_1|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~2_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (\IF_ID|IF_ID_Instruction\(24))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(26))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(26),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(26),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~2_combout\);

-- Location: FF_X39_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(26));

-- Location: FF_X39_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(26));

-- Location: LCCOMB_X39_Y25_N0
\RegF0|READ_U_0|MUX0_32_1|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~3_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux5~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(26))) # (!\IF_ID|IF_ID_Instruction\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~2_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux5~2_combout\,
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(26),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(26),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~3_combout\);

-- Location: FF_X39_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(26));

-- Location: FF_X40_Y28_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(26));

-- Location: FF_X40_Y28_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(26));

-- Location: LCCOMB_X40_Y28_N4
\RegF0|READ_U_0|MUX0_32_1|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(26)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(26) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(26),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~4_combout\);

-- Location: FF_X39_Y28_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(26));

-- Location: LCCOMB_X39_Y28_N28
\RegF0|READ_U_0|MUX0_32_1|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux5~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(26)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(26) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(26),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux5~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~5_combout\);

-- Location: LCCOMB_X39_Y28_N0
\RegF0|READ_U_0|MUX0_32_1|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~6_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~3_combout\) # ((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((!\IF_ID|IF_ID_Instruction\(22) & 
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux5~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux5~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~6_combout\);

-- Location: LCCOMB_X39_Y28_N18
\RegF0|READ_U_0|MUX0_32_1|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux5~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux5~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux5~8_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux5~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux5~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~9_combout\);

-- Location: FF_X38_Y27_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(26));

-- Location: FF_X37_Y31_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[26]~26_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(26));

-- Location: FF_X38_Y27_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(26));

-- Location: FF_X38_Y31_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(26));

-- Location: LCCOMB_X38_Y31_N22
\RegF0|READ_U_0|MUX0_32_1|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(26)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(26),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~17_combout\);

-- Location: LCCOMB_X37_Y31_N8
\RegF0|READ_U_0|MUX0_32_1|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~18_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(26)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(26))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(26),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux5~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~18_combout\);

-- Location: FF_X34_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(26));

-- Location: FF_X34_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(26));

-- Location: LCCOMB_X34_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(26)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(26),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~10_combout\);

-- Location: FF_X37_Y25_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(26));

-- Location: FF_X37_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(26));

-- Location: LCCOMB_X37_Y25_N20
\RegF0|READ_U_0|MUX0_32_1|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux5~10_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(26))) # (!\IF_ID|IF_ID_Instruction\(21)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~10_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux5~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(26),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(26),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~11_combout\);

-- Location: FF_X39_Y23_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(26));

-- Location: FF_X39_Y23_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(26));

-- Location: FF_X42_Y23_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(26));

-- Location: FF_X41_Y22_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(26));

-- Location: FF_X41_Y22_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(26));

-- Location: FF_X40_Y22_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(26));

-- Location: FF_X40_Y22_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[26]~26_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(26));

-- Location: LCCOMB_X40_Y22_N28
\RegF0|READ_U_0|MUX0_32_1|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(26)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(26) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(26),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~12_combout\);

-- Location: LCCOMB_X41_Y22_N2
\RegF0|READ_U_0|MUX0_32_1|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(26))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(26)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(26),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux5~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~13_combout\);

-- Location: LCCOMB_X43_Y23_N10
\RegF0|READ_U_0|MUX0_32_1|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux5~13_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(26) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(26),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux5~13_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~14_combout\);

-- Location: LCCOMB_X39_Y23_N6
\RegF0|READ_U_0|MUX0_32_1|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(26)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(26))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(26),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux5~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~15_combout\);

-- Location: LCCOMB_X38_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~11_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux5~15_combout\ & !\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux5~11_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux5~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~16_combout\);

-- Location: LCCOMB_X37_Y31_N28
\RegF0|READ_U_0|MUX0_32_1|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux5~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux5~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux5~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux5~9_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux5~9_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux5~18_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux5~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux5~19_combout\);

-- Location: FF_X37_Y31_N29
\ID_EX|ID_EX_read_data_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux5~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(26));

-- Location: LCCOMB_X37_Y31_N0
\Mux0_4to1|MUX2_2_1|Y[26]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[26]~53_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(26))) # (!\FWD_U|FWD_A\(1) & ((\ID_EX|ID_EX_read_data_1\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datac => \EX_MEM|EX_MEM_ALU_result\(26),
	datad => \ID_EX|ID_EX_read_data_1\(26),
	combout => \Mux0_4to1|MUX2_2_1|Y[26]~53_combout\);

-- Location: LCCOMB_X37_Y31_N12
\Mux0_4to1|MUX2_2_1|Y[26]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\FWD_U|FWD_A\(1) & ((\Mux0_4to1|MUX2_2_1|Y[26]~53_combout\))) # (!\FWD_U|FWD_A\(1) & (\Mux4_2to1|Y[26]~26_combout\)))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (((\Mux0_4to1|MUX2_2_1|Y[26]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \Mux4_2to1|Y[26]~26_combout\,
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux0_4to1|MUX2_2_1|Y[26]~53_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[26]~54_combout\);

-- Location: LCCOMB_X37_Y31_N10
\ALU_exc|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux5~6_combout\ = (\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[26]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\,
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux0_4to1|MUX2_2_1|Y[26]~54_combout\,
	combout => \ALU_exc|Mux5~6_combout\);

-- Location: LCCOMB_X37_Y31_N24
\Mux1_2to1|Y[26]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[26]~16_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[26]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\,
	combout => \Mux1_2to1|Y[26]~16_combout\);

-- Location: LCCOMB_X37_Y31_N30
\ALU_exc|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux5~7_combout\ = (\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ & (!\ALUctrl_0|ALU_Ctrl\(1) & (!\ALUctrl_0|ALU_Ctrl\(0) & \Mux1_2to1|Y[26]~16_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ & (!\Mux1_2to1|Y[26]~16_combout\ & 
-- ((\ALUctrl_0|ALU_Ctrl\(1)) # (\ALUctrl_0|ALU_Ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[26]~54_combout\,
	datab => \ALUctrl_0|ALU_Ctrl\(1),
	datac => \ALUctrl_0|ALU_Ctrl\(0),
	datad => \Mux1_2to1|Y[26]~16_combout\,
	combout => \ALU_exc|Mux5~7_combout\);

-- Location: LCCOMB_X37_Y31_N4
\ALU_exc|Add0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~39_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[26]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\,
	combout => \ALU_exc|Add0~39_combout\);

-- Location: LCCOMB_X36_Y31_N6
\ALU_exc|Add0~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~82_combout\ = (\ALU_exc|Add0~39_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ & (\ALU_exc|Add0~81\ & VCC)) # (!\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ & (!\ALU_exc|Add0~81\)))) # (!\ALU_exc|Add0~39_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ & (!\ALU_exc|Add0~81\)) # (!\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ & ((\ALU_exc|Add0~81\) # (GND)))))
-- \ALU_exc|Add0~83\ = CARRY((\ALU_exc|Add0~39_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ & !\ALU_exc|Add0~81\)) # (!\ALU_exc|Add0~39_combout\ & ((!\ALU_exc|Add0~81\) # (!\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~39_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[26]~54_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~81\,
	combout => \ALU_exc|Add0~82_combout\,
	cout => \ALU_exc|Add0~83\);

-- Location: LCCOMB_X37_Y31_N6
\ALU_exc|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux5~4_combout\ = (\ALU_exc|Mux20~0_combout\ & ((!\ALU_exc|Add0~82_combout\) # (!\ALU_exc|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~82_combout\,
	datad => \ALU_exc|Mux20~0_combout\,
	combout => \ALU_exc|Mux5~4_combout\);

-- Location: LCCOMB_X37_Y31_N18
\ALU_exc|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux5~5_combout\ = (\ALU_exc|Mux5~6_combout\ & (\ALU_exc|Mux20~1_combout\ $ (\ALU_exc|Mux5~7_combout\ $ (\ALU_exc|Mux5~4_combout\)))) # (!\ALU_exc|Mux5~6_combout\ & (\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux5~7_combout\ & 
-- !\ALU_exc|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux5~6_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Mux5~7_combout\,
	datad => \ALU_exc|Mux5~4_combout\,
	combout => \ALU_exc|Mux5~5_combout\);

-- Location: LCCOMB_X37_Y31_N22
\EX_MEM|EX_MEM_ALU_result~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~28_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((\ALU_exc|Mux5~5_combout\ & !\ALU_exc|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux5~5_combout\,
	datac => \ALU_exc|Mux20~5_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~28_combout\);

-- Location: FF_X37_Y31_N23
\EX_MEM|EX_MEM_ALU_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(26));

-- Location: FF_X37_Y31_N1
\MEM_WB|MEM_WB_ALU_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(26));

-- Location: FF_X37_Y26_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(27));

-- Location: FF_X38_Y26_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(27));

-- Location: FF_X36_Y24_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(27));

-- Location: FF_X35_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(27));

-- Location: LCCOMB_X35_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(27)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(27) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~0_combout\);

-- Location: LCCOMB_X38_Y26_N6
\RegF0|READ_U_0|MUX0_32_1|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~1_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(27)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(27))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~1_combout\);

-- Location: FF_X34_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(27));

-- Location: FF_X39_Y31_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(27));

-- Location: FF_X38_Y31_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(27));

-- Location: LCCOMB_X38_Y31_N14
\RegF0|READ_U_0|MUX0_32_1|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(27)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(27) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~17_combout\);

-- Location: FF_X38_Y31_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(27));

-- Location: LCCOMB_X38_Y31_N8
\RegF0|READ_U_0|MUX0_32_1|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~18_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(27))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(27)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(27),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux4~17_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(27),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~18_combout\);

-- Location: FF_X43_Y30_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(27));

-- Location: FF_X44_Y30_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(27));

-- Location: FF_X44_Y30_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(27));

-- Location: LCCOMB_X44_Y30_N0
\RegF0|READ_U_0|MUX0_32_1|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~4_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(27)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(27) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~4_combout\);

-- Location: FF_X43_Y30_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(27));

-- Location: LCCOMB_X43_Y30_N8
\RegF0|READ_U_0|MUX0_32_1|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux4~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(27)) # ((!\IF_ID|IF_ID_Instruction\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(27) & \IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(27),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux4~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~5_combout\);

-- Location: FF_X43_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(27));

-- Location: FF_X43_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(27));

-- Location: FF_X38_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(27));

-- Location: FF_X38_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(27));

-- Location: LCCOMB_X38_Y25_N14
\RegF0|READ_U_0|MUX0_32_1|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(27)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(27) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~6_combout\);

-- Location: LCCOMB_X43_Y25_N18
\RegF0|READ_U_0|MUX0_32_1|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~6_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(27))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~6_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(27)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~7_combout\);

-- Location: LCCOMB_X43_Y26_N28
\RegF0|READ_U_0|MUX0_32_1|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~8_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~5_combout\) # ((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((!\IF_ID|IF_ID_Instruction\(21) & 
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux4~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~8_combout\);

-- Location: FF_X39_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(27));

-- Location: FF_X39_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(27));

-- Location: FF_X40_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(27));

-- Location: FF_X40_Y25_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(27));

-- Location: LCCOMB_X40_Y25_N20
\RegF0|READ_U_0|MUX0_32_1|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(27)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(27) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~2_combout\);

-- Location: LCCOMB_X39_Y25_N12
\RegF0|READ_U_0|MUX0_32_1|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(27))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(27)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~3_combout\);

-- Location: FF_X45_Y30_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(27));

-- Location: FF_X45_Y30_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(27));

-- Location: FF_X46_Y30_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(27));

-- Location: FF_X46_Y30_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(27));

-- Location: LCCOMB_X46_Y30_N16
\RegF0|READ_U_0|MUX0_32_1|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~9_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(27)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(27) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~9_combout\);

-- Location: LCCOMB_X45_Y30_N16
\RegF0|READ_U_0|MUX0_32_1|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(27))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(27)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~10_combout\);

-- Location: LCCOMB_X43_Y26_N10
\RegF0|READ_U_0|MUX0_32_1|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~8_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~10_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux4~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux4~8_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux4~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~11_combout\);

-- Location: FF_X42_Y26_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(27));

-- Location: FF_X42_Y26_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(27));

-- Location: FF_X44_Y24_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(27));

-- Location: FF_X44_Y24_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(27));

-- Location: LCCOMB_X44_Y24_N20
\RegF0|READ_U_0|MUX0_32_1|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(27)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~12_combout\);

-- Location: FF_X42_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(27));

-- Location: FF_X42_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(27));

-- Location: LCCOMB_X42_Y24_N26
\RegF0|READ_U_0|MUX0_32_1|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~13_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux4~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(27))) # (!\IF_ID|IF_ID_Instruction\(21)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux4~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(27),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(27),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~13_combout\);

-- Location: FF_X42_Y23_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[27]~27_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(27));

-- Location: LCCOMB_X42_Y24_N10
\RegF0|READ_U_0|MUX0_32_1|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~13_combout\) # ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(27) & \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux4~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~14_combout\);

-- Location: LCCOMB_X42_Y26_N10
\RegF0|READ_U_0|MUX0_32_1|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(27)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(27))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~15_combout\);

-- Location: LCCOMB_X43_Y26_N20
\RegF0|READ_U_0|MUX0_32_1|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~11_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (((!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux4~11_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~16_combout\);

-- Location: LCCOMB_X38_Y26_N22
\RegF0|READ_U_0|MUX0_32_1|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux4~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux4~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux4~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux4~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux4~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux4~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux4~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux4~19_combout\);

-- Location: FF_X38_Y26_N23
\ID_EX|ID_EX_read_data_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(27));

-- Location: LCCOMB_X34_Y28_N14
\Mux0_4to1|MUX2_2_1|Y[27]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[27]~55_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(27))) # (!\FWD_U|FWD_A\(1) & ((\ID_EX|ID_EX_read_data_1\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \EX_MEM|EX_MEM_ALU_result\(27),
	datad => \ID_EX|ID_EX_read_data_1\(27),
	combout => \Mux0_4to1|MUX2_2_1|Y[27]~55_combout\);

-- Location: LCCOMB_X34_Y28_N30
\Mux0_4to1|MUX2_2_1|Y[27]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\ = (\FWD_U|FWD_A\(1) & (((\Mux0_4to1|MUX2_2_1|Y[27]~55_combout\)))) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & (\Mux4_2to1|Y[27]~27_combout\)) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- ((\Mux0_4to1|MUX2_2_1|Y[27]~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \Mux4_2to1|Y[27]~27_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[27]~55_combout\,
	datad => \FWD_U|FWD_A[0]~7_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\);

-- Location: LCCOMB_X39_Y31_N2
\RegF0|READ_U_0|MUX1_32_1|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(27)) # ((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(27) & !\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~17_combout\);

-- Location: LCCOMB_X38_Y31_N0
\RegF0|READ_U_0|MUX1_32_1|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(27))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(27)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~18_combout\);

-- Location: LCCOMB_X36_Y24_N4
\RegF0|READ_U_0|MUX1_32_1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~0_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(27)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(27) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~0_combout\);

-- Location: LCCOMB_X37_Y26_N30
\RegF0|READ_U_0|MUX1_32_1|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux4~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(27))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux4~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(27),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(27),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~1_combout\);

-- Location: LCCOMB_X44_Y24_N10
\RegF0|READ_U_0|MUX1_32_1|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(27))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~12_combout\);

-- Location: LCCOMB_X42_Y24_N28
\RegF0|READ_U_0|MUX1_32_1|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux4~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(27)) # (!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(27) & ((\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(27),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux4~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~13_combout\);

-- Location: LCCOMB_X42_Y23_N14
\RegF0|READ_U_0|MUX1_32_1|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~13_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(27))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~14_combout\);

-- Location: LCCOMB_X42_Y26_N28
\RegF0|READ_U_0|MUX1_32_1|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(27))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(27)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(27),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~15_combout\);

-- Location: LCCOMB_X40_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(27))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~2_combout\);

-- Location: LCCOMB_X39_Y25_N18
\RegF0|READ_U_0|MUX1_32_1|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(27)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(27))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(27),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~3_combout\);

-- Location: LCCOMB_X38_Y25_N0
\RegF0|READ_U_0|MUX1_32_1|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~6_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(27)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(27) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~6_combout\);

-- Location: LCCOMB_X43_Y25_N8
\RegF0|READ_U_0|MUX1_32_1|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux4~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(27)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(27) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux4~6_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~7_combout\);

-- Location: LCCOMB_X44_Y30_N6
\RegF0|READ_U_0|MUX1_32_1|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(27)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(27) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(27),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~4_combout\);

-- Location: LCCOMB_X43_Y30_N26
\RegF0|READ_U_0|MUX1_32_1|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~5_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(27)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(27))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~5_combout\);

-- Location: LCCOMB_X43_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~8_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux4~5_combout\) # (\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux4~7_combout\ & 
-- ((!\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux4~7_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux4~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~8_combout\);

-- Location: LCCOMB_X46_Y30_N22
\RegF0|READ_U_0|MUX1_32_1|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(27))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(27),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(27),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~9_combout\);

-- Location: LCCOMB_X45_Y30_N6
\RegF0|READ_U_0|MUX1_32_1|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(27)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(27))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(27),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(27),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~10_combout\);

-- Location: LCCOMB_X43_Y25_N20
\RegF0|READ_U_0|MUX1_32_1|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~10_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~8_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux4~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux4~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux4~8_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~11_combout\);

-- Location: LCCOMB_X43_Y25_N6
\RegF0|READ_U_0|MUX1_32_1|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux4~11_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux4~15_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~16_combout\);

-- Location: LCCOMB_X37_Y26_N24
\RegF0|READ_U_0|MUX1_32_1|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux4~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux4~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux4~18_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux4~16_combout\ & 
-- (((\RegF0|READ_U_0|MUX1_32_1|Mux4~1_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux4~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux4~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux4~16_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux4~19_combout\);

-- Location: LCCOMB_X37_Y26_N6
\ID_EX|ID_EX_read_data_2[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[27]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux4~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux4~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[27]~feeder_combout\);

-- Location: FF_X37_Y26_N7
\ID_EX|ID_EX_read_data_2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(27));

-- Location: LCCOMB_X34_Y28_N16
\Mux1_4to1|MUX2_2_1|Y[27]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[27]~54_combout\ = (\FWD_U|FWD_B\(1) & (((\EX_MEM|EX_MEM_ALU_result\(27))))) # (!\FWD_U|FWD_B\(1) & (!\FWD_U|FWD_B[0]~7_combout\ & ((\ID_EX|ID_EX_read_data_2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \EX_MEM|EX_MEM_ALU_result\(27),
	datac => \FWD_U|FWD_B\(1),
	datad => \ID_EX|ID_EX_read_data_2\(27),
	combout => \Mux1_4to1|MUX2_2_1|Y[27]~54_combout\);

-- Location: LCCOMB_X34_Y28_N6
\Mux1_4to1|MUX2_2_1|Y[27]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[27]~55_combout\ = (\Mux1_4to1|MUX2_2_1|Y[27]~54_combout\) # ((\FWD_U|FWD_B[0]~7_combout\ & (!\FWD_U|FWD_B\(1) & \Mux4_2to1|Y[27]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[27]~54_combout\,
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[27]~27_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[27]~55_combout\);

-- Location: LCCOMB_X34_Y28_N0
\Mux1_2to1|Y[27]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[27]~21_combout\ = (\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(31)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[27]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[27]~55_combout\,
	datab => \Control_U|ALUSrc~q\,
	datad => \ID_EX|ID_EX_extend_value\(31),
	combout => \Mux1_2to1|Y[27]~21_combout\);

-- Location: LCCOMB_X35_Y31_N4
\ALU_exc|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux4~6_combout\ = (\ALUctrl_0|ALU_Ctrl\(0) & (((!\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\)))) # (!\ALUctrl_0|ALU_Ctrl\(0) & ((\ALUctrl_0|ALU_Ctrl\(1) & ((!\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\))) # (!\ALUctrl_0|ALU_Ctrl\(1) & 
-- (\Mux1_2to1|Y[27]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(0),
	datab => \ALUctrl_0|ALU_Ctrl\(1),
	datac => \Mux1_2to1|Y[27]~21_combout\,
	datad => \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\,
	combout => \ALU_exc|Mux4~6_combout\);

-- Location: LCCOMB_X37_Y31_N26
\ALU_exc|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux4~2_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[27]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[27]~55_combout\,
	combout => \ALU_exc|Mux4~2_combout\);

-- Location: LCCOMB_X34_Y28_N2
\ALU_exc|Add0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~87_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(31)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[27]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[27]~55_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \ID_EX|ID_EX_extend_value\(31),
	combout => \ALU_exc|Add0~87_combout\);

-- Location: LCCOMB_X36_Y31_N8
\ALU_exc|Add0~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~88_combout\ = ((\ALU_exc|Add0~87_combout\ $ (\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\ $ (!\ALU_exc|Add0~83\)))) # (GND)
-- \ALU_exc|Add0~89\ = CARRY((\ALU_exc|Add0~87_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\) # (!\ALU_exc|Add0~83\))) # (!\ALU_exc|Add0~87_combout\ & (\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\ & !\ALU_exc|Add0~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Add0~87_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~83\,
	combout => \ALU_exc|Add0~88_combout\,
	cout => \ALU_exc|Add0~89\);

-- Location: LCCOMB_X36_Y31_N18
\ALU_exc|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux4~3_combout\ = (\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~88_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~1_combout\,
	datab => \ALU_exc|Mux4~2_combout\,
	datad => \ALU_exc|Add0~88_combout\,
	combout => \ALU_exc|Mux4~3_combout\);

-- Location: LCCOMB_X36_Y31_N20
\ALU_exc|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux4~4_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux4~3_combout\) # ((\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\ & !\ALU_exc|Mux20~1_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (((\ALU_exc|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\,
	datac => \ALU_exc|Mux20~1_combout\,
	datad => \ALU_exc|Mux4~3_combout\,
	combout => \ALU_exc|Mux4~4_combout\);

-- Location: LCCOMB_X36_Y31_N22
\ALU_exc|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux4~5_combout\ = (\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\ & (\ALU_exc|Mux4~6_combout\ $ (\ALU_exc|Mux4~4_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\ & (\ALU_exc|Mux4~6_combout\ & \ALU_exc|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\,
	datac => \ALU_exc|Mux4~6_combout\,
	datad => \ALU_exc|Mux4~4_combout\,
	combout => \ALU_exc|Mux4~5_combout\);

-- Location: LCCOMB_X34_Y31_N30
\EX_MEM|EX_MEM_ALU_result~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~29_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux4~5_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~29_combout\);

-- Location: FF_X34_Y31_N31
\EX_MEM|EX_MEM_ALU_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(27));

-- Location: LCCOMB_X31_Y29_N28
\MEM_WB|MEM_WB_ALU_result[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[27]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM|EX_MEM_ALU_result\(27),
	combout => \MEM_WB|MEM_WB_ALU_result[27]~feeder_combout\);

-- Location: FF_X31_Y29_N29
\MEM_WB|MEM_WB_ALU_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(27));

-- Location: FF_X32_Y28_N5
\MEM_WB|MEM_WB_ALU_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(28));

-- Location: FF_X34_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(29));

-- Location: FF_X35_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(29));

-- Location: LCCOMB_X35_Y24_N26
\RegF0|READ_U_0|MUX0_32_1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~0_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(29)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(29) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(29),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~0_combout\);

-- Location: FF_X34_Y24_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(29));

-- Location: FF_X35_Y24_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(29));

-- Location: LCCOMB_X35_Y24_N28
\RegF0|READ_U_0|MUX0_32_1|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux2~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(29)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(29) & ((\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~0_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~1_combout\);

-- Location: FF_X32_Y27_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[29]~29_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(29));

-- Location: FF_X37_Y27_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(29));

-- Location: FF_X38_Y27_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(29));

-- Location: FF_X38_Y27_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(29));

-- Location: LCCOMB_X38_Y27_N12
\RegF0|READ_U_0|MUX0_32_1|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~17_combout\);

-- Location: LCCOMB_X37_Y27_N26
\RegF0|READ_U_0|MUX0_32_1|Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux2~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(29)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(29) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(29),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(29),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux2~17_combout\,
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~18_combout\);

-- Location: FF_X46_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(29));

-- Location: FF_X46_Y25_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(29));

-- Location: LCCOMB_X46_Y25_N12
\RegF0|READ_U_0|MUX0_32_1|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~9_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~9_combout\);

-- Location: FF_X45_Y25_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(29));

-- Location: FF_X45_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(29));

-- Location: LCCOMB_X45_Y25_N4
\RegF0|READ_U_0|MUX0_32_1|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux2~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(29)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|READ_U_0|MUX0_32_1|Mux2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux2~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~10_combout\);

-- Location: FF_X44_Y27_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(29));

-- Location: FF_X44_Y27_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(29));

-- Location: LCCOMB_X44_Y27_N28
\RegF0|READ_U_0|MUX0_32_1|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(29)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(29) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~6_combout\);

-- Location: FF_X46_Y27_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(29));

-- Location: FF_X46_Y27_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(29));

-- Location: LCCOMB_X46_Y27_N14
\RegF0|READ_U_0|MUX0_32_1|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~7_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux2~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(29)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~6_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(29) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~6_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~7_combout\);

-- Location: FF_X42_Y31_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(29));

-- Location: FF_X42_Y31_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(29));

-- Location: LCCOMB_X42_Y31_N16
\RegF0|READ_U_0|MUX0_32_1|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(29)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(29),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~4_combout\);

-- Location: FF_X43_Y31_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(29));

-- Location: FF_X43_Y31_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(29));

-- Location: LCCOMB_X43_Y31_N12
\RegF0|READ_U_0|MUX0_32_1|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux2~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(29))) # (!\IF_ID|IF_ID_Instruction\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~5_combout\);

-- Location: LCCOMB_X46_Y27_N30
\RegF0|READ_U_0|MUX0_32_1|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~8_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux2~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux2~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~8_combout\);

-- Location: FF_X39_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(29));

-- Location: FF_X39_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(29));

-- Location: FF_X40_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(29));

-- Location: FF_X40_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(29));

-- Location: LCCOMB_X40_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~2_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (\IF_ID|IF_ID_Instruction\(24))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(29))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~2_combout\);

-- Location: LCCOMB_X39_Y25_N8
\RegF0|READ_U_0|MUX0_32_1|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux2~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(29))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(29)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(29),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(29),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux2~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~3_combout\);

-- Location: LCCOMB_X46_Y27_N8
\RegF0|READ_U_0|MUX0_32_1|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux2~8_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux2~10_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux2~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux2~8_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux2~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~11_combout\);

-- Location: FF_X39_Y23_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(29));

-- Location: FF_X39_Y23_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(29));

-- Location: FF_X40_Y23_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(29));

-- Location: FF_X40_Y23_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(29));

-- Location: LCCOMB_X40_Y23_N0
\RegF0|READ_U_0|MUX0_32_1|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(29)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~12_combout\);

-- Location: FF_X41_Y23_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(29));

-- Location: LCCOMB_X41_Y23_N12
\RegF0|READ_U_0|MUX0_32_1|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~13_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux2~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(29)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~12_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(29) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~12_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~13_combout\);

-- Location: FF_X42_Y23_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(29));

-- Location: LCCOMB_X43_Y23_N24
\RegF0|READ_U_0|MUX0_32_1|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux2~13_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(29)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~14_combout\);

-- Location: LCCOMB_X39_Y23_N22
\RegF0|READ_U_0|MUX0_32_1|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux2~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(29)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(29))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(29),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux2~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~15_combout\);

-- Location: LCCOMB_X41_Y27_N30
\RegF0|READ_U_0|MUX0_32_1|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux2~11_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (((!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & \RegF0|READ_U_0|MUX0_32_1|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~11_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux2~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~16_combout\);

-- Location: LCCOMB_X32_Y27_N20
\RegF0|READ_U_0|MUX0_32_1|Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux2~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux2~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux2~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux2~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux2~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux2~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux2~18_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux2~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux2~19_combout\);

-- Location: FF_X32_Y27_N21
\ID_EX|ID_EX_read_data_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(29));

-- Location: LCCOMB_X32_Y27_N30
\Mux0_4to1|MUX2_2_1|Y[29]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[29]~59_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(29))) # (!\FWD_U|FWD_A\(1) & ((\ID_EX|ID_EX_read_data_1\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(29),
	datab => \ID_EX|ID_EX_read_data_1\(29),
	datac => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[29]~59_combout\);

-- Location: LCCOMB_X32_Y27_N24
\Mux0_4to1|MUX2_2_1|Y[29]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\FWD_U|FWD_A\(1) & (\Mux0_4to1|MUX2_2_1|Y[29]~59_combout\)) # (!\FWD_U|FWD_A\(1) & ((\Mux4_2to1|Y[29]~29_combout\))))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[29]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[29]~59_combout\,
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux4_2to1|Y[29]~29_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\);

-- Location: LCCOMB_X32_Y27_N14
\ALU_exc|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux2~6_combout\ = (\Mux0_4to1|MUX2_2_1|Y[29]~60_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[29]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\,
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\,
	combout => \ALU_exc|Mux2~6_combout\);

-- Location: LCCOMB_X32_Y27_N22
\ALU_exc|Add0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~85_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[29]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\,
	combout => \ALU_exc|Add0~85_combout\);

-- Location: LCCOMB_X32_Y28_N2
\ALU_exc|Add0~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~86_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[28]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \Control_U|ALUSrc~q\,
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\,
	combout => \ALU_exc|Add0~86_combout\);

-- Location: LCCOMB_X36_Y31_N10
\ALU_exc|Add0~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~90_combout\ = (\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ & ((\ALU_exc|Add0~86_combout\ & (\ALU_exc|Add0~89\ & VCC)) # (!\ALU_exc|Add0~86_combout\ & (!\ALU_exc|Add0~89\)))) # (!\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ & ((\ALU_exc|Add0~86_combout\ & 
-- (!\ALU_exc|Add0~89\)) # (!\ALU_exc|Add0~86_combout\ & ((\ALU_exc|Add0~89\) # (GND)))))
-- \ALU_exc|Add0~91\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ & (!\ALU_exc|Add0~86_combout\ & !\ALU_exc|Add0~89\)) # (!\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ & ((!\ALU_exc|Add0~89\) # (!\ALU_exc|Add0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[28]~58_combout\,
	datab => \ALU_exc|Add0~86_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~89\,
	combout => \ALU_exc|Add0~90_combout\,
	cout => \ALU_exc|Add0~91\);

-- Location: LCCOMB_X36_Y31_N12
\ALU_exc|Add0~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~92_combout\ = ((\Mux0_4to1|MUX2_2_1|Y[29]~60_combout\ $ (\ALU_exc|Add0~85_combout\ $ (!\ALU_exc|Add0~91\)))) # (GND)
-- \ALU_exc|Add0~93\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[29]~60_combout\ & ((\ALU_exc|Add0~85_combout\) # (!\ALU_exc|Add0~91\))) # (!\Mux0_4to1|MUX2_2_1|Y[29]~60_combout\ & (\ALU_exc|Add0~85_combout\ & !\ALU_exc|Add0~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\,
	datab => \ALU_exc|Add0~85_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~91\,
	combout => \ALU_exc|Add0~92_combout\,
	cout => \ALU_exc|Add0~93\);

-- Location: LCCOMB_X35_Y31_N26
\ALU_exc|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux2~4_combout\ = (\ALU_exc|Mux20~0_combout\ & ((!\ALU_exc|Add0~92_combout\) # (!\ALU_exc|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~92_combout\,
	datad => \ALU_exc|Mux20~0_combout\,
	combout => \ALU_exc|Mux2~4_combout\);

-- Location: LCCOMB_X32_Y27_N12
\Mux1_2to1|Y[29]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[29]~19_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[29]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\,
	combout => \Mux1_2to1|Y[29]~19_combout\);

-- Location: LCCOMB_X32_Y27_N16
\ALU_exc|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux2~7_combout\ = (\Mux1_2to1|Y[29]~19_combout\ & (!\ALUctrl_0|ALU_Ctrl\(1) & (!\ALUctrl_0|ALU_Ctrl\(0) & \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\))) # (!\Mux1_2to1|Y[29]~19_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[29]~60_combout\ & 
-- ((\ALUctrl_0|ALU_Ctrl\(1)) # (\ALUctrl_0|ALU_Ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[29]~19_combout\,
	datab => \ALUctrl_0|ALU_Ctrl\(1),
	datac => \ALUctrl_0|ALU_Ctrl\(0),
	datad => \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\,
	combout => \ALU_exc|Mux2~7_combout\);

-- Location: LCCOMB_X35_Y31_N28
\ALU_exc|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux2~5_combout\ = (\ALU_exc|Mux2~6_combout\ & (\ALU_exc|Mux20~1_combout\ $ (\ALU_exc|Mux2~4_combout\ $ (\ALU_exc|Mux2~7_combout\)))) # (!\ALU_exc|Mux2~6_combout\ & (\ALU_exc|Mux20~1_combout\ & (!\ALU_exc|Mux2~4_combout\ & 
-- \ALU_exc|Mux2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux2~6_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Mux2~4_combout\,
	datad => \ALU_exc|Mux2~7_combout\,
	combout => \ALU_exc|Mux2~5_combout\);

-- Location: LCCOMB_X35_Y29_N18
\EX_MEM|EX_MEM_ALU_result~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~31_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux2~5_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~31_combout\);

-- Location: FF_X35_Y29_N19
\EX_MEM|EX_MEM_ALU_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(29));

-- Location: LCCOMB_X32_Y27_N8
\MEM_WB|MEM_WB_ALU_result[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB|MEM_WB_ALU_result[29]~feeder_combout\ = \EX_MEM|EX_MEM_ALU_result\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM|EX_MEM_ALU_result\(29),
	combout => \MEM_WB|MEM_WB_ALU_result[29]~feeder_combout\);

-- Location: FF_X32_Y27_N9
\MEM_WB|MEM_WB_ALU_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \MEM_WB|MEM_WB_ALU_result[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(29));

-- Location: LCCOMB_X31_Y31_N28
\EX_MEM|EX_MEM_write_data~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~30_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\,
	combout => \EX_MEM|EX_MEM_write_data~30_combout\);

-- Location: FF_X31_Y31_N29
\EX_MEM|EX_MEM_write_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(30));

-- Location: LCCOMB_X32_Y31_N2
\EX_MEM|EX_MEM_write_data~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~31_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[31]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[31]~63_combout\,
	combout => \EX_MEM|EX_MEM_write_data~31_combout\);

-- Location: FF_X32_Y31_N3
\EX_MEM|EX_MEM_write_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(31));

-- Location: M9K_X33_Y30_N0
\DataMEM0|altsyncram_component|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Data1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "D_Mem:DataMEM0|altsyncram:altsyncram_component|altsyncram_efs3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "clear0",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \EX_MEM|EX_MEM_MemWrite~q\,
	portare => \EX_MEM|EX_MEM_MemRead~q\,
	clk0 => \Clock~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DataMEM0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y27_N18
\Mux4_2to1|Y[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[29]~29_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(29)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(29),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(29),
	combout => \Mux4_2to1|Y[29]~29_combout\);

-- Location: FF_X41_Y23_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[29]~29_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(29));

-- Location: LCCOMB_X40_Y23_N18
\RegF0|READ_U_0|MUX1_32_1|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(17) & (!\IF_ID|IF_ID_Instruction\(16) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~12_combout\);

-- Location: LCCOMB_X41_Y23_N18
\RegF0|READ_U_0|MUX1_32_1|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~13_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(29)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(29),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(29),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux2~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~13_combout\);

-- Location: LCCOMB_X42_Y23_N20
\RegF0|READ_U_0|MUX1_32_1|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(29) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux2~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(29),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~14_combout\);

-- Location: LCCOMB_X39_Y23_N16
\RegF0|READ_U_0|MUX1_32_1|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(29)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(29))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux2~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~15_combout\);

-- Location: LCCOMB_X40_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(29))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~2_combout\);

-- Location: LCCOMB_X39_Y25_N10
\RegF0|READ_U_0|MUX1_32_1|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~3_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux2~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(29)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(29) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux2~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~3_combout\);

-- Location: LCCOMB_X46_Y25_N18
\RegF0|READ_U_0|MUX1_32_1|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~9_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (\IF_ID|IF_ID_Instruction\(18))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(29)))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~9_combout\);

-- Location: LCCOMB_X45_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(29)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(29),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux2~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~10_combout\);

-- Location: LCCOMB_X44_Y27_N14
\RegF0|READ_U_0|MUX1_32_1|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(29))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~6_combout\);

-- Location: LCCOMB_X46_Y27_N16
\RegF0|READ_U_0|MUX1_32_1|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(29)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(29),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux2~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~7_combout\);

-- Location: LCCOMB_X42_Y31_N30
\RegF0|READ_U_0|MUX1_32_1|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(29))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~4_combout\);

-- Location: LCCOMB_X43_Y31_N10
\RegF0|READ_U_0|MUX1_32_1|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~5_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(29)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(29),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(29),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux2~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~5_combout\);

-- Location: LCCOMB_X46_Y27_N24
\RegF0|READ_U_0|MUX1_32_1|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~8_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux2~5_combout\) # (\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux2~7_combout\ & 
-- ((!\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux2~7_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux2~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~8_combout\);

-- Location: LCCOMB_X46_Y27_N2
\RegF0|READ_U_0|MUX1_32_1|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~10_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~8_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux2~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux2~3_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux2~10_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux2~8_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~11_combout\);

-- Location: LCCOMB_X39_Y27_N4
\RegF0|READ_U_0|MUX1_32_1|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux2~11_combout\) # (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux2~15_combout\ & ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux2~15_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux2~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~16_combout\);

-- Location: LCCOMB_X38_Y27_N10
\RegF0|READ_U_0|MUX1_32_1|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(29))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(29),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~17_combout\);

-- Location: LCCOMB_X37_Y27_N20
\RegF0|READ_U_0|MUX1_32_1|Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(29)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(29))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux2~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(29),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(29),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~18_combout\);

-- Location: LCCOMB_X34_Y24_N14
\RegF0|READ_U_0|MUX1_32_1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~0_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(29)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(29) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~0_combout\);

-- Location: LCCOMB_X34_Y24_N4
\RegF0|READ_U_0|MUX1_32_1|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux2~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(29)) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~0_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(29) & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux2~0_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(29),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(29),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~1_combout\);

-- Location: LCCOMB_X32_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux2~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux2~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux2~18_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux2~16_combout\ & 
-- (((\RegF0|READ_U_0|MUX1_32_1|Mux2~1_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux2~16_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux2~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux2~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux2~19_combout\);

-- Location: FF_X32_Y27_N27
\ID_EX|ID_EX_read_data_2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(29));

-- Location: LCCOMB_X32_Y27_N28
\Mux1_4to1|MUX2_2_1|Y[29]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[29]~58_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(29)))) # (!\FWD_U|FWD_B[1]~1_combout\ & (\ID_EX|ID_EX_read_data_2\(29))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_2\(29),
	datab => \EX_MEM|EX_MEM_ALU_result\(29),
	datac => \FWD_U|FWD_B[1]~3_combout\,
	datad => \FWD_U|FWD_B[1]~1_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[29]~58_combout\);

-- Location: LCCOMB_X32_Y27_N6
\Mux1_4to1|MUX2_2_1|Y[29]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\ = (\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[29]~58_combout\)) # (!\FWD_U|FWD_B\(1) & ((\FWD_U|FWD_B[0]~7_combout\ & ((\Mux4_2to1|Y[29]~29_combout\))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[29]~58_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[29]~29_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\);

-- Location: LCCOMB_X32_Y27_N4
\EX_MEM|EX_MEM_write_data~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~29_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[29]~59_combout\,
	combout => \EX_MEM|EX_MEM_write_data~29_combout\);

-- Location: FF_X32_Y27_N5
\EX_MEM|EX_MEM_write_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(29));

-- Location: LCCOMB_X32_Y28_N10
\Mux4_2to1|Y[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[28]~28_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(28)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(28),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(28),
	combout => \Mux4_2to1|Y[28]~28_combout\);

-- Location: FF_X38_Y27_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(28));

-- Location: FF_X34_Y27_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(28));

-- Location: FF_X38_Y27_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(28));

-- Location: FF_X37_Y27_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(28));

-- Location: LCCOMB_X37_Y27_N14
\RegF0|READ_U_0|MUX0_32_1|Mux3~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~22_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(28)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(28) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~22_combout\);

-- Location: LCCOMB_X36_Y27_N0
\RegF0|READ_U_0|MUX0_32_1|Mux3~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~23_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~22_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(28)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~22_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(28) & ((\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(28),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(28),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~22_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~23_combout\);

-- Location: FF_X35_Y25_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(28));

-- Location: FF_X36_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(28));

-- Location: FF_X36_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(28));

-- Location: LCCOMB_X36_Y25_N12
\RegF0|READ_U_0|MUX0_32_1|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~15_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\IF_ID|IF_ID_Instruction\(21) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(28),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(28),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~15_combout\);

-- Location: FF_X35_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(28));

-- Location: LCCOMB_X35_Y25_N0
\RegF0|READ_U_0|MUX0_32_1|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~15_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(28)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~15_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(28) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(28),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~15_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~16_combout\);

-- Location: FF_X41_Y25_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(28));

-- Location: FF_X41_Y25_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(28));

-- Location: FF_X42_Y22_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(28));

-- Location: FF_X41_Y24_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(28));

-- Location: FF_X41_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(28));

-- Location: FF_X44_Y22_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(28));

-- Location: FF_X44_Y22_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(28));

-- Location: LCCOMB_X44_Y22_N28
\RegF0|READ_U_0|MUX0_32_1|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(28)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~17_combout\);

-- Location: LCCOMB_X41_Y24_N12
\RegF0|READ_U_0|MUX0_32_1|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~18_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(28))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(28)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~17_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~18_combout\);

-- Location: LCCOMB_X41_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(28))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(28),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~18_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~19_combout\);

-- Location: LCCOMB_X41_Y25_N2
\RegF0|READ_U_0|MUX0_32_1|Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~20_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~19_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~19_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(28))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(28),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~19_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~20_combout\);

-- Location: LCCOMB_X34_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux3~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~21_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux3~16_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~16_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~20_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~21_combout\);

-- Location: FF_X39_Y29_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(28));

-- Location: FF_X39_Y29_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(28));

-- Location: FF_X40_Y29_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(28));

-- Location: FF_X40_Y29_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(28));

-- Location: LCCOMB_X40_Y29_N16
\RegF0|READ_U_0|MUX0_32_1|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~5_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(28),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(28),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~5_combout\);

-- Location: LCCOMB_X39_Y29_N26
\RegF0|READ_U_0|MUX0_32_1|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~5_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~5_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~6_combout\);

-- Location: FF_X40_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(28));

-- Location: FF_X40_Y24_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(28));

-- Location: LCCOMB_X40_Y24_N12
\RegF0|READ_U_0|MUX0_32_1|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~12_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(28)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~12_combout\);

-- Location: FF_X39_Y24_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(28));

-- Location: FF_X39_Y24_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(28));

-- Location: LCCOMB_X39_Y24_N0
\RegF0|READ_U_0|MUX0_32_1|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~13_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(28),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(28),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~13_combout\);

-- Location: FF_X46_Y26_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(28));

-- Location: FF_X47_Y26_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(28));

-- Location: FF_X47_Y26_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(28));

-- Location: LCCOMB_X47_Y26_N0
\RegF0|READ_U_0|MUX0_32_1|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(28)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(28) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~7_combout\);

-- Location: FF_X46_Y26_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(28));

-- Location: LCCOMB_X46_Y26_N4
\RegF0|READ_U_0|MUX0_32_1|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~8_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(28)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~7_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(28) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(28),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~7_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~8_combout\);

-- Location: FF_X40_Y28_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(28));

-- Location: FF_X40_Y28_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(28));

-- Location: LCCOMB_X40_Y28_N16
\RegF0|READ_U_0|MUX0_32_1|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(28)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(28) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~9_combout\);

-- Location: FF_X41_Y28_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(28));

-- Location: FF_X41_Y28_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[28]~28_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(28));

-- Location: LCCOMB_X41_Y28_N2
\RegF0|READ_U_0|MUX0_32_1|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~10_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~9_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(28))) # (!\IF_ID|IF_ID_Instruction\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~9_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~9_combout\,
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(28),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(28),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~10_combout\);

-- Location: LCCOMB_X40_Y28_N28
\RegF0|READ_U_0|MUX0_32_1|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~11_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux3~8_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~8_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~10_combout\,
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~11_combout\);

-- Location: LCCOMB_X38_Y28_N12
\RegF0|READ_U_0|MUX0_32_1|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~14_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~11_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~11_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux3~6_combout\)))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~6_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~13_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~14_combout\);

-- Location: LCCOMB_X32_Y28_N18
\RegF0|READ_U_0|MUX0_32_1|Mux3~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux3~24_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~21_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux3~23_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~21_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux3~14_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~23_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~21_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux3~24_combout\);

-- Location: LCCOMB_X32_Y28_N20
\ID_EX|ID_EX_read_data_1[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_1[28]~feeder_combout\ = \RegF0|READ_U_0|MUX0_32_1|Mux3~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~24_combout\,
	combout => \ID_EX|ID_EX_read_data_1[28]~feeder_combout\);

-- Location: FF_X32_Y28_N21
\ID_EX|ID_EX_read_data_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_1[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(28));

-- Location: LCCOMB_X32_Y28_N30
\Mux0_4to1|MUX2_2_1|Y[28]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[28]~57_combout\ = (\FWD_U|FWD_A\(1) & ((\EX_MEM|EX_MEM_ALU_result\(28)))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_read_data_1\(28),
	datac => \EX_MEM|EX_MEM_ALU_result\(28),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[28]~57_combout\);

-- Location: LCCOMB_X32_Y28_N12
\Mux0_4to1|MUX2_2_1|Y[28]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ = (\FWD_U|FWD_A\(1) & (((\Mux0_4to1|MUX2_2_1|Y[28]~57_combout\)))) # (!\FWD_U|FWD_A\(1) & ((\FWD_U|FWD_A[0]~7_combout\ & ((\Mux4_2to1|Y[28]~28_combout\))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[28]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[28]~57_combout\,
	datad => \Mux4_2to1|Y[28]~28_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[28]~58_combout\);

-- Location: LCCOMB_X32_Y28_N8
\ALU_exc|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux3~8_combout\ = (\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[28]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[28]~58_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\,
	combout => \ALU_exc|Mux3~8_combout\);

-- Location: LCCOMB_X32_Y28_N0
\Mux1_2to1|Y[28]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[28]~20_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[28]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_U|ALUSrc~q\,
	datac => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\,
	combout => \Mux1_2to1|Y[28]~20_combout\);

-- Location: LCCOMB_X32_Y28_N6
\ALU_exc|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux3~9_combout\ = (\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ & (!\ALUctrl_0|ALU_Ctrl\(0) & (!\ALUctrl_0|ALU_Ctrl\(1) & \Mux1_2to1|Y[28]~20_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ & (!\Mux1_2to1|Y[28]~20_combout\ & 
-- ((\ALUctrl_0|ALU_Ctrl\(0)) # (\ALUctrl_0|ALU_Ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[28]~58_combout\,
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datac => \ALUctrl_0|ALU_Ctrl\(1),
	datad => \Mux1_2to1|Y[28]~20_combout\,
	combout => \ALU_exc|Mux3~9_combout\);

-- Location: LCCOMB_X35_Y31_N2
\ALU_exc|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux3~6_combout\ = (\ALU_exc|Mux20~0_combout\ & ((!\ALU_exc|Add0~90_combout\) # (!\ALU_exc|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Add0~90_combout\,
	datad => \ALU_exc|Mux20~0_combout\,
	combout => \ALU_exc|Mux3~6_combout\);

-- Location: LCCOMB_X35_Y31_N8
\ALU_exc|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux3~7_combout\ = (\ALU_exc|Mux3~8_combout\ & (\ALU_exc|Mux20~1_combout\ $ (\ALU_exc|Mux3~9_combout\ $ (\ALU_exc|Mux3~6_combout\)))) # (!\ALU_exc|Mux3~8_combout\ & (\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux3~9_combout\ & 
-- !\ALU_exc|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux3~8_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|Mux3~9_combout\,
	datad => \ALU_exc|Mux3~6_combout\,
	combout => \ALU_exc|Mux3~7_combout\);

-- Location: LCCOMB_X35_Y28_N14
\EX_MEM|EX_MEM_ALU_result~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~30_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux3~7_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~30_combout\);

-- Location: FF_X35_Y28_N15
\EX_MEM|EX_MEM_ALU_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(28));

-- Location: LCCOMB_X40_Y28_N10
\RegF0|READ_U_0|MUX1_32_1|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(28)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(28) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~4_combout\);

-- Location: LCCOMB_X41_Y28_N24
\RegF0|READ_U_0|MUX1_32_1|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~5_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~5_combout\);

-- Location: LCCOMB_X47_Y26_N6
\RegF0|READ_U_0|MUX1_32_1|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(28)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(28),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(28),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~2_combout\);

-- Location: LCCOMB_X46_Y26_N14
\RegF0|READ_U_0|MUX1_32_1|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~3_combout\);

-- Location: LCCOMB_X42_Y27_N16
\RegF0|READ_U_0|MUX1_32_1|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|READ_U_0|MUX1_32_1|Mux3~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux3~5_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~6_combout\);

-- Location: LCCOMB_X40_Y29_N18
\RegF0|READ_U_0|MUX1_32_1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(28)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(28) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~0_combout\);

-- Location: LCCOMB_X39_Y29_N24
\RegF0|READ_U_0|MUX1_32_1|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(28))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(28)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~1_combout\);

-- Location: LCCOMB_X40_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~7_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (\IF_ID|IF_ID_Instruction\(18))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(28)))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(28),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(28),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~7_combout\);

-- Location: LCCOMB_X39_Y24_N10
\RegF0|READ_U_0|MUX1_32_1|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~8_combout\);

-- Location: LCCOMB_X40_Y27_N20
\RegF0|READ_U_0|MUX1_32_1|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~9_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux3~6_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~8_combout\) # (!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~6_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux3~1_combout\ & ((\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux3~6_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux3~8_combout\,
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~9_combout\);

-- Location: LCCOMB_X38_Y27_N18
\RegF0|READ_U_0|MUX1_32_1|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(28)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(28) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~17_combout\);

-- Location: LCCOMB_X38_Y27_N4
\RegF0|READ_U_0|MUX1_32_1|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(28))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(28)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~18_combout\);

-- Location: LCCOMB_X36_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(28)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(28),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(28),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~10_combout\);

-- Location: LCCOMB_X35_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(28),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~11_combout\);

-- Location: LCCOMB_X44_Y22_N30
\RegF0|READ_U_0|MUX1_32_1|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(28))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(28),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~12_combout\);

-- Location: LCCOMB_X41_Y24_N14
\RegF0|READ_U_0|MUX1_32_1|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(28))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(28),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~13_combout\);

-- Location: LCCOMB_X42_Y22_N0
\RegF0|READ_U_0|MUX1_32_1|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(28) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux3~13_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(28),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~14_combout\);

-- Location: LCCOMB_X41_Y25_N12
\RegF0|READ_U_0|MUX1_32_1|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(28)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(28))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux3~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(28),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(28),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~15_combout\);

-- Location: LCCOMB_X39_Y27_N12
\RegF0|READ_U_0|MUX1_32_1|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux3~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux3~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~16_combout\);

-- Location: LCCOMB_X39_Y27_N14
\RegF0|READ_U_0|MUX1_32_1|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux3~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux3~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux3~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux3~9_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux3~9_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux3~18_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux3~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux3~19_combout\);

-- Location: LCCOMB_X39_Y27_N0
\ID_EX|ID_EX_read_data_2[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[28]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux3~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux3~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[28]~feeder_combout\);

-- Location: FF_X39_Y27_N1
\ID_EX|ID_EX_read_data_2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(28));

-- Location: LCCOMB_X32_Y28_N22
\Mux1_4to1|MUX2_2_1|Y[28]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[28]~56_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & (\EX_MEM|EX_MEM_ALU_result\(28))) # (!\FWD_U|FWD_B[1]~1_combout\ & ((\ID_EX|ID_EX_read_data_2\(28)))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(28),
	datab => \FWD_U|FWD_B[1]~3_combout\,
	datac => \ID_EX|ID_EX_read_data_2\(28),
	datad => \FWD_U|FWD_B[1]~1_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[28]~56_combout\);

-- Location: LCCOMB_X32_Y28_N16
\Mux1_4to1|MUX2_2_1|Y[28]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[28]~56_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[28]~28_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[28]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[28]~56_combout\,
	datab => \FWD_U|FWD_B[0]~7_combout\,
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[28]~28_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\);

-- Location: LCCOMB_X30_Y30_N20
\EX_MEM|EX_MEM_write_data~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~28_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[28]~57_combout\,
	combout => \EX_MEM|EX_MEM_write_data~28_combout\);

-- Location: FF_X30_Y30_N21
\EX_MEM|EX_MEM_write_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(28));

-- Location: LCCOMB_X34_Y28_N24
\Mux4_2to1|Y[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[27]~27_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(27)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(27),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(27),
	combout => \Mux4_2to1|Y[27]~27_combout\);

-- Location: LCCOMB_X34_Y28_N10
\EX_MEM|EX_MEM_write_data~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~27_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[27]~54_combout\) # ((\Mux4_2to1|Y[27]~27_combout\ & \FWD_U|FWD_B[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[27]~27_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[27]~54_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \FWD_U|FWD_B[0]~9_combout\,
	combout => \EX_MEM|EX_MEM_write_data~27_combout\);

-- Location: FF_X34_Y28_N11
\EX_MEM|EX_MEM_write_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(27));

-- Location: LCCOMB_X37_Y31_N14
\Mux4_2to1|Y[26]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[26]~26_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(26)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_ALU_result\(26),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(26),
	combout => \Mux4_2to1|Y[26]~26_combout\);

-- Location: LCCOMB_X40_Y29_N14
\RegF0|READ_U_0|MUX1_32_1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(26)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(26) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~0_combout\);

-- Location: LCCOMB_X39_Y29_N28
\RegF0|READ_U_0|MUX1_32_1|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux5~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(26)) # ((!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~0_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(26) & \IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(26),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux5~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~1_combout\);

-- Location: LCCOMB_X40_Y28_N26
\RegF0|READ_U_0|MUX1_32_1|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(26)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(26) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~4_combout\);

-- Location: LCCOMB_X39_Y28_N22
\RegF0|READ_U_0|MUX1_32_1|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~5_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(26)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(26))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(26),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux5~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~5_combout\);

-- Location: LCCOMB_X40_Y25_N14
\RegF0|READ_U_0|MUX1_32_1|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(26))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~2_combout\);

-- Location: LCCOMB_X39_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~3_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux5~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(26)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(26) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux5~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~3_combout\);

-- Location: LCCOMB_X38_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17)) # (\RegF0|READ_U_0|MUX1_32_1|Mux5~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux5~5_combout\ & 
-- (!\IF_ID|IF_ID_Instruction\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux5~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux5~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~6_combout\);

-- Location: LCCOMB_X40_Y24_N2
\RegF0|READ_U_0|MUX1_32_1|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~7_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(26))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~7_combout\);

-- Location: LCCOMB_X39_Y24_N2
\RegF0|READ_U_0|MUX1_32_1|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(26)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(26))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(26),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux5~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~8_combout\);

-- Location: LCCOMB_X34_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~9_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~8_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~6_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux5~1_combout\)))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux5~1_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux5~6_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux5~8_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~9_combout\);

-- Location: LCCOMB_X38_Y27_N14
\RegF0|READ_U_0|MUX1_32_1|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(26)))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(26),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(26),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~17_combout\);

-- Location: LCCOMB_X38_Y27_N24
\RegF0|READ_U_0|MUX1_32_1|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux5~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(26)) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(26) & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(26),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux5~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~18_combout\);

-- Location: LCCOMB_X40_Y22_N22
\RegF0|READ_U_0|MUX1_32_1|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(26))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~12_combout\);

-- Location: LCCOMB_X41_Y22_N24
\RegF0|READ_U_0|MUX1_32_1|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(26))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(26)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux5~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(26),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(26),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~13_combout\);

-- Location: LCCOMB_X42_Y23_N12
\RegF0|READ_U_0|MUX1_32_1|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(26) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux5~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(26),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~14_combout\);

-- Location: LCCOMB_X39_Y23_N8
\RegF0|READ_U_0|MUX1_32_1|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(26)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(26))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux5~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(26),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(26),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~15_combout\);

-- Location: LCCOMB_X34_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(26))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~10_combout\);

-- Location: LCCOMB_X37_Y25_N18
\RegF0|READ_U_0|MUX1_32_1|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux5~10_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(26)) # (!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(26) & ((\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux5~10_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(26),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(26),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~11_combout\);

-- Location: LCCOMB_X38_Y25_N24
\RegF0|READ_U_0|MUX1_32_1|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\) # (\RegF0|READ_U_0|MUX1_32_1|Mux5~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux5~15_combout\ & (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux5~15_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux5~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~16_combout\);

-- Location: LCCOMB_X34_Y25_N4
\RegF0|READ_U_0|MUX1_32_1|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux5~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux5~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux5~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux5~9_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux5~9_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux5~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux5~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux5~19_combout\);

-- Location: LCCOMB_X34_Y25_N10
\ID_EX|ID_EX_read_data_2[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[26]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux5~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux5~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[26]~feeder_combout\);

-- Location: FF_X34_Y25_N11
\ID_EX|ID_EX_read_data_2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(26));

-- Location: LCCOMB_X37_Y31_N2
\Mux1_4to1|MUX2_2_1|Y[26]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[26]~52_combout\ = (\FWD_U|FWD_B[1]~1_combout\ & ((\FWD_U|FWD_B[1]~3_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(26)))) # (!\FWD_U|FWD_B[1]~3_combout\ & (\ID_EX|ID_EX_read_data_2\(26))))) # (!\FWD_U|FWD_B[1]~1_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~1_combout\,
	datab => \ID_EX|ID_EX_read_data_2\(26),
	datac => \FWD_U|FWD_B[1]~3_combout\,
	datad => \EX_MEM|EX_MEM_ALU_result\(26),
	combout => \Mux1_4to1|MUX2_2_1|Y[26]~52_combout\);

-- Location: LCCOMB_X37_Y31_N20
\Mux1_4to1|MUX2_2_1|Y[26]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & ((\Mux1_4to1|MUX2_2_1|Y[26]~52_combout\))) # (!\FWD_U|FWD_B\(1) & (\Mux4_2to1|Y[26]~26_combout\)))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (((\Mux1_4to1|MUX2_2_1|Y[26]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \Mux4_2to1|Y[26]~26_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[26]~52_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\);

-- Location: LCCOMB_X38_Y30_N22
\EX_MEM|EX_MEM_write_data~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~26_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[26]~53_combout\,
	combout => \EX_MEM|EX_MEM_write_data~26_combout\);

-- Location: FF_X38_Y30_N23
\EX_MEM|EX_MEM_write_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(26));

-- Location: LCCOMB_X34_Y28_N18
\Mux4_2to1|Y[25]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[25]~25_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(25)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(25),
	datac => \DataMEM0|altsyncram_component|auto_generated|q_a\(25),
	datad => \MEM_WB|MEM_WB_MemtoReg~q\,
	combout => \Mux4_2to1|Y[25]~25_combout\);

-- Location: LCCOMB_X38_Y28_N10
\RegF0|READ_U_0|MUX1_32_1|Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(25)) # ((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(25) & !\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~17_combout\);

-- Location: LCCOMB_X35_Y28_N16
\RegF0|READ_U_0|MUX1_32_1|Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux6~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(25))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(25)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux6~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~18_combout\);

-- Location: LCCOMB_X36_Y24_N14
\RegF0|READ_U_0|MUX1_32_1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~0_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(25)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(25) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~0_combout\);

-- Location: LCCOMB_X36_Y24_N0
\RegF0|READ_U_0|MUX1_32_1|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux6~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(25)) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~0_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(25) & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(25),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux6~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~1_combout\);

-- Location: LCCOMB_X40_Y23_N14
\RegF0|READ_U_0|MUX1_32_1|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(25))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(25),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~12_combout\);

-- Location: LCCOMB_X41_Y23_N14
\RegF0|READ_U_0|MUX1_32_1|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux6~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(25)) # (!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(25) & ((\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux6~12_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~13_combout\);

-- Location: LCCOMB_X42_Y23_N26
\RegF0|READ_U_0|MUX1_32_1|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux6~13_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(25))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux6~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~14_combout\);

-- Location: LCCOMB_X39_Y23_N20
\RegF0|READ_U_0|MUX1_32_1|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux6~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(25)) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~14_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(25) & \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(25),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux6~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(25),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~15_combout\);

-- Location: LCCOMB_X40_Y29_N2
\RegF0|READ_U_0|MUX1_32_1|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(25)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(25) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~4_combout\);

-- Location: LCCOMB_X41_Y29_N14
\RegF0|READ_U_0|MUX1_32_1|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux6~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(25))) # (!\IF_ID|IF_ID_Instruction\(19)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux6~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(25),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(25),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~5_combout\);

-- Location: LCCOMB_X40_Y28_N20
\RegF0|READ_U_0|MUX1_32_1|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~6_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(25)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(25) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~6_combout\);

-- Location: LCCOMB_X39_Y28_N24
\RegF0|READ_U_0|MUX1_32_1|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux6~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(25)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(25) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux6~6_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~7_combout\);

-- Location: LCCOMB_X40_Y28_N6
\RegF0|READ_U_0|MUX1_32_1|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux6~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux6~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux6~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~8_combout\);

-- Location: LCCOMB_X40_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(25)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(25),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(25),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~2_combout\);

-- Location: LCCOMB_X39_Y25_N14
\RegF0|READ_U_0|MUX1_32_1|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux6~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(25))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(25)))))) # (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|READ_U_0|MUX1_32_1|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux6~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(25),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(25),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~3_combout\);

-- Location: LCCOMB_X40_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~9_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(25))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~9_combout\);

-- Location: LCCOMB_X39_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~10_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux6~9_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(25)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(25) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux6~9_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(25),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(25),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~10_combout\);

-- Location: LCCOMB_X35_Y25_N18
\RegF0|READ_U_0|MUX1_32_1|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux6~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux6~10_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~8_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux6~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux6~8_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux6~3_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux6~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~11_combout\);

-- Location: LCCOMB_X34_Y25_N28
\RegF0|READ_U_0|MUX1_32_1|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux6~11_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux6~15_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux6~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~16_combout\);

-- Location: LCCOMB_X34_Y25_N16
\RegF0|READ_U_0|MUX1_32_1|Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux6~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux6~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux6~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux6~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux6~1_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux6~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux6~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux6~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux6~19_combout\);

-- Location: FF_X34_Y25_N17
\ID_EX|ID_EX_read_data_2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux6~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(25));

-- Location: LCCOMB_X34_Y31_N0
\Mux1_4to1|MUX2_2_1|Y[25]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[25]~50_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & (\EX_MEM|EX_MEM_ALU_result\(25))) # (!\FWD_U|FWD_B[1]~1_combout\ & ((\ID_EX|ID_EX_read_data_2\(25)))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~3_combout\,
	datab => \EX_MEM|EX_MEM_ALU_result\(25),
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \ID_EX|ID_EX_read_data_2\(25),
	combout => \Mux1_4to1|MUX2_2_1|Y[25]~50_combout\);

-- Location: LCCOMB_X34_Y31_N2
\Mux1_4to1|MUX2_2_1|Y[25]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[25]~51_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & ((\Mux1_4to1|MUX2_2_1|Y[25]~50_combout\))) # (!\FWD_U|FWD_B\(1) & (\Mux4_2to1|Y[25]~25_combout\)))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (((\Mux1_4to1|MUX2_2_1|Y[25]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \Mux4_2to1|Y[25]~25_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[25]~50_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[25]~51_combout\);

-- Location: LCCOMB_X32_Y30_N26
\EX_MEM|EX_MEM_write_data~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~25_combout\ = (\Mux1_4to1|MUX2_2_1|Y[25]~51_combout\ & !\HDU1|Stall_Flush~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux1_4to1|MUX2_2_1|Y[25]~51_combout\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \EX_MEM|EX_MEM_write_data~25_combout\);

-- Location: FF_X32_Y30_N27
\EX_MEM|EX_MEM_write_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(25));

-- Location: LCCOMB_X36_Y28_N20
\Mux4_2to1|Y[23]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[23]~23_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(23)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datab => \MEM_WB|MEM_WB_ALU_result\(23),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(23),
	combout => \Mux4_2to1|Y[23]~23_combout\);

-- Location: FF_X40_Y25_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[23]~23_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(23));

-- Location: LCCOMB_X40_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(23))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~2_combout\);

-- Location: LCCOMB_X39_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~3_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux8~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(23)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(23) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux8~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~3_combout\);

-- Location: LCCOMB_X40_Y28_N12
\RegF0|READ_U_0|MUX1_32_1|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~6_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(23)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(23) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~6_combout\);

-- Location: LCCOMB_X43_Y28_N18
\RegF0|READ_U_0|MUX1_32_1|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux8~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(23))) # (!\IF_ID|IF_ID_Instruction\(18)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~6_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux8~6_combout\,
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(23),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(23),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~7_combout\);

-- Location: LCCOMB_X40_Y29_N22
\RegF0|READ_U_0|MUX1_32_1|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(23))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(23),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(23),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~4_combout\);

-- Location: LCCOMB_X41_Y29_N22
\RegF0|READ_U_0|MUX1_32_1|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux8~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(23)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(23) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(23),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux8~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~5_combout\);

-- Location: LCCOMB_X42_Y27_N18
\RegF0|READ_U_0|MUX1_32_1|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux8~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux8~5_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~8_combout\);

-- Location: LCCOMB_X40_Y24_N6
\RegF0|READ_U_0|MUX1_32_1|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~9_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(23))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~9_combout\);

-- Location: LCCOMB_X39_Y24_N14
\RegF0|READ_U_0|MUX1_32_1|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(23)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(23))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(23),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux8~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~10_combout\);

-- Location: LCCOMB_X40_Y27_N4
\RegF0|READ_U_0|MUX1_32_1|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~10_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~8_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux8~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux8~3_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux8~8_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux8~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~11_combout\);

-- Location: LCCOMB_X40_Y23_N26
\RegF0|READ_U_0|MUX1_32_1|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(23))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(23),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~12_combout\);

-- Location: LCCOMB_X41_Y23_N6
\RegF0|READ_U_0|MUX1_32_1|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux8~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(23))) # (!\IF_ID|IF_ID_Instruction\(16)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux8~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(23),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(23),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~13_combout\);

-- Location: LCCOMB_X42_Y23_N4
\RegF0|READ_U_0|MUX1_32_1|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux8~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(23)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux8~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(23),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~14_combout\);

-- Location: LCCOMB_X39_Y23_N24
\RegF0|READ_U_0|MUX1_32_1|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(23))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(23)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(23),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux8~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~15_combout\);

-- Location: LCCOMB_X40_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux8~11_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux8~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux8~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~16_combout\);

-- Location: LCCOMB_X36_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~0_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(23))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(23),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(23),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~0_combout\);

-- Location: LCCOMB_X36_Y24_N12
\RegF0|READ_U_0|MUX1_32_1|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~1_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(23))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(23)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(23),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(23),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux8~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~1_combout\);

-- Location: LCCOMB_X38_Y28_N22
\RegF0|READ_U_0|MUX1_32_1|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(23)) # ((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(23) & !\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(23),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~17_combout\);

-- Location: LCCOMB_X36_Y28_N10
\RegF0|READ_U_0|MUX1_32_1|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~18_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(23)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(23))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(23),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(23),
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux8~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~18_combout\);

-- Location: LCCOMB_X36_Y28_N16
\RegF0|READ_U_0|MUX1_32_1|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux8~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux8~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux8~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux8~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux8~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux8~16_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux8~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux8~18_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux8~19_combout\);

-- Location: FF_X36_Y28_N17
\ID_EX|ID_EX_read_data_2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux8~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(23));

-- Location: LCCOMB_X36_Y28_N30
\Mux1_4to1|MUX2_2_1|Y[23]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[23]~46_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(23)))) # (!\FWD_U|FWD_B[1]~1_combout\ & (\ID_EX|ID_EX_read_data_2\(23))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~3_combout\,
	datab => \ID_EX|ID_EX_read_data_2\(23),
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \EX_MEM|EX_MEM_ALU_result\(23),
	combout => \Mux1_4to1|MUX2_2_1|Y[23]~46_combout\);

-- Location: LCCOMB_X36_Y28_N0
\Mux1_4to1|MUX2_2_1|Y[23]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[23]~47_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[23]~46_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[23]~23_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (((\Mux1_4to1|MUX2_2_1|Y[23]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \Mux1_4to1|MUX2_2_1|Y[23]~46_combout\,
	datad => \Mux4_2to1|Y[23]~23_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[23]~47_combout\);

-- Location: LCCOMB_X36_Y28_N6
\EX_MEM|EX_MEM_write_data~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~23_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[23]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[23]~47_combout\,
	combout => \EX_MEM|EX_MEM_write_data~23_combout\);

-- Location: FF_X36_Y28_N7
\EX_MEM|EX_MEM_write_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(23));

-- Location: LCCOMB_X34_Y27_N22
\Mux4_2to1|Y[22]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[22]~22_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(22)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_ALU_result\(22),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(22),
	combout => \Mux4_2to1|Y[22]~22_combout\);

-- Location: FF_X34_Y27_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[22]~22_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(22));

-- Location: LCCOMB_X38_Y27_N16
\RegF0|READ_U_0|MUX1_32_1|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(22)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(22) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(22),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~17_combout\);

-- Location: LCCOMB_X38_Y27_N22
\RegF0|READ_U_0|MUX1_32_1|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux9~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(22))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(22)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux9~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~18_combout\);

-- Location: LCCOMB_X40_Y22_N30
\RegF0|READ_U_0|MUX1_32_1|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(22)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(22) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(22),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~12_combout\);

-- Location: LCCOMB_X41_Y22_N8
\RegF0|READ_U_0|MUX1_32_1|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~13_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux9~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(22)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(22))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(22),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux9~12_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~13_combout\);

-- Location: LCCOMB_X42_Y22_N8
\RegF0|READ_U_0|MUX1_32_1|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux9~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(22)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux9~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~14_combout\);

-- Location: LCCOMB_X39_Y23_N12
\RegF0|READ_U_0|MUX1_32_1|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux9~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(22))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(22)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux9~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~15_combout\);

-- Location: LCCOMB_X36_Y24_N10
\RegF0|READ_U_0|MUX1_32_1|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(22))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~10_combout\);

-- Location: LCCOMB_X37_Y25_N10
\RegF0|READ_U_0|MUX1_32_1|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux9~10_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(22)) # (!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(22) & ((\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux9~10_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~11_combout\);

-- Location: LCCOMB_X35_Y25_N20
\RegF0|READ_U_0|MUX1_32_1|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux9~11_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux9~15_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux9~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~16_combout\);

-- Location: LCCOMB_X40_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~7_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(22))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~7_combout\);

-- Location: LCCOMB_X39_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~8_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux9~7_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(22)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(22))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(22),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux9~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~8_combout\);

-- Location: LCCOMB_X40_Y25_N6
\RegF0|READ_U_0|MUX1_32_1|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(22))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~2_combout\);

-- Location: LCCOMB_X39_Y25_N6
\RegF0|READ_U_0|MUX1_32_1|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~3_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux9~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(22)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(22) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux9~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~3_combout\);

-- Location: LCCOMB_X42_Y28_N2
\RegF0|READ_U_0|MUX1_32_1|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(22))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~4_combout\);

-- Location: LCCOMB_X41_Y28_N16
\RegF0|READ_U_0|MUX1_32_1|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux9~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(22)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(22) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(22),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux9~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~5_combout\);

-- Location: LCCOMB_X41_Y28_N8
\RegF0|READ_U_0|MUX1_32_1|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~6_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux9~3_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux9~3_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux9~5_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~6_combout\);

-- Location: LCCOMB_X40_Y29_N30
\RegF0|READ_U_0|MUX1_32_1|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(22))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(22),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(22),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~0_combout\);

-- Location: LCCOMB_X41_Y29_N16
\RegF0|READ_U_0|MUX1_32_1|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux9~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(22)) # ((!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~0_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(22) & \IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(22),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux9~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(22),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~1_combout\);

-- Location: LCCOMB_X41_Y28_N30
\RegF0|READ_U_0|MUX1_32_1|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~9_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux9~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux9~8_combout\) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~6_combout\ & (((\IF_ID|IF_ID_Instruction\(17) & 
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux9~8_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux9~6_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux9~1_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~9_combout\);

-- Location: LCCOMB_X35_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux9~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux9~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux9~18_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux9~16_combout\ & 
-- (((\RegF0|READ_U_0|MUX1_32_1|Mux9~9_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux9~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux9~16_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux9~9_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux9~19_combout\);

-- Location: FF_X35_Y27_N27
\ID_EX|ID_EX_read_data_2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux9~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(22));

-- Location: LCCOMB_X35_Y27_N16
\Mux1_4to1|MUX2_2_1|Y[22]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[22]~44_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(22)))) # (!\FWD_U|FWD_B[1]~1_combout\ & (\ID_EX|ID_EX_read_data_2\(22))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_2\(22),
	datab => \FWD_U|FWD_B[1]~3_combout\,
	datac => \EX_MEM|EX_MEM_ALU_result\(22),
	datad => \FWD_U|FWD_B[1]~1_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[22]~44_combout\);

-- Location: LCCOMB_X35_Y27_N2
\Mux1_4to1|MUX2_2_1|Y[22]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[22]~45_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[22]~44_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[22]~22_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[22]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[22]~44_combout\,
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[22]~22_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[22]~45_combout\);

-- Location: LCCOMB_X30_Y30_N4
\EX_MEM|EX_MEM_write_data~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~22_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[22]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[22]~45_combout\,
	combout => \EX_MEM|EX_MEM_write_data~22_combout\);

-- Location: FF_X30_Y30_N5
\EX_MEM|EX_MEM_write_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(22));

-- Location: LCCOMB_X36_Y27_N20
\Mux4_2to1|Y[21]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[21]~21_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(21)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(21),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(21),
	combout => \Mux4_2to1|Y[21]~21_combout\);

-- Location: LCCOMB_X36_Y27_N26
\EX_MEM|EX_MEM_write_data~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~21_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[21]~42_combout\) # ((\FWD_U|FWD_B[0]~9_combout\ & \Mux4_2to1|Y[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~9_combout\,
	datab => \Mux4_2to1|Y[21]~21_combout\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[21]~42_combout\,
	combout => \EX_MEM|EX_MEM_write_data~21_combout\);

-- Location: FF_X36_Y27_N27
\EX_MEM|EX_MEM_write_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(21));

-- Location: LCCOMB_X38_Y29_N20
\Mux4_2to1|Y[20]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[20]~20_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(20)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_ALU_result\(20),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(20),
	combout => \Mux4_2to1|Y[20]~20_combout\);

-- Location: FF_X38_Y29_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[20]~20_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(20));

-- Location: LCCOMB_X38_Y27_N0
\RegF0|READ_U_0|MUX1_32_1|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(20)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(20) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~17_combout\);

-- Location: LCCOMB_X38_Y27_N26
\RegF0|READ_U_0|MUX1_32_1|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(20))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(20)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~17_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~18_combout\);

-- Location: LCCOMB_X40_Y22_N14
\RegF0|READ_U_0|MUX1_32_1|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(20))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~12_combout\);

-- Location: LCCOMB_X41_Y24_N28
\RegF0|READ_U_0|MUX1_32_1|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux11~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(20))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux11~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(20),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(20),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~13_combout\);

-- Location: LCCOMB_X42_Y22_N10
\RegF0|READ_U_0|MUX1_32_1|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(20) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux11~13_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~14_combout\);

-- Location: LCCOMB_X41_Y25_N4
\RegF0|READ_U_0|MUX1_32_1|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(20))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(20)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(20),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~15_combout\);

-- Location: LCCOMB_X36_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(20))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~10_combout\);

-- Location: LCCOMB_X37_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(20)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(20))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~11_combout\);

-- Location: LCCOMB_X41_Y27_N16
\RegF0|READ_U_0|MUX1_32_1|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux11~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux11~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux11~15_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~16_combout\);

-- Location: LCCOMB_X42_Y31_N10
\RegF0|READ_U_0|MUX1_32_1|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~0_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(20))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~0_combout\);

-- Location: LCCOMB_X41_Y29_N24
\RegF0|READ_U_0|MUX1_32_1|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(20))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(20)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(20),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~1_combout\);

-- Location: LCCOMB_X46_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~7_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (\IF_ID|IF_ID_Instruction\(18))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(20)))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(20),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(20),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~7_combout\);

-- Location: LCCOMB_X45_Y25_N14
\RegF0|READ_U_0|MUX1_32_1|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~8_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux11~7_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(20)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(20) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux11~7_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~8_combout\);

-- Location: LCCOMB_X42_Y28_N6
\RegF0|READ_U_0|MUX1_32_1|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(20))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~4_combout\);

-- Location: LCCOMB_X41_Y28_N28
\RegF0|READ_U_0|MUX1_32_1|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux11~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(20)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(20) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux11~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~5_combout\);

-- Location: LCCOMB_X46_Y28_N22
\RegF0|READ_U_0|MUX1_32_1|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(20))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(20),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~2_combout\);

-- Location: LCCOMB_X45_Y28_N10
\RegF0|READ_U_0|MUX1_32_1|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(20)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(20))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(20),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(20),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~3_combout\);

-- Location: LCCOMB_X45_Y26_N16
\RegF0|READ_U_0|MUX1_32_1|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~6_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~3_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux11~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~6_combout\);

-- Location: LCCOMB_X45_Y26_N2
\RegF0|READ_U_0|MUX1_32_1|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~9_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~8_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~6_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux11~1_combout\)))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux11~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux11~8_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~9_combout\);

-- Location: LCCOMB_X42_Y27_N20
\RegF0|READ_U_0|MUX1_32_1|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux11~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux11~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux11~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux11~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux11~9_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux11~18_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux11~16_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux11~19_combout\);

-- Location: LCCOMB_X42_Y27_N2
\ID_EX|ID_EX_read_data_2[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[20]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux11~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux11~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[20]~feeder_combout\);

-- Location: FF_X42_Y27_N3
\ID_EX|ID_EX_read_data_2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(20));

-- Location: LCCOMB_X38_Y29_N2
\Mux1_4to1|MUX2_2_1|Y[20]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[20]~40_combout\ = (\FWD_U|FWD_B[1]~1_combout\ & ((\FWD_U|FWD_B[1]~3_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(20)))) # (!\FWD_U|FWD_B[1]~3_combout\ & (\ID_EX|ID_EX_read_data_2\(20))))) # (!\FWD_U|FWD_B[1]~1_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~1_combout\,
	datab => \ID_EX|ID_EX_read_data_2\(20),
	datac => \FWD_U|FWD_B[1]~3_combout\,
	datad => \EX_MEM|EX_MEM_ALU_result\(20),
	combout => \Mux1_4to1|MUX2_2_1|Y[20]~40_combout\);

-- Location: LCCOMB_X38_Y29_N16
\Mux1_4to1|MUX2_2_1|Y[20]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\ = (\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[20]~40_combout\)) # (!\FWD_U|FWD_B\(1) & ((\FWD_U|FWD_B[0]~7_combout\ & ((\Mux4_2to1|Y[20]~20_combout\))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[20]~40_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[20]~20_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\);

-- Location: LCCOMB_X38_Y29_N6
\EX_MEM|EX_MEM_write_data~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~20_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[20]~41_combout\,
	combout => \EX_MEM|EX_MEM_write_data~20_combout\);

-- Location: FF_X38_Y29_N7
\EX_MEM|EX_MEM_write_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(20));

-- Location: LCCOMB_X32_Y31_N26
\Mux4_2to1|Y[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[19]~19_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(19)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(19),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(19),
	combout => \Mux4_2to1|Y[19]~19_combout\);

-- Location: LCCOMB_X32_Y30_N20
\EX_MEM|EX_MEM_write_data~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~19_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[19]~38_combout\) # ((\Mux4_2to1|Y[19]~19_combout\ & \FWD_U|FWD_B[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[19]~19_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \FWD_U|FWD_B[0]~9_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[19]~38_combout\,
	combout => \EX_MEM|EX_MEM_write_data~19_combout\);

-- Location: FF_X32_Y30_N21
\EX_MEM|EX_MEM_write_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(19));

-- Location: LCCOMB_X32_Y31_N16
\Mux4_2to1|Y[18]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[18]~18_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(18)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(18),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(18),
	combout => \Mux4_2to1|Y[18]~18_combout\);

-- Location: FF_X36_Y31_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[18]~18_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(18));

-- Location: LCCOMB_X39_Y31_N18
\RegF0|READ_U_0|MUX1_32_1|Mux13~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~22_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(18))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~22_combout\);

-- Location: LCCOMB_X40_Y31_N4
\RegF0|READ_U_0|MUX1_32_1|Mux13~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~23_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~22_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~22_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(18)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~22_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~23_combout\);

-- Location: LCCOMB_X42_Y31_N26
\RegF0|READ_U_0|MUX1_32_1|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~5_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(18))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~5_combout\);

-- Location: LCCOMB_X43_Y31_N24
\RegF0|READ_U_0|MUX1_32_1|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~6_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~5_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(18)) # ((!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~5_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(18) & \IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~5_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~6_combout\);

-- Location: LCCOMB_X46_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~12_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (\IF_ID|IF_ID_Instruction\(18))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(18)))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~12_combout\);

-- Location: LCCOMB_X45_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~13_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(18)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|READ_U_0|MUX1_32_1|Mux13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~13_combout\);

-- Location: LCCOMB_X42_Y28_N10
\RegF0|READ_U_0|MUX1_32_1|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~9_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(18))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~9_combout\);

-- Location: LCCOMB_X43_Y28_N10
\RegF0|READ_U_0|MUX1_32_1|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~10_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(18)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(18))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(18),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~9_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~10_combout\);

-- Location: LCCOMB_X46_Y28_N10
\RegF0|READ_U_0|MUX1_32_1|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(18)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~7_combout\);

-- Location: LCCOMB_X45_Y28_N2
\RegF0|READ_U_0|MUX1_32_1|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~8_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(18)))))) # (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|READ_U_0|MUX1_32_1|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~7_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~8_combout\);

-- Location: LCCOMB_X44_Y28_N20
\RegF0|READ_U_0|MUX1_32_1|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17)) # (\RegF0|READ_U_0|MUX1_32_1|Mux13~8_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux13~10_combout\ & 
-- (!\IF_ID|IF_ID_Instruction\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~8_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~11_combout\);

-- Location: LCCOMB_X44_Y28_N30
\RegF0|READ_U_0|MUX1_32_1|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~14_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~11_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~13_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~11_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~6_combout\)))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~6_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~13_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~11_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~14_combout\);

-- Location: LCCOMB_X40_Y22_N6
\RegF0|READ_U_0|MUX1_32_1|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(18))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~17_combout\);

-- Location: LCCOMB_X41_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(18))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~17_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~17_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(18),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~18_combout\);

-- Location: LCCOMB_X42_Y23_N10
\RegF0|READ_U_0|MUX1_32_1|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~18_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(18) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~19_combout\);

-- Location: LCCOMB_X41_Y25_N16
\RegF0|READ_U_0|MUX1_32_1|Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~20_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~19_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(18))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~19_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(18)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~19_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~20_combout\);

-- Location: LCCOMB_X34_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~15_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(18))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(18),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~15_combout\);

-- Location: LCCOMB_X37_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~16_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~15_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(18)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~15_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(18))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(18),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~16_combout\);

-- Location: LCCOMB_X40_Y27_N12
\RegF0|READ_U_0|MUX1_32_1|Mux13~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~21_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~16_combout\) # (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~20_combout\ & ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~20_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~16_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~21_combout\);

-- Location: LCCOMB_X40_Y27_N2
\RegF0|READ_U_0|MUX1_32_1|Mux13~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux13~24_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~21_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~23_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~21_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux13~14_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~23_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~14_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~21_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux13~24_combout\);

-- Location: LCCOMB_X40_Y27_N14
\ID_EX|ID_EX_read_data_2[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[18]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux13~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~24_combout\,
	combout => \ID_EX|ID_EX_read_data_2[18]~feeder_combout\);

-- Location: FF_X40_Y27_N15
\ID_EX|ID_EX_read_data_2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(18));

-- Location: LCCOMB_X32_Y31_N0
\Mux1_4to1|MUX2_2_1|Y[18]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[18]~36_combout\ = (\FWD_U|FWD_B[1]~1_combout\ & ((\FWD_U|FWD_B[1]~3_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(18)))) # (!\FWD_U|FWD_B[1]~3_combout\ & (\ID_EX|ID_EX_read_data_2\(18))))) # (!\FWD_U|FWD_B[1]~1_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_2\(18),
	datab => \EX_MEM|EX_MEM_ALU_result\(18),
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \FWD_U|FWD_B[1]~3_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[18]~36_combout\);

-- Location: LCCOMB_X32_Y31_N6
\Mux1_4to1|MUX2_2_1|Y[18]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[18]~37_combout\ = (\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[18]~36_combout\)) # (!\FWD_U|FWD_B\(1) & ((\FWD_U|FWD_B[0]~7_combout\ & ((\Mux4_2to1|Y[18]~18_combout\))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[18]~36_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[18]~18_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[18]~37_combout\);

-- Location: LCCOMB_X32_Y31_N24
\EX_MEM|EX_MEM_write_data~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~18_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[18]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[18]~37_combout\,
	combout => \EX_MEM|EX_MEM_write_data~18_combout\);

-- Location: FF_X32_Y31_N25
\EX_MEM|EX_MEM_write_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(18));

-- Location: LCCOMB_X38_Y30_N18
\Mux4_2to1|Y[17]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[17]~17_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(17)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(17),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(17),
	combout => \Mux4_2to1|Y[17]~17_combout\);

-- Location: FF_X37_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[17]~17_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(17));

-- Location: LCCOMB_X36_Y24_N20
\RegF0|READ_U_0|MUX1_32_1|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~0_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & (!\IF_ID|IF_ID_Instruction\(17) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(17),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~0_combout\);

-- Location: LCCOMB_X37_Y24_N24
\RegF0|READ_U_0|MUX1_32_1|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~1_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(17))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(17)))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux14~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~1_combout\);

-- Location: LCCOMB_X39_Y31_N26
\RegF0|READ_U_0|MUX1_32_1|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(17)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(17),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~17_combout\);

-- Location: LCCOMB_X38_Y31_N4
\RegF0|READ_U_0|MUX1_32_1|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux14~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(17)) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(17) & \IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux14~17_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~18_combout\);

-- Location: LCCOMB_X46_Y25_N10
\RegF0|READ_U_0|MUX1_32_1|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~9_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(17))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~9_combout\);

-- Location: LCCOMB_X45_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~10_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux14~9_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(17)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(17) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux14~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~10_combout\);

-- Location: LCCOMB_X42_Y28_N14
\RegF0|READ_U_0|MUX1_32_1|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(17))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~6_combout\);

-- Location: LCCOMB_X43_Y28_N26
\RegF0|READ_U_0|MUX1_32_1|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux14~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(17))) # (!\IF_ID|IF_ID_Instruction\(18)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~6_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux14~6_combout\,
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(17),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~7_combout\);

-- Location: LCCOMB_X42_Y31_N22
\RegF0|READ_U_0|MUX1_32_1|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(17))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~4_combout\);

-- Location: LCCOMB_X43_Y31_N26
\RegF0|READ_U_0|MUX1_32_1|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~5_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(17))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux14~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~5_combout\);

-- Location: LCCOMB_X43_Y28_N28
\RegF0|READ_U_0|MUX1_32_1|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux14~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux14~5_combout\,
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~8_combout\);

-- Location: LCCOMB_X46_Y28_N18
\RegF0|READ_U_0|MUX1_32_1|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(17))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~2_combout\);

-- Location: LCCOMB_X45_Y28_N6
\RegF0|READ_U_0|MUX1_32_1|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(17))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux14~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~3_combout\);

-- Location: LCCOMB_X44_Y28_N10
\RegF0|READ_U_0|MUX1_32_1|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux14~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~10_combout\) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~8_combout\ & 
-- (((\IF_ID|IF_ID_Instruction\(16) & \RegF0|READ_U_0|MUX1_32_1|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux14~10_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux14~8_combout\,
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux14~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~11_combout\);

-- Location: LCCOMB_X40_Y23_N6
\RegF0|READ_U_0|MUX1_32_1|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(17))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(17),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(17),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~12_combout\);

-- Location: LCCOMB_X41_Y23_N30
\RegF0|READ_U_0|MUX1_32_1|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux14~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(17))) # (!\IF_ID|IF_ID_Instruction\(16)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux14~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(17),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~13_combout\);

-- Location: LCCOMB_X42_Y23_N24
\RegF0|READ_U_0|MUX1_32_1|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~13_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux14~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~14_combout\);

-- Location: LCCOMB_X41_Y25_N24
\RegF0|READ_U_0|MUX1_32_1|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(17))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(17)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux14~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~15_combout\);

-- Location: LCCOMB_X38_Y24_N18
\RegF0|READ_U_0|MUX1_32_1|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~11_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (((!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux14~11_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux14~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~16_combout\);

-- Location: LCCOMB_X38_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux14~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux14~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux14~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux14~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux14~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux14~18_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux14~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux14~19_combout\);

-- Location: FF_X38_Y24_N23
\ID_EX|ID_EX_read_data_2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(17));

-- Location: LCCOMB_X35_Y27_N20
\Mux1_4to1|MUX2_2_1|Y[17]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[17]~34_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(17)))) # (!\FWD_U|FWD_B[1]~1_combout\ & (\ID_EX|ID_EX_read_data_2\(17))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_2\(17),
	datab => \EX_MEM|EX_MEM_ALU_result\(17),
	datac => \FWD_U|FWD_B[1]~3_combout\,
	datad => \FWD_U|FWD_B[1]~1_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[17]~34_combout\);

-- Location: LCCOMB_X35_Y27_N18
\Mux1_4to1|MUX2_2_1|Y[17]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[17]~34_combout\)) # (!\FWD_U|FWD_B\(1) & ((\Mux4_2to1|Y[17]~17_combout\))))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[17]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[17]~34_combout\,
	datac => \FWD_U|FWD_B\(1),
	datad => \Mux4_2to1|Y[17]~17_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\);

-- Location: LCCOMB_X32_Y30_N10
\EX_MEM|EX_MEM_write_data~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~17_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[17]~35_combout\,
	combout => \EX_MEM|EX_MEM_write_data~17_combout\);

-- Location: FF_X32_Y30_N11
\EX_MEM|EX_MEM_write_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(17));

-- Location: LCCOMB_X38_Y30_N8
\Mux4_2to1|Y[16]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[16]~16_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(16)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(16),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(16),
	combout => \Mux4_2to1|Y[16]~16_combout\);

-- Location: FF_X45_Y28_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[16]~16_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(16));

-- Location: LCCOMB_X46_Y28_N2
\RegF0|READ_U_0|MUX1_32_1|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(16)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~2_combout\);

-- Location: LCCOMB_X45_Y28_N22
\RegF0|READ_U_0|MUX1_32_1|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(16)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(16))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux15~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~3_combout\);

-- Location: LCCOMB_X42_Y28_N30
\RegF0|READ_U_0|MUX1_32_1|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~4_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(16)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~4_combout\);

-- Location: LCCOMB_X45_Y27_N30
\RegF0|READ_U_0|MUX1_32_1|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~5_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(16))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(16)))))) # (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|READ_U_0|MUX1_32_1|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux15~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~5_combout\);

-- Location: LCCOMB_X45_Y26_N26
\RegF0|READ_U_0|MUX1_32_1|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~3_combout\) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux15~5_combout\ & 
-- !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux15~3_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux15~5_combout\,
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~6_combout\);

-- Location: LCCOMB_X46_Y25_N6
\RegF0|READ_U_0|MUX1_32_1|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~7_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (\IF_ID|IF_ID_Instruction\(18))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(16)))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~7_combout\);

-- Location: LCCOMB_X45_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~8_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux15~7_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(16)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(16) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux15~7_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~8_combout\);

-- Location: LCCOMB_X42_Y31_N2
\RegF0|READ_U_0|MUX1_32_1|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~0_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(16))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~0_combout\);

-- Location: LCCOMB_X43_Y31_N4
\RegF0|READ_U_0|MUX1_32_1|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(16))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(16)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(16),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux15~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~1_combout\);

-- Location: LCCOMB_X45_Y26_N28
\RegF0|READ_U_0|MUX1_32_1|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~9_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux15~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~8_combout\) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~6_combout\ & 
-- (((\RegF0|READ_U_0|MUX1_32_1|Mux15~1_combout\ & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux15~6_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux15~8_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux15~1_combout\,
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~9_combout\);

-- Location: LCCOMB_X36_Y25_N6
\RegF0|READ_U_0|MUX1_32_1|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(16))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~10_combout\);

-- Location: LCCOMB_X37_Y25_N14
\RegF0|READ_U_0|MUX1_32_1|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~10_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(16))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~10_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(16)))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux15~10_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~11_combout\);

-- Location: LCCOMB_X40_Y22_N18
\RegF0|READ_U_0|MUX1_32_1|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(16))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~12_combout\);

-- Location: LCCOMB_X41_Y24_N24
\RegF0|READ_U_0|MUX1_32_1|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux15~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(16))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux15~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~13_combout\);

-- Location: LCCOMB_X42_Y22_N16
\RegF0|READ_U_0|MUX1_32_1|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~13_combout\) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(16) & \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux15~13_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~14_combout\);

-- Location: LCCOMB_X41_Y25_N8
\RegF0|READ_U_0|MUX1_32_1|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(16))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(16)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux15~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~15_combout\);

-- Location: LCCOMB_X44_Y25_N2
\RegF0|READ_U_0|MUX1_32_1|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux15~11_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux15~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux15~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~16_combout\);

-- Location: LCCOMB_X38_Y27_N8
\RegF0|READ_U_0|MUX1_32_1|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~17_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(16)) # ((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(16) & !\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(16),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(16),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~17_combout\);

-- Location: LCCOMB_X38_Y28_N26
\RegF0|READ_U_0|MUX1_32_1|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(16)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux15~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux15~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(16),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~18_combout\);

-- Location: LCCOMB_X45_Y26_N10
\RegF0|READ_U_0|MUX1_32_1|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux15~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux15~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux15~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux15~9_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux15~9_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux15~16_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux15~18_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux15~19_combout\);

-- Location: LCCOMB_X45_Y26_N22
\ID_EX|ID_EX_read_data_2[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[16]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux15~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux15~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[16]~feeder_combout\);

-- Location: FF_X45_Y26_N23
\ID_EX|ID_EX_read_data_2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(16));

-- Location: LCCOMB_X38_Y32_N0
\Mux1_4to1|MUX2_2_1|Y[16]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[16]~32_combout\ = (\FWD_U|FWD_B\(1) & (((\EX_MEM|EX_MEM_ALU_result\(16))))) # (!\FWD_U|FWD_B\(1) & (\ID_EX|ID_EX_read_data_2\(16) & ((!\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \ID_EX|ID_EX_read_data_2\(16),
	datac => \EX_MEM|EX_MEM_ALU_result\(16),
	datad => \FWD_U|FWD_B[0]~7_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[16]~32_combout\);

-- Location: LCCOMB_X37_Y32_N6
\EX_MEM|EX_MEM_write_data~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~16_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[16]~32_combout\) # ((\Mux4_2to1|Y[16]~16_combout\ & \FWD_U|FWD_B[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[16]~32_combout\,
	datac => \Mux4_2to1|Y[16]~16_combout\,
	datad => \FWD_U|FWD_B[0]~9_combout\,
	combout => \EX_MEM|EX_MEM_write_data~16_combout\);

-- Location: FF_X37_Y32_N7
\EX_MEM|EX_MEM_write_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(16));

-- Location: LCCOMB_X31_Y30_N10
\Mux4_2to1|Y[15]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[15]~15_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(15)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(15),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(15),
	combout => \Mux4_2to1|Y[15]~15_combout\);

-- Location: FF_X31_Y30_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux4_2to1|Y[15]~15_combout\,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(15));

-- Location: FF_X37_Y27_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(15));

-- Location: FF_X38_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(15));

-- Location: FF_X38_Y28_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(15));

-- Location: LCCOMB_X38_Y28_N14
\RegF0|READ_U_0|MUX0_32_1|Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(15)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(15) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~17_combout\);

-- Location: LCCOMB_X37_Y27_N30
\RegF0|READ_U_0|MUX0_32_1|Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux16~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(15)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(15) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(15),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(15),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux16~17_combout\,
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~18_combout\);

-- Location: FF_X39_Y26_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(15));

-- Location: FF_X38_Y26_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(15));

-- Location: FF_X35_Y26_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(15));

-- Location: FF_X35_Y26_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(15));

-- Location: LCCOMB_X35_Y26_N16
\RegF0|READ_U_0|MUX0_32_1|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~0_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (\IF_ID|IF_ID_Instruction\(21))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(15))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~0_combout\);

-- Location: LCCOMB_X38_Y26_N14
\RegF0|READ_U_0|MUX0_32_1|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~1_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(15)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(15))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(15),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux16~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~1_combout\);

-- Location: FF_X42_Y22_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(15));

-- Location: FF_X40_Y23_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(15));

-- Location: FF_X40_Y23_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(15));

-- Location: LCCOMB_X40_Y23_N24
\RegF0|READ_U_0|MUX0_32_1|Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~12_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(15)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(15) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~12_combout\);

-- Location: FF_X41_Y23_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(15));

-- Location: FF_X41_Y23_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(15));

-- Location: LCCOMB_X41_Y23_N0
\RegF0|READ_U_0|MUX0_32_1|Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~13_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(15)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(15))))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux16~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(21),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux16~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~13_combout\);

-- Location: LCCOMB_X41_Y22_N16
\RegF0|READ_U_0|MUX0_32_1|Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(15))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(15),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux16~13_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~14_combout\);

-- Location: FF_X41_Y25_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(15));

-- Location: FF_X41_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(15));

-- Location: LCCOMB_X41_Y25_N14
\RegF0|READ_U_0|MUX0_32_1|Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux16~14_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(15))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~14_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux16~14_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~15_combout\);

-- Location: FF_X45_Y28_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(15));

-- Location: FF_X45_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(15));

-- Location: FF_X46_Y28_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(15));

-- Location: FF_X46_Y28_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(15));

-- Location: LCCOMB_X46_Y28_N24
\RegF0|READ_U_0|MUX0_32_1|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(15)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(15) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~2_combout\);

-- Location: LCCOMB_X45_Y28_N20
\RegF0|READ_U_0|MUX0_32_1|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(15))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(15)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(15),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(15),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux16~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~3_combout\);

-- Location: FF_X46_Y25_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(15));

-- Location: FF_X46_Y25_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(15));

-- Location: LCCOMB_X46_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~9_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(15)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(15),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~9_combout\);

-- Location: FF_X45_Y25_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(15));

-- Location: FF_X45_Y25_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(15));

-- Location: LCCOMB_X45_Y25_N0
\RegF0|READ_U_0|MUX0_32_1|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~9_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(15)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~9_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(15))))) # (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|READ_U_0|MUX0_32_1|Mux16~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux16~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~10_combout\);

-- Location: FF_X43_Y31_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(15));

-- Location: FF_X43_Y31_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(15));

-- Location: FF_X42_Y31_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(15));

-- Location: FF_X42_Y31_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(15));

-- Location: LCCOMB_X42_Y31_N24
\RegF0|READ_U_0|MUX0_32_1|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(15)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(15),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~4_combout\);

-- Location: LCCOMB_X43_Y31_N8
\RegF0|READ_U_0|MUX0_32_1|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(15))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(15)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(15),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(15),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux16~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~5_combout\);

-- Location: FF_X44_Y27_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(15));

-- Location: FF_X44_Y27_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(15));

-- Location: LCCOMB_X44_Y27_N8
\RegF0|READ_U_0|MUX0_32_1|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(15)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(15) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~6_combout\);

-- Location: FF_X44_Y26_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(15));

-- Location: FF_X44_Y26_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[15]~15_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(15));

-- Location: LCCOMB_X44_Y26_N12
\RegF0|READ_U_0|MUX0_32_1|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~7_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(15)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(15))))) # (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|READ_U_0|MUX0_32_1|Mux16~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux16~6_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~7_combout\);

-- Location: LCCOMB_X44_Y26_N0
\RegF0|READ_U_0|MUX0_32_1|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~8_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~5_combout\) # ((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux16~7_combout\ & 
-- !\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux16~5_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux16~7_combout\,
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~8_combout\);

-- Location: LCCOMB_X44_Y26_N22
\RegF0|READ_U_0|MUX0_32_1|Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux16~8_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux16~10_combout\) # (!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~8_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux16~3_combout\ & ((\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux16~3_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux16~10_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux16~8_combout\,
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~11_combout\);

-- Location: LCCOMB_X38_Y26_N24
\RegF0|READ_U_0|MUX0_32_1|Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux16~11_combout\) # (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux16~15_combout\ & ((!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux16~15_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux16~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~16_combout\);

-- Location: LCCOMB_X38_Y26_N28
\RegF0|READ_U_0|MUX0_32_1|Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux16~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux16~16_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux16~18_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux16~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux16~1_combout\))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux16~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux16~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux16~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux16~19_combout\);

-- Location: FF_X38_Y26_N29
\ID_EX|ID_EX_read_data_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux16~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(15));

-- Location: LCCOMB_X31_Y30_N26
\Mux0_4to1|MUX2_2_1|Y[15]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[15]~31_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(15))) # (!\FWD_U|FWD_A\(1) & (((\ID_EX|ID_EX_read_data_1\(15) & !\FWD_U|FWD_A[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(15),
	datab => \ID_EX|ID_EX_read_data_1\(15),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[15]~31_combout\);

-- Location: LCCOMB_X31_Y30_N16
\Mux0_4to1|MUX2_2_1|Y[15]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[15]~32_combout\ = (\Mux0_4to1|MUX2_2_1|Y[15]~31_combout\) # ((!\FWD_U|FWD_A\(1) & (\FWD_U|FWD_A[0]~7_combout\ & \Mux4_2to1|Y[15]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[15]~31_combout\,
	datab => \FWD_U|FWD_A\(1),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \Mux4_2to1|Y[15]~15_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[15]~32_combout\);

-- Location: LCCOMB_X31_Y30_N20
\ALU_exc|ALU_result~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~28_combout\ = (\Mux0_4to1|MUX2_2_1|Y[15]~31_combout\) # ((\Mux1_2to1|Y[15]~32_combout\) # ((\Mux4_2to1|Y[15]~15_combout\ & \FWD_U|FWD_A[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4_2to1|Y[15]~15_combout\,
	datab => \FWD_U|FWD_A[0]~8_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[15]~31_combout\,
	datad => \Mux1_2to1|Y[15]~32_combout\,
	combout => \ALU_exc|ALU_result~28_combout\);

-- Location: LCCOMB_X34_Y32_N0
\ALU_exc|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux16~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~60_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~28_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|ALU_result~28_combout\,
	datad => \ALU_exc|Add0~60_combout\,
	combout => \ALU_exc|Mux16~0_combout\);

-- Location: LCCOMB_X34_Y32_N14
\ALU_exc|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux16~1_combout\ = (\Mux1_2to1|Y[15]~32_combout\ & (\ALU_exc|Mux16~0_combout\ $ (((!\ALU_exc|Mux20~3_combout\ & \Mux0_4to1|MUX2_2_1|Y[15]~32_combout\))))) # (!\Mux1_2to1|Y[15]~32_combout\ & (\ALU_exc|Mux16~0_combout\ & 
-- ((\ALU_exc|Mux20~3_combout\) # (\Mux0_4to1|MUX2_2_1|Y[15]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[15]~32_combout\,
	datab => \ALU_exc|Mux20~3_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[15]~32_combout\,
	datad => \ALU_exc|Mux16~0_combout\,
	combout => \ALU_exc|Mux16~1_combout\);

-- Location: LCCOMB_X34_Y33_N30
\EX_MEM|EX_MEM_ALU_result~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~17_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((\ALU_exc|Mux16~1_combout\ & !\ALU_exc|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux16~1_combout\,
	datac => \ALU_exc|Mux20~5_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~17_combout\);

-- Location: FF_X34_Y33_N31
\EX_MEM|EX_MEM_ALU_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(15));

-- Location: LCCOMB_X35_Y26_N10
\RegF0|READ_U_0|MUX1_32_1|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~0_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(15))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~0_combout\);

-- Location: LCCOMB_X39_Y26_N12
\RegF0|READ_U_0|MUX1_32_1|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~1_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux16~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(15))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux16~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~1_combout\);

-- Location: LCCOMB_X38_Y28_N20
\RegF0|READ_U_0|MUX1_32_1|Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(15)) # ((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(15) & !\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~17_combout\);

-- Location: LCCOMB_X37_Y27_N4
\RegF0|READ_U_0|MUX1_32_1|Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux16~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(15)) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(15) & \IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(15),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux16~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~18_combout\);

-- Location: LCCOMB_X42_Y31_N18
\RegF0|READ_U_0|MUX1_32_1|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(15))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~4_combout\);

-- Location: LCCOMB_X43_Y31_N30
\RegF0|READ_U_0|MUX1_32_1|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux16~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(15)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(15) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux16~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~5_combout\);

-- Location: LCCOMB_X44_Y27_N18
\RegF0|READ_U_0|MUX1_32_1|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~6_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(15))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~6_combout\);

-- Location: LCCOMB_X44_Y26_N10
\RegF0|READ_U_0|MUX1_32_1|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~7_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux16~6_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(15)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~6_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(15) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(15),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux16~6_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~7_combout\);

-- Location: LCCOMB_X44_Y26_N14
\RegF0|READ_U_0|MUX1_32_1|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~8_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux16~5_combout\)) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux16~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux16~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux16~7_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~8_combout\);

-- Location: LCCOMB_X46_Y25_N22
\RegF0|READ_U_0|MUX1_32_1|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~9_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (\IF_ID|IF_ID_Instruction\(18))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(15)))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~9_combout\);

-- Location: LCCOMB_X45_Y25_N10
\RegF0|READ_U_0|MUX1_32_1|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~10_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux16~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(15))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(15)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|READ_U_0|MUX1_32_1|Mux16~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux16~9_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~10_combout\);

-- Location: LCCOMB_X46_Y28_N14
\RegF0|READ_U_0|MUX1_32_1|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(15)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~2_combout\);

-- Location: LCCOMB_X45_Y28_N26
\RegF0|READ_U_0|MUX1_32_1|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux16~2_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(15)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~2_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(15))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(15),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux16~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~3_combout\);

-- Location: LCCOMB_X45_Y26_N18
\RegF0|READ_U_0|MUX1_32_1|Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux16~8_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux16~10_combout\) # ((!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~8_combout\ & 
-- (((\IF_ID|IF_ID_Instruction\(16) & \RegF0|READ_U_0|MUX1_32_1|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux16~8_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux16~10_combout\,
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux16~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~11_combout\);

-- Location: LCCOMB_X40_Y23_N10
\RegF0|READ_U_0|MUX1_32_1|Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~12_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(15))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(15),
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(15),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~12_combout\);

-- Location: LCCOMB_X41_Y23_N2
\RegF0|READ_U_0|MUX1_32_1|Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux16~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(15))) # (!\IF_ID|IF_ID_Instruction\(16)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux16~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(15),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(15),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~13_combout\);

-- Location: LCCOMB_X42_Y22_N14
\RegF0|READ_U_0|MUX1_32_1|Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux16~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(15),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux16~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~14_combout\);

-- Location: LCCOMB_X41_Y25_N0
\RegF0|READ_U_0|MUX1_32_1|Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux16~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(15)) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~14_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(15) & \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux16~14_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(15),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(15),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~15_combout\);

-- Location: LCCOMB_X45_Y26_N12
\RegF0|READ_U_0|MUX1_32_1|Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux16~11_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & 
-- (((!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & \RegF0|READ_U_0|MUX1_32_1|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux16~11_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux16~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~16_combout\);

-- Location: LCCOMB_X45_Y26_N20
\RegF0|READ_U_0|MUX1_32_1|Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux16~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux16~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux16~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux16~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux16~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux16~1_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux16~18_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux16~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux16~19_combout\);

-- Location: FF_X45_Y26_N21
\ID_EX|ID_EX_read_data_2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux16~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(15));

-- Location: LCCOMB_X31_Y30_N18
\Mux1_4to1|MUX2_2_1|Y[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[15]~30_combout\ = (\FWD_U|FWD_B[1]~1_combout\ & ((\FWD_U|FWD_B[1]~3_combout\ & (\EX_MEM|EX_MEM_ALU_result\(15))) # (!\FWD_U|FWD_B[1]~3_combout\ & ((\ID_EX|ID_EX_read_data_2\(15)))))) # (!\FWD_U|FWD_B[1]~1_combout\ & 
-- (((\ID_EX|ID_EX_read_data_2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(15),
	datab => \ID_EX|ID_EX_read_data_2\(15),
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \FWD_U|FWD_B[1]~3_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[15]~30_combout\);

-- Location: LCCOMB_X31_Y30_N24
\Mux1_4to1|MUX2_2_1|Y[15]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[15]~31_combout\ = (\FWD_U|FWD_B\(1) & (\Mux1_4to1|MUX2_2_1|Y[15]~30_combout\)) # (!\FWD_U|FWD_B\(1) & ((\FWD_U|FWD_B[0]~7_combout\ & ((\Mux4_2to1|Y[15]~15_combout\))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (\Mux1_4to1|MUX2_2_1|Y[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[15]~30_combout\,
	datab => \FWD_U|FWD_B\(1),
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[15]~15_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[15]~31_combout\);

-- Location: LCCOMB_X31_Y30_N14
\EX_MEM|EX_MEM_write_data~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~15_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Mux1_4to1|MUX2_2_1|Y[15]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[15]~31_combout\,
	combout => \EX_MEM|EX_MEM_write_data~15_combout\);

-- Location: FF_X31_Y30_N15
\EX_MEM|EX_MEM_write_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(15));

-- Location: LCCOMB_X37_Y32_N2
\Mux4_2to1|Y[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[14]~14_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(14)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(14),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(14),
	combout => \Mux4_2to1|Y[14]~14_combout\);

-- Location: LCCOMB_X37_Y32_N10
\Mux1_4to1|MUX2_2_1|Y[14]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[14]~29_combout\ = (\Mux1_4to1|MUX2_2_1|Y[14]~28_combout\) # ((!\FWD_U|FWD_B\(1) & (\FWD_U|FWD_B[0]~7_combout\ & \Mux4_2to1|Y[14]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B\(1),
	datab => \Mux1_4to1|MUX2_2_1|Y[14]~28_combout\,
	datac => \FWD_U|FWD_B[0]~7_combout\,
	datad => \Mux4_2to1|Y[14]~14_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[14]~29_combout\);

-- Location: LCCOMB_X37_Y32_N24
\Mux1_2to1|Y[14]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[14]~33_combout\ = (\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(14)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[14]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[14]~29_combout\,
	datab => \Control_U|ALUSrc~q\,
	datad => \ID_EX|ID_EX_extend_value\(14),
	combout => \Mux1_2to1|Y[14]~33_combout\);

-- Location: LCCOMB_X37_Y32_N14
\ALU_exc|ALU_result~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~31_combout\ = (\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\) # ((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(14))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[14]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(14),
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux0_4to1|MUX2_2_1|Y[14]~30_combout\,
	datad => \Mux1_4to1|MUX2_2_1|Y[14]~29_combout\,
	combout => \ALU_exc|ALU_result~31_combout\);

-- Location: LCCOMB_X37_Y32_N0
\ALU_exc|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux17~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~58_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~31_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \ALU_exc|ALU_result~31_combout\,
	datad => \ALU_exc|Add0~58_combout\,
	combout => \ALU_exc|Mux17~0_combout\);

-- Location: LCCOMB_X37_Y32_N26
\ALU_exc|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux17~1_combout\ = (\ALU_exc|Mux20~3_combout\ & (((\ALU_exc|Mux17~0_combout\)))) # (!\ALU_exc|Mux20~3_combout\ & ((\Mux1_2to1|Y[14]~33_combout\ & (\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ $ (\ALU_exc|Mux17~0_combout\))) # 
-- (!\Mux1_2to1|Y[14]~33_combout\ & (\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ & \ALU_exc|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~3_combout\,
	datab => \Mux1_2to1|Y[14]~33_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[14]~30_combout\,
	datad => \ALU_exc|Mux17~0_combout\,
	combout => \ALU_exc|Mux17~1_combout\);

-- Location: LCCOMB_X37_Y32_N30
\EX_MEM|EX_MEM_ALU_result~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~16_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \ALU_exc|Mux17~1_combout\,
	datad => \ALU_exc|Mux20~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~16_combout\);

-- Location: FF_X37_Y32_N31
\EX_MEM|EX_MEM_ALU_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(14));

-- Location: LCCOMB_X46_Y24_N2
\RegF0|READ_U_0|MUX1_32_1|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~7_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(14)) # ((\IF_ID|IF_ID_Instruction\(19))))) # (!\IF_ID|IF_ID_Instruction\(18) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(14) & !\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~7_combout\);

-- Location: LCCOMB_X45_Y24_N6
\RegF0|READ_U_0|MUX1_32_1|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~8_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux17~7_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(14)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(14) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux17~7_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~8_combout\);

-- Location: LCCOMB_X42_Y29_N22
\RegF0|READ_U_0|MUX1_32_1|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(14))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(14),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~0_combout\);

-- Location: LCCOMB_X43_Y31_N16
\RegF0|READ_U_0|MUX1_32_1|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(14))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(14)))))) # (!\IF_ID|IF_ID_Instruction\(19) & (((\RegF0|READ_U_0|MUX1_32_1|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux17~0_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~1_combout\);

-- Location: LCCOMB_X44_Y27_N2
\RegF0|READ_U_0|MUX1_32_1|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(14)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(14) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~4_combout\);

-- Location: LCCOMB_X45_Y27_N20
\RegF0|READ_U_0|MUX1_32_1|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~5_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(14)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(14))))) # (!\IF_ID|IF_ID_Instruction\(18) & (((\RegF0|READ_U_0|MUX1_32_1|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux17~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~5_combout\);

-- Location: LCCOMB_X45_Y23_N30
\RegF0|READ_U_0|MUX1_32_1|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~2_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(14))))) # (!\IF_ID|IF_ID_Instruction\(19) & (!\IF_ID|IF_ID_Instruction\(18) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(14),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~2_combout\);

-- Location: LCCOMB_X44_Y23_N26
\RegF0|READ_U_0|MUX1_32_1|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~3_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(14))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(14)))))) # (!\IF_ID|IF_ID_Instruction\(18) & (\RegF0|READ_U_0|MUX1_32_1|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux17~2_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(14),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~3_combout\);

-- Location: LCCOMB_X45_Y27_N28
\RegF0|READ_U_0|MUX1_32_1|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux17~3_combout\) # (\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux17~5_combout\ & 
-- ((!\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux17~5_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux17~3_combout\,
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~6_combout\);

-- Location: LCCOMB_X45_Y27_N2
\RegF0|READ_U_0|MUX1_32_1|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~9_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~6_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux17~8_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux17~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux17~8_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux17~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux17~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~9_combout\);

-- Location: LCCOMB_X39_Y31_N8
\RegF0|READ_U_0|MUX1_32_1|Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(14))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(14),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~17_combout\);

-- Location: LCCOMB_X38_Y31_N12
\RegF0|READ_U_0|MUX1_32_1|Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~18_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(14)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(14))))) # (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|READ_U_0|MUX1_32_1|Mux17~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux17~17_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(14),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~18_combout\);

-- Location: LCCOMB_X36_Y25_N26
\RegF0|READ_U_0|MUX1_32_1|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (\IF_ID|IF_ID_Instruction\(17))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(14)))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(14),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(14),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~10_combout\);

-- Location: LCCOMB_X35_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~11_combout\ = (\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(14)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(14))))) # (!\IF_ID|IF_ID_Instruction\(16) & (((\RegF0|READ_U_0|MUX1_32_1|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux17~10_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~11_combout\);

-- Location: LCCOMB_X40_Y22_N10
\RegF0|READ_U_0|MUX1_32_1|Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(14))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~12_combout\);

-- Location: LCCOMB_X43_Y22_N6
\RegF0|READ_U_0|MUX1_32_1|Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux17~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(14)) # (!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(14) & ((\IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux17~12_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(14),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~13_combout\);

-- Location: LCCOMB_X42_Y22_N28
\RegF0|READ_U_0|MUX1_32_1|Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux17~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(14)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux17~13_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~14_combout\);

-- Location: LCCOMB_X42_Y25_N4
\RegF0|READ_U_0|MUX1_32_1|Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(14))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(14)))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(14),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(14),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux17~14_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~15_combout\);

-- Location: LCCOMB_X38_Y24_N20
\RegF0|READ_U_0|MUX1_32_1|Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux17~11_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux17~11_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux17~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~16_combout\);

-- Location: LCCOMB_X38_Y32_N28
\RegF0|READ_U_0|MUX1_32_1|Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux17~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~16_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux17~18_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux17~16_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux17~9_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux17~9_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux17~18_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux17~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux17~19_combout\);

-- Location: LCCOMB_X38_Y32_N26
\ID_EX|ID_EX_read_data_2[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_read_data_2[14]~feeder_combout\ = \RegF0|READ_U_0|MUX1_32_1|Mux17~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux17~19_combout\,
	combout => \ID_EX|ID_EX_read_data_2[14]~feeder_combout\);

-- Location: FF_X38_Y32_N27
\ID_EX|ID_EX_read_data_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_read_data_2[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(14));

-- Location: LCCOMB_X37_Y32_N16
\Mux1_4to1|MUX2_2_1|Y[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[14]~28_combout\ = (\FWD_U|FWD_B\(1) & (\EX_MEM|EX_MEM_ALU_result\(14))) # (!\FWD_U|FWD_B\(1) & (((\ID_EX|ID_EX_read_data_2\(14) & !\FWD_U|FWD_B[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_ALU_result\(14),
	datab => \ID_EX|ID_EX_read_data_2\(14),
	datac => \FWD_U|FWD_B\(1),
	datad => \FWD_U|FWD_B[0]~7_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[14]~28_combout\);

-- Location: LCCOMB_X37_Y32_N12
\EX_MEM|EX_MEM_write_data~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_write_data~14_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\Mux1_4to1|MUX2_2_1|Y[14]~28_combout\) # ((\Mux4_2to1|Y[14]~14_combout\ & \FWD_U|FWD_B[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \Mux1_4to1|MUX2_2_1|Y[14]~28_combout\,
	datac => \Mux4_2to1|Y[14]~14_combout\,
	datad => \FWD_U|FWD_B[0]~9_combout\,
	combout => \EX_MEM|EX_MEM_write_data~14_combout\);

-- Location: FF_X37_Y32_N13
\EX_MEM|EX_MEM_write_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_write_data~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_write_data\(14));

-- Location: LCCOMB_X31_Y31_N24
\Mux4_2to1|Y[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[30]~30_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(30)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB|MEM_WB_ALU_result\(30),
	datac => \MEM_WB|MEM_WB_MemtoReg~q\,
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(30),
	combout => \Mux4_2to1|Y[30]~30_combout\);

-- Location: FF_X39_Y27_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(30));

-- Location: FF_X40_Y27_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(30));

-- Location: LCCOMB_X40_Y27_N28
\RegF0|READ_U_0|MUX1_32_1|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~17_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(30))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(30),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~17_combout\);

-- Location: FF_X36_Y31_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(30));

-- Location: FF_X40_Y31_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(30));

-- Location: LCCOMB_X40_Y31_N30
\RegF0|READ_U_0|MUX1_32_1|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~18_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux1~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(30)) # ((!\IF_ID|IF_ID_Instruction\(17))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(30) & \IF_ID|IF_ID_Instruction\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux1~17_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(30),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~18_combout\);

-- Location: FF_X40_Y29_N11
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(30));

-- Location: FF_X40_Y29_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(30));

-- Location: LCCOMB_X40_Y29_N10
\RegF0|READ_U_0|MUX1_32_1|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~0_combout\ = (\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(30))))) # (!\IF_ID|IF_ID_Instruction\(18) & (!\IF_ID|IF_ID_Instruction\(19) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~0_combout\);

-- Location: FF_X39_Y29_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(30));

-- Location: FF_X39_Y29_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(30));

-- Location: LCCOMB_X39_Y29_N16
\RegF0|READ_U_0|MUX1_32_1|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~1_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|READ_U_0|MUX1_32_1|Mux1~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(30)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(30))))) # (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|READ_U_0|MUX1_32_1|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux1~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~1_combout\);

-- Location: FF_X40_Y24_N5
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(30));

-- Location: FF_X40_Y24_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(30));

-- Location: LCCOMB_X40_Y24_N30
\RegF0|READ_U_0|MUX1_32_1|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~7_combout\ = (\IF_ID|IF_ID_Instruction\(19) & (((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & ((\IF_ID|IF_ID_Instruction\(18) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(30))) # 
-- (!\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(30),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~7_combout\);

-- Location: FF_X39_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(30));

-- Location: FF_X39_Y24_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(30));

-- Location: LCCOMB_X39_Y24_N26
\RegF0|READ_U_0|MUX1_32_1|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~8_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux1~7_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(30)) # (!\IF_ID|IF_ID_Instruction\(19))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~7_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(30) & ((\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux1~7_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(30),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~8_combout\);

-- Location: FF_X41_Y28_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(30));

-- Location: FF_X40_Y28_N15
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(30));

-- Location: FF_X40_Y28_N25
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(30));

-- Location: LCCOMB_X40_Y28_N24
\RegF0|READ_U_0|MUX1_32_1|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~4_combout\ = (\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(30)) # ((\IF_ID|IF_ID_Instruction\(18))))) # (!\IF_ID|IF_ID_Instruction\(19) & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(30) & !\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(19),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(30),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~4_combout\);

-- Location: FF_X41_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(30));

-- Location: LCCOMB_X41_Y28_N20
\RegF0|READ_U_0|MUX1_32_1|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~5_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux1~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(30)) # (!\IF_ID|IF_ID_Instruction\(18))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(30) & ((\IF_ID|IF_ID_Instruction\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(30),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux1~4_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(18),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~5_combout\);

-- Location: FF_X46_Y28_N7
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(30));

-- Location: FF_X46_Y28_N21
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(30));

-- Location: LCCOMB_X46_Y28_N6
\RegF0|READ_U_0|MUX1_32_1|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~2_combout\ = (\IF_ID|IF_ID_Instruction\(18) & (\IF_ID|IF_ID_Instruction\(19))) # (!\IF_ID|IF_ID_Instruction\(18) & ((\IF_ID|IF_ID_Instruction\(19) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(30)))) # 
-- (!\IF_ID|IF_ID_Instruction\(19) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(18),
	datab => \IF_ID|IF_ID_Instruction\(19),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~2_combout\);

-- Location: FF_X45_Y28_N19
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(30));

-- Location: FF_X45_Y28_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(30));

-- Location: LCCOMB_X45_Y28_N18
\RegF0|READ_U_0|MUX1_32_1|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~3_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux1~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(30))) # (!\IF_ID|IF_ID_Instruction\(18)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~2_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(18) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux1~2_combout\,
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~3_combout\);

-- Location: LCCOMB_X44_Y28_N24
\RegF0|READ_U_0|MUX1_32_1|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~6_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17)) # (\RegF0|READ_U_0|MUX1_32_1|Mux1~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(16) & (\RegF0|READ_U_0|MUX1_32_1|Mux1~5_combout\ & 
-- (!\IF_ID|IF_ID_Instruction\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux1~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(16),
	datac => \IF_ID|IF_ID_Instruction\(17),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux1~3_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~6_combout\);

-- Location: LCCOMB_X40_Y27_N30
\RegF0|READ_U_0|MUX1_32_1|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~9_combout\ = (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|READ_U_0|MUX1_32_1|Mux1~6_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux1~8_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~6_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux1~1_combout\)))) # (!\IF_ID|IF_ID_Instruction\(17) & (((\RegF0|READ_U_0|MUX1_32_1|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux1~1_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux1~8_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux1~6_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~9_combout\);

-- Location: FF_X34_Y24_N17
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(30));

-- Location: FF_X34_Y24_N23
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(30));

-- Location: LCCOMB_X34_Y24_N22
\RegF0|READ_U_0|MUX1_32_1|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~10_combout\ = (\IF_ID|IF_ID_Instruction\(16) & (((\IF_ID|IF_ID_Instruction\(17))))) # (!\IF_ID|IF_ID_Instruction\(16) & ((\IF_ID|IF_ID_Instruction\(17) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(30))) # 
-- (!\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(16),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(30),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(17),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~10_combout\);

-- Location: FF_X37_Y25_N9
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(30));

-- Location: FF_X37_Y25_N31
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(30));

-- Location: LCCOMB_X37_Y25_N30
\RegF0|READ_U_0|MUX1_32_1|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~11_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux1~10_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(30)) # (!\IF_ID|IF_ID_Instruction\(16))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~10_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(30) & ((\IF_ID|IF_ID_Instruction\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux1~10_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(30),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~11_combout\);

-- Location: FF_X39_Y23_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(30));

-- Location: FF_X42_Y22_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(30));

-- Location: FF_X40_Y22_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(30));

-- Location: FF_X40_Y22_N3
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(30));

-- Location: LCCOMB_X40_Y22_N2
\RegF0|READ_U_0|MUX1_32_1|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~12_combout\ = (\IF_ID|IF_ID_Instruction\(17) & (((\IF_ID|IF_ID_Instruction\(16))))) # (!\IF_ID|IF_ID_Instruction\(17) & ((\IF_ID|IF_ID_Instruction\(16) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(30))) # 
-- (!\IF_ID|IF_ID_Instruction\(16) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(17),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(30),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(16),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~12_combout\);

-- Location: FF_X41_Y22_N13
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(30));

-- Location: FF_X41_Y22_N27
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(30));

-- Location: LCCOMB_X41_Y22_N12
\RegF0|READ_U_0|MUX1_32_1|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~13_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux1~12_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(30))) # (!\IF_ID|IF_ID_Instruction\(17)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~12_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(17) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux1~12_combout\,
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~13_combout\);

-- Location: LCCOMB_X42_Y22_N2
\RegF0|READ_U_0|MUX1_32_1|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~14_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux1~13_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\ & 
-- (\RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~4_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~3_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(30),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux1~13_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~14_combout\);

-- Location: FF_X39_Y23_N29
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[30]~30_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(30));

-- Location: LCCOMB_X39_Y23_N28
\RegF0|READ_U_0|MUX1_32_1|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~15_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux1~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(30)) # ((!\RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~14_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(30) & \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(30),
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux1~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(30),
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux13~2_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~15_combout\);

-- Location: LCCOMB_X40_Y27_N24
\RegF0|READ_U_0|MUX1_32_1|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~16_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\) # ((\RegF0|READ_U_0|MUX1_32_1|Mux1~11_combout\)))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux13~1_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux1~11_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux1~15_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~16_combout\);

-- Location: LCCOMB_X40_Y27_N16
\RegF0|READ_U_0|MUX1_32_1|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX1_32_1|Mux1~19_combout\ = (\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & ((\RegF0|READ_U_0|MUX1_32_1|Mux1~16_combout\ & (\RegF0|READ_U_0|MUX1_32_1|Mux1~18_combout\)) # (!\RegF0|READ_U_0|MUX1_32_1|Mux1~16_combout\ & 
-- ((\RegF0|READ_U_0|MUX1_32_1|Mux1~9_combout\))))) # (!\RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\ & (((\RegF0|READ_U_0|MUX1_32_1|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX1_32_1|Mux1~18_combout\,
	datab => \RegF0|READ_U_0|MUX1_32_1|Mux13~0_combout\,
	datac => \RegF0|READ_U_0|MUX1_32_1|Mux1~9_combout\,
	datad => \RegF0|READ_U_0|MUX1_32_1|Mux1~16_combout\,
	combout => \RegF0|READ_U_0|MUX1_32_1|Mux1~19_combout\);

-- Location: FF_X40_Y27_N17
\ID_EX|ID_EX_read_data_2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX1_32_1|Mux1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_2\(30));

-- Location: LCCOMB_X31_Y31_N4
\Mux1_4to1|MUX2_2_1|Y[30]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[30]~60_combout\ = (\FWD_U|FWD_B[1]~3_combout\ & ((\FWD_U|FWD_B[1]~1_combout\ & ((\EX_MEM|EX_MEM_ALU_result\(30)))) # (!\FWD_U|FWD_B[1]~1_combout\ & (\ID_EX|ID_EX_read_data_2\(30))))) # (!\FWD_U|FWD_B[1]~3_combout\ & 
-- (\ID_EX|ID_EX_read_data_2\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[1]~3_combout\,
	datab => \ID_EX|ID_EX_read_data_2\(30),
	datac => \FWD_U|FWD_B[1]~1_combout\,
	datad => \EX_MEM|EX_MEM_ALU_result\(30),
	combout => \Mux1_4to1|MUX2_2_1|Y[30]~60_combout\);

-- Location: LCCOMB_X31_Y31_N2
\Mux1_4to1|MUX2_2_1|Y[30]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\ = (\FWD_U|FWD_B[0]~7_combout\ & ((\FWD_U|FWD_B\(1) & ((\Mux1_4to1|MUX2_2_1|Y[30]~60_combout\))) # (!\FWD_U|FWD_B\(1) & (\Mux4_2to1|Y[30]~30_combout\)))) # (!\FWD_U|FWD_B[0]~7_combout\ & 
-- (((\Mux1_4to1|MUX2_2_1|Y[30]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_B[0]~7_combout\,
	datab => \Mux4_2to1|Y[30]~30_combout\,
	datac => \Mux1_4to1|MUX2_2_1|Y[30]~60_combout\,
	datad => \FWD_U|FWD_B\(1),
	combout => \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\);

-- Location: LCCOMB_X31_Y31_N12
\Mux1_2to1|Y[30]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[30]~18_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[30]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\,
	combout => \Mux1_2to1|Y[30]~18_combout\);

-- Location: LCCOMB_X31_Y31_N8
\ALU_exc|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux1~7_combout\ = (\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ & (!\ALUctrl_0|ALU_Ctrl\(1) & (!\ALUctrl_0|ALU_Ctrl\(0) & \Mux1_2to1|Y[30]~18_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ & (!\Mux1_2to1|Y[30]~18_combout\ & 
-- ((\ALUctrl_0|ALU_Ctrl\(1)) # (\ALUctrl_0|ALU_Ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(1),
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datac => \Mux0_4to1|MUX2_2_1|Y[30]~62_combout\,
	datad => \Mux1_2to1|Y[30]~18_combout\,
	combout => \ALU_exc|Mux1~7_combout\);

-- Location: LCCOMB_X31_Y31_N30
\ALU_exc|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux1~6_combout\ = (\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\) # ((\Control_U|ALUSrc~q\ & ((\ID_EX|ID_EX_extend_value\(31)))) # (!\Control_U|ALUSrc~q\ & (\Mux1_4to1|MUX2_2_1|Y[30]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\,
	datab => \Control_U|ALUSrc~q\,
	datac => \Mux0_4to1|MUX2_2_1|Y[30]~62_combout\,
	datad => \ID_EX|ID_EX_extend_value\(31),
	combout => \ALU_exc|Mux1~6_combout\);

-- Location: LCCOMB_X31_Y31_N26
\ALU_exc|Add0~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~84_combout\ = \ALUctrl_0|ALU_Ctrl\(2) $ (((\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[30]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(2),
	datab => \ID_EX|ID_EX_extend_value\(31),
	datac => \Control_U|ALUSrc~q\,
	datad => \Mux1_4to1|MUX2_2_1|Y[30]~61_combout\,
	combout => \ALU_exc|Add0~84_combout\);

-- Location: LCCOMB_X36_Y31_N14
\ALU_exc|Add0~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~94_combout\ = (\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ & ((\ALU_exc|Add0~84_combout\ & (\ALU_exc|Add0~93\ & VCC)) # (!\ALU_exc|Add0~84_combout\ & (!\ALU_exc|Add0~93\)))) # (!\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ & ((\ALU_exc|Add0~84_combout\ & 
-- (!\ALU_exc|Add0~93\)) # (!\ALU_exc|Add0~84_combout\ & ((\ALU_exc|Add0~93\) # (GND)))))
-- \ALU_exc|Add0~95\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ & (!\ALU_exc|Add0~84_combout\ & !\ALU_exc|Add0~93\)) # (!\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ & ((!\ALU_exc|Add0~93\) # (!\ALU_exc|Add0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[30]~62_combout\,
	datab => \ALU_exc|Add0~84_combout\,
	datad => VCC,
	cin => \ALU_exc|Add0~93\,
	combout => \ALU_exc|Add0~94_combout\,
	cout => \ALU_exc|Add0~95\);

-- Location: LCCOMB_X31_Y31_N0
\ALU_exc|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux1~4_combout\ = (\ALU_exc|Mux20~0_combout\ & ((!\ALU_exc|Add0~94_combout\) # (!\ALU_exc|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~1_combout\,
	datab => \ALU_exc|Mux20~0_combout\,
	datad => \ALU_exc|Add0~94_combout\,
	combout => \ALU_exc|Mux1~4_combout\);

-- Location: LCCOMB_X31_Y31_N10
\ALU_exc|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux1~5_combout\ = (\ALU_exc|Mux1~6_combout\ & (\ALU_exc|Mux20~1_combout\ $ (\ALU_exc|Mux1~7_combout\ $ (\ALU_exc|Mux1~4_combout\)))) # (!\ALU_exc|Mux1~6_combout\ & (\ALU_exc|Mux20~1_combout\ & (\ALU_exc|Mux1~7_combout\ & 
-- !\ALU_exc|Mux1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~1_combout\,
	datab => \ALU_exc|Mux1~7_combout\,
	datac => \ALU_exc|Mux1~6_combout\,
	datad => \ALU_exc|Mux1~4_combout\,
	combout => \ALU_exc|Mux1~5_combout\);

-- Location: LCCOMB_X35_Y29_N12
\EX_MEM|EX_MEM_ALU_result~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~32_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux1~5_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~32_combout\);

-- Location: FF_X35_Y29_N13
\EX_MEM|EX_MEM_ALU_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(30));

-- Location: LCCOMB_X40_Y24_N4
\RegF0|READ_U_0|MUX0_32_1|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(30)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(30),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~7_combout\);

-- Location: LCCOMB_X39_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(30))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(30)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(30),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(30),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux1~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~8_combout\);

-- Location: LCCOMB_X40_Y29_N28
\RegF0|READ_U_0|MUX0_32_1|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~0_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(30))))) # (!\IF_ID|IF_ID_Instruction\(23) & (!\IF_ID|IF_ID_Instruction\(24) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~0_combout\);

-- Location: LCCOMB_X39_Y29_N18
\RegF0|READ_U_0|MUX0_32_1|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~1_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~0_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(30))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~0_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(30)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (\RegF0|READ_U_0|MUX0_32_1|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux1~0_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~1_combout\);

-- Location: LCCOMB_X40_Y28_N14
\RegF0|READ_U_0|MUX0_32_1|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23)) # ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(30))))) # (!\IF_ID|IF_ID_Instruction\(24) & (!\IF_ID|IF_ID_Instruction\(23) & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~4_combout\);

-- Location: LCCOMB_X41_Y28_N22
\RegF0|READ_U_0|MUX0_32_1|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux1~4_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(30))) # (!\IF_ID|IF_ID_Instruction\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~4_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux1~4_combout\,
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~5_combout\);

-- Location: LCCOMB_X46_Y28_N20
\RegF0|READ_U_0|MUX0_32_1|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(30)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(30) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(30),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~2_combout\);

-- Location: LCCOMB_X45_Y28_N12
\RegF0|READ_U_0|MUX0_32_1|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~3_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux1~2_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(30))) # (!\IF_ID|IF_ID_Instruction\(23)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~2_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux1~2_combout\,
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~3_combout\);

-- Location: LCCOMB_X41_Y31_N28
\RegF0|READ_U_0|MUX0_32_1|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~6_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~3_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux1~5_combout\,
	datac => \IF_ID|IF_ID_Instruction\(21),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux1~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~6_combout\);

-- Location: LCCOMB_X40_Y31_N12
\RegF0|READ_U_0|MUX0_32_1|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux1~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux1~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux1~8_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux1~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux1~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~9_combout\);

-- Location: LCCOMB_X39_Y27_N16
\RegF0|READ_U_0|MUX0_32_1|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(30)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(30) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(30),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~17_combout\);

-- Location: LCCOMB_X40_Y31_N28
\RegF0|READ_U_0|MUX0_32_1|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux1~17_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(30)) # (!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~17_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(30) & ((\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(30),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(30),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux1~17_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~18_combout\);

-- Location: LCCOMB_X34_Y24_N16
\RegF0|READ_U_0|MUX0_32_1|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(30)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(30),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~10_combout\);

-- Location: LCCOMB_X37_Y25_N8
\RegF0|READ_U_0|MUX0_32_1|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~10_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(30))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~10_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(30)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(30),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(30),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux1~10_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~11_combout\);

-- Location: LCCOMB_X40_Y22_N0
\RegF0|READ_U_0|MUX0_32_1|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(30)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(30) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(30),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(30),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~12_combout\);

-- Location: LCCOMB_X41_Y22_N26
\RegF0|READ_U_0|MUX0_32_1|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(30)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~12_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(30))))) # (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux1~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~13_combout\);

-- Location: LCCOMB_X41_Y22_N6
\RegF0|READ_U_0|MUX0_32_1|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux1~13_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux1~13_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~14_combout\);

-- Location: LCCOMB_X39_Y23_N26
\RegF0|READ_U_0|MUX0_32_1|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~14_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(30))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~14_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(30)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux1~14_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(30),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(30),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~15_combout\);

-- Location: LCCOMB_X41_Y27_N0
\RegF0|READ_U_0|MUX0_32_1|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~11_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (((\RegF0|READ_U_0|MUX0_32_1|Mux1~15_combout\ & !\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux1~11_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux1~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~16_combout\);

-- Location: LCCOMB_X40_Y31_N16
\RegF0|READ_U_0|MUX0_32_1|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux1~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux1~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux1~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux1~9_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux1~9_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux1~18_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux1~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux1~19_combout\);

-- Location: FF_X40_Y31_N17
\ID_EX|ID_EX_read_data_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(30));

-- Location: LCCOMB_X31_Y31_N20
\Mux0_4to1|MUX2_2_1|Y[30]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[30]~61_combout\ = (\FWD_U|FWD_A\(1) & (\EX_MEM|EX_MEM_ALU_result\(30))) # (!\FWD_U|FWD_A\(1) & ((\ID_EX|ID_EX_read_data_1\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_ALU_result\(30),
	datac => \FWD_U|FWD_A\(1),
	datad => \ID_EX|ID_EX_read_data_1\(30),
	combout => \Mux0_4to1|MUX2_2_1|Y[30]~61_combout\);

-- Location: LCCOMB_X31_Y31_N14
\Mux0_4to1|MUX2_2_1|Y[30]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ = (\FWD_U|FWD_A[0]~7_combout\ & ((\FWD_U|FWD_A\(1) & (\Mux0_4to1|MUX2_2_1|Y[30]~61_combout\)) # (!\FWD_U|FWD_A\(1) & ((\Mux4_2to1|Y[30]~30_combout\))))) # (!\FWD_U|FWD_A[0]~7_combout\ & 
-- (\Mux0_4to1|MUX2_2_1|Y[30]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A[0]~7_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[30]~61_combout\,
	datac => \FWD_U|FWD_A\(1),
	datad => \Mux4_2to1|Y[30]~30_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[30]~62_combout\);

-- Location: LCCOMB_X36_Y31_N16
\ALU_exc|Add0~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Add0~97_combout\ = \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\ $ (\ALU_exc|Add0~95\ $ (!\ALU_exc|Add0~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\,
	datad => \ALU_exc|Add0~96_combout\,
	cin => \ALU_exc|Add0~95\,
	combout => \ALU_exc|Add0~97_combout\);

-- Location: LCCOMB_X36_Y31_N24
\ALU_exc|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux0~4_combout\ = (\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~97_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\Mux0_4to1|MUX2_2_1|Y[31]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\,
	datac => \ALU_exc|Mux20~1_combout\,
	datad => \ALU_exc|Add0~97_combout\,
	combout => \ALU_exc|Mux0~4_combout\);

-- Location: LCCOMB_X36_Y31_N26
\ALU_exc|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux0~5_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux0~4_combout\) # ((!\ALU_exc|Mux20~1_combout\ & \Mux1_2to1|Y[31]~17_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (\ALU_exc|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~0_combout\,
	datab => \ALU_exc|Mux20~1_combout\,
	datac => \Mux1_2to1|Y[31]~17_combout\,
	datad => \ALU_exc|Mux0~4_combout\,
	combout => \ALU_exc|Mux0~5_combout\);

-- Location: LCCOMB_X36_Y31_N28
\ALU_exc|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux0~6_combout\ = (\ALU_exc|Mux0~7_combout\ & (\Mux1_2to1|Y[31]~17_combout\ $ (\ALU_exc|Mux0~5_combout\))) # (!\ALU_exc|Mux0~7_combout\ & (\Mux1_2to1|Y[31]~17_combout\ & \ALU_exc|Mux0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux0~7_combout\,
	datab => \Mux1_2to1|Y[31]~17_combout\,
	datac => \ALU_exc|Mux0~5_combout\,
	combout => \ALU_exc|Mux0~6_combout\);

-- Location: LCCOMB_X35_Y29_N26
\EX_MEM|EX_MEM_ALU_result~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~33_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux0~6_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~33_combout\);

-- Location: FF_X35_Y29_N27
\EX_MEM|EX_MEM_ALU_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(31));

-- Location: FF_X31_Y30_N3
\MEM_WB|MEM_WB_ALU_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(31));

-- Location: LCCOMB_X31_Y30_N2
\Mux4_2to1|Y[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[31]~31_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(31)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_MemtoReg~q\,
	datac => \MEM_WB|MEM_WB_ALU_result\(31),
	datad => \DataMEM0|altsyncram_component|auto_generated|q_a\(31),
	combout => \Mux4_2to1|Y[31]~31_combout\);

-- Location: LCCOMB_X35_Y25_N12
\RegF0|READ_U_0|MUX0_32_1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~0_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & ((\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(31)))) # 
-- (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~0_combout\);

-- Location: LCCOMB_X35_Y25_N14
\RegF0|READ_U_0|MUX0_32_1|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~1_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux0~0_combout\ & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(31))) # (!\IF_ID|IF_ID_Instruction\(22)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~0_combout\ & 
-- (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux0~0_combout\,
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(31),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(31),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~1_combout\);

-- Location: LCCOMB_X37_Y27_N24
\RegF0|READ_U_0|MUX0_32_1|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~17_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(31)) # (\IF_ID|IF_ID_Instruction\(21))))) # (!\IF_ID|IF_ID_Instruction\(22) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(31) & ((!\IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(22),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~17_combout\);

-- Location: LCCOMB_X39_Y27_N30
\RegF0|READ_U_0|MUX0_32_1|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~18_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~17_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(31))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~17_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(31)))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux0~17_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(31),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~18_combout\);

-- Location: LCCOMB_X40_Y24_N28
\RegF0|READ_U_0|MUX0_32_1|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~9_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(31)) # (\IF_ID|IF_ID_Instruction\(24))))) # (!\IF_ID|IF_ID_Instruction\(23) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(31) & ((!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~9_combout\);

-- Location: LCCOMB_X39_Y24_N4
\RegF0|READ_U_0|MUX0_32_1|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~10_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~9_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(31))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~9_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(31)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(31),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux0~9_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~10_combout\);

-- Location: LCCOMB_X40_Y25_N0
\RegF0|READ_U_0|MUX0_32_1|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~2_combout\ = (\IF_ID|IF_ID_Instruction\(23) & (\IF_ID|IF_ID_Instruction\(24))) # (!\IF_ID|IF_ID_Instruction\(23) & ((\IF_ID|IF_ID_Instruction\(24) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(31))) # 
-- (!\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(23),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(31),
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(31),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~2_combout\);

-- Location: LCCOMB_X39_Y25_N20
\RegF0|READ_U_0|MUX0_32_1|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(31))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(31)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(31),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux0~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~3_combout\);

-- Location: LCCOMB_X42_Y28_N12
\RegF0|READ_U_0|MUX0_32_1|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~6_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(31)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(31) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~6_combout\);

-- Location: LCCOMB_X39_Y28_N12
\RegF0|READ_U_0|MUX0_32_1|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~7_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux0~6_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(31)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~6_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(31) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux0~6_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~7_combout\);

-- Location: LCCOMB_X40_Y29_N24
\RegF0|READ_U_0|MUX0_32_1|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(31)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~4_combout\);

-- Location: LCCOMB_X41_Y29_N8
\RegF0|READ_U_0|MUX0_32_1|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~5_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~4_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(31))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(31)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(31),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux0~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~5_combout\);

-- Location: LCCOMB_X39_Y28_N16
\RegF0|READ_U_0|MUX0_32_1|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~8_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~5_combout\))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|READ_U_0|MUX0_32_1|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux0~7_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux0~5_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~8_combout\);

-- Location: LCCOMB_X39_Y28_N30
\RegF0|READ_U_0|MUX0_32_1|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~11_combout\ = (\IF_ID|IF_ID_Instruction\(21) & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~8_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux0~10_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~8_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux0~3_combout\))))) # (!\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|READ_U_0|MUX0_32_1|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux0~10_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux0~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux0~8_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~11_combout\);

-- Location: LCCOMB_X40_Y23_N4
\RegF0|READ_U_0|MUX0_32_1|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(31)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(31),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~12_combout\);

-- Location: LCCOMB_X41_Y23_N8
\RegF0|READ_U_0|MUX0_32_1|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~13_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux0~12_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(31)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~12_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(31) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(31),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux0~12_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(31),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~13_combout\);

-- Location: LCCOMB_X43_Y23_N26
\RegF0|READ_U_0|MUX0_32_1|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux0~13_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(31)))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux0~13_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	datad => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(31),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~14_combout\);

-- Location: LCCOMB_X39_Y23_N10
\RegF0|READ_U_0|MUX0_32_1|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(31)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(31))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(31),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(31),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux0~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~15_combout\);

-- Location: LCCOMB_X39_Y27_N18
\RegF0|READ_U_0|MUX0_32_1|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux0~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & 
-- (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux0~11_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux0~15_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~16_combout\);

-- Location: LCCOMB_X39_Y27_N6
\RegF0|READ_U_0|MUX0_32_1|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux0~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~16_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux0~18_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux0~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux0~1_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux0~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux0~18_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux0~16_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux0~19_combout\);

-- Location: FF_X39_Y27_N7
\ID_EX|ID_EX_read_data_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(31));

-- Location: LCCOMB_X31_Y30_N22
\Mux0_4to1|MUX2_2_1|Y[31]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[31]~63_combout\ = (\FWD_U|FWD_A\(1) & (((\EX_MEM|EX_MEM_ALU_result\(31))))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(31) & (!\FWD_U|FWD_A[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_1\(31),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \EX_MEM|EX_MEM_ALU_result\(31),
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[31]~63_combout\);

-- Location: LCCOMB_X31_Y30_N0
\Mux0_4to1|MUX2_2_1|Y[31]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\ = (\Mux0_4to1|MUX2_2_1|Y[31]~63_combout\) # ((\Mux4_2to1|Y[31]~31_combout\ & \FWD_U|FWD_A[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux4_2to1|Y[31]~31_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[31]~63_combout\,
	datad => \FWD_U|FWD_A[0]~8_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\);

-- Location: LCCOMB_X35_Y27_N12
\Mux1_2to1|Y[24]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_2to1|Y[24]~23_combout\ = (\Control_U|ALUSrc~q\ & (\ID_EX|ID_EX_extend_value\(31))) # (!\Control_U|ALUSrc~q\ & ((\Mux1_4to1|MUX2_2_1|Y[24]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|ALUSrc~q\,
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => \Mux1_4to1|MUX2_2_1|Y[24]~49_combout\,
	combout => \Mux1_2to1|Y[24]~23_combout\);

-- Location: LCCOMB_X34_Y30_N0
\ALU_exc|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~1_cout\ = CARRY((\Mux1_2to1|Y[0]~15_combout\ & !\Mux0_4to1|MUX2_2_1|Y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[0]~15_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[0]~2_combout\,
	datad => VCC,
	cout => \ALU_exc|LessThan0~1_cout\);

-- Location: LCCOMB_X34_Y30_N2
\ALU_exc|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~3_cout\ = CARRY((\Mux1_2to1|Y[1]~1_combout\ & (\Mux0_4to1|MUX2_2_1|Y[1]~4_combout\ & !\ALU_exc|LessThan0~1_cout\)) # (!\Mux1_2to1|Y[1]~1_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[1]~4_combout\) # (!\ALU_exc|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[1]~1_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[1]~4_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~1_cout\,
	cout => \ALU_exc|LessThan0~3_cout\);

-- Location: LCCOMB_X34_Y30_N4
\ALU_exc|LessThan0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~5_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ & (\Mux1_2to1|Y[2]~2_combout\ & !\ALU_exc|LessThan0~3_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[2]~6_combout\ & ((\Mux1_2to1|Y[2]~2_combout\) # (!\ALU_exc|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[2]~6_combout\,
	datab => \Mux1_2to1|Y[2]~2_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~3_cout\,
	cout => \ALU_exc|LessThan0~5_cout\);

-- Location: LCCOMB_X34_Y30_N6
\ALU_exc|LessThan0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~7_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ & ((!\ALU_exc|LessThan0~5_cout\) # (!\Mux1_2to1|Y[3]~3_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[3]~8_combout\ & (!\Mux1_2to1|Y[3]~3_combout\ & !\ALU_exc|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[3]~8_combout\,
	datab => \Mux1_2to1|Y[3]~3_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~5_cout\,
	cout => \ALU_exc|LessThan0~7_cout\);

-- Location: LCCOMB_X34_Y30_N8
\ALU_exc|LessThan0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~9_cout\ = CARRY((\Mux1_2to1|Y[4]~12_combout\ & ((!\ALU_exc|LessThan0~7_cout\) # (!\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\))) # (!\Mux1_2to1|Y[4]~12_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[4]~10_combout\ & !\ALU_exc|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[4]~12_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[4]~10_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~7_cout\,
	cout => \ALU_exc|LessThan0~9_cout\);

-- Location: LCCOMB_X34_Y30_N10
\ALU_exc|LessThan0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~11_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[5]~12_combout\ & ((!\ALU_exc|LessThan0~9_cout\) # (!\Mux1_2to1|Y[5]~14_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[5]~12_combout\ & (!\Mux1_2to1|Y[5]~14_combout\ & !\ALU_exc|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[5]~12_combout\,
	datab => \Mux1_2to1|Y[5]~14_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~9_cout\,
	cout => \ALU_exc|LessThan0~11_cout\);

-- Location: LCCOMB_X34_Y30_N12
\ALU_exc|LessThan0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~13_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & (\Mux1_2to1|Y[6]~10_combout\ & !\ALU_exc|LessThan0~11_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[6]~14_combout\ & ((\Mux1_2to1|Y[6]~10_combout\) # (!\ALU_exc|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[6]~14_combout\,
	datab => \Mux1_2to1|Y[6]~10_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~11_cout\,
	cout => \ALU_exc|LessThan0~13_cout\);

-- Location: LCCOMB_X34_Y30_N14
\ALU_exc|LessThan0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~15_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ & ((!\ALU_exc|LessThan0~13_cout\) # (!\Mux1_2to1|Y[7]~5_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[7]~16_combout\ & (!\Mux1_2to1|Y[7]~5_combout\ & !\ALU_exc|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[7]~16_combout\,
	datab => \Mux1_2to1|Y[7]~5_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~13_cout\,
	cout => \ALU_exc|LessThan0~15_cout\);

-- Location: LCCOMB_X34_Y30_N16
\ALU_exc|LessThan0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~17_cout\ = CARRY((\Mux1_2to1|Y[8]~6_combout\ & ((!\ALU_exc|LessThan0~15_cout\) # (!\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\))) # (!\Mux1_2to1|Y[8]~6_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[8]~18_combout\ & !\ALU_exc|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[8]~6_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[8]~18_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~15_cout\,
	cout => \ALU_exc|LessThan0~17_cout\);

-- Location: LCCOMB_X34_Y30_N18
\ALU_exc|LessThan0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~19_cout\ = CARRY((\Mux1_2to1|Y[9]~8_combout\ & (\Mux0_4to1|MUX2_2_1|Y[9]~20_combout\ & !\ALU_exc|LessThan0~17_cout\)) # (!\Mux1_2to1|Y[9]~8_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[9]~20_combout\) # (!\ALU_exc|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[9]~8_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[9]~20_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~17_cout\,
	cout => \ALU_exc|LessThan0~19_cout\);

-- Location: LCCOMB_X34_Y30_N20
\ALU_exc|LessThan0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~21_cout\ = CARRY((\Mux1_2to1|Y[10]~37_combout\ & ((!\ALU_exc|LessThan0~19_cout\) # (!\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\))) # (!\Mux1_2to1|Y[10]~37_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[10]~22_combout\ & !\ALU_exc|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[10]~37_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[10]~22_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~19_cout\,
	cout => \ALU_exc|LessThan0~21_cout\);

-- Location: LCCOMB_X34_Y30_N22
\ALU_exc|LessThan0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~23_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ & ((!\ALU_exc|LessThan0~21_cout\) # (!\Mux1_2to1|Y[11]~0_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[11]~24_combout\ & (!\Mux1_2to1|Y[11]~0_combout\ & !\ALU_exc|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[11]~24_combout\,
	datab => \Mux1_2to1|Y[11]~0_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~21_cout\,
	cout => \ALU_exc|LessThan0~23_cout\);

-- Location: LCCOMB_X34_Y30_N24
\ALU_exc|LessThan0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~25_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ & (\Mux1_2to1|Y[12]~35_combout\ & !\ALU_exc|LessThan0~23_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[12]~26_combout\ & ((\Mux1_2to1|Y[12]~35_combout\) # (!\ALU_exc|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[12]~26_combout\,
	datab => \Mux1_2to1|Y[12]~35_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~23_cout\,
	cout => \ALU_exc|LessThan0~25_cout\);

-- Location: LCCOMB_X34_Y30_N26
\ALU_exc|LessThan0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~27_cout\ = CARRY((\Mux1_2to1|Y[13]~34_combout\ & (\Mux0_4to1|MUX2_2_1|Y[13]~28_combout\ & !\ALU_exc|LessThan0~25_cout\)) # (!\Mux1_2to1|Y[13]~34_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[13]~28_combout\) # (!\ALU_exc|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[13]~34_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[13]~28_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~25_cout\,
	cout => \ALU_exc|LessThan0~27_cout\);

-- Location: LCCOMB_X34_Y30_N28
\ALU_exc|LessThan0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~29_cout\ = CARRY((\Mux1_2to1|Y[14]~33_combout\ & ((!\ALU_exc|LessThan0~27_cout\) # (!\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\))) # (!\Mux1_2to1|Y[14]~33_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[14]~30_combout\ & !\ALU_exc|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[14]~33_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[14]~30_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~27_cout\,
	cout => \ALU_exc|LessThan0~29_cout\);

-- Location: LCCOMB_X34_Y30_N30
\ALU_exc|LessThan0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~31_cout\ = CARRY((\Mux1_2to1|Y[15]~32_combout\ & (\Mux0_4to1|MUX2_2_1|Y[15]~32_combout\ & !\ALU_exc|LessThan0~29_cout\)) # (!\Mux1_2to1|Y[15]~32_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[15]~32_combout\) # (!\ALU_exc|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[15]~32_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[15]~32_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~29_cout\,
	cout => \ALU_exc|LessThan0~31_cout\);

-- Location: LCCOMB_X34_Y29_N0
\ALU_exc|LessThan0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~33_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ & (\Mux1_2to1|Y[16]~31_combout\ & !\ALU_exc|LessThan0~31_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[16]~34_combout\ & ((\Mux1_2to1|Y[16]~31_combout\) # (!\ALU_exc|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[16]~34_combout\,
	datab => \Mux1_2to1|Y[16]~31_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~31_cout\,
	cout => \ALU_exc|LessThan0~33_cout\);

-- Location: LCCOMB_X34_Y29_N2
\ALU_exc|LessThan0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~35_cout\ = CARRY((\Mux1_2to1|Y[17]~30_combout\ & (\Mux0_4to1|MUX2_2_1|Y[17]~36_combout\ & !\ALU_exc|LessThan0~33_cout\)) # (!\Mux1_2to1|Y[17]~30_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[17]~36_combout\) # (!\ALU_exc|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[17]~30_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[17]~36_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~33_cout\,
	cout => \ALU_exc|LessThan0~35_cout\);

-- Location: LCCOMB_X34_Y29_N4
\ALU_exc|LessThan0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~37_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & (\Mux1_2to1|Y[18]~29_combout\ & !\ALU_exc|LessThan0~35_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[18]~38_combout\ & ((\Mux1_2to1|Y[18]~29_combout\) # (!\ALU_exc|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[18]~38_combout\,
	datab => \Mux1_2to1|Y[18]~29_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~35_cout\,
	cout => \ALU_exc|LessThan0~37_cout\);

-- Location: LCCOMB_X34_Y29_N6
\ALU_exc|LessThan0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~39_cout\ = CARRY((\Mux1_2to1|Y[19]~28_combout\ & (\Mux0_4to1|MUX2_2_1|Y[19]~40_combout\ & !\ALU_exc|LessThan0~37_cout\)) # (!\Mux1_2to1|Y[19]~28_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[19]~40_combout\) # (!\ALU_exc|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[19]~28_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[19]~40_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~37_cout\,
	cout => \ALU_exc|LessThan0~39_cout\);

-- Location: LCCOMB_X34_Y29_N8
\ALU_exc|LessThan0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~41_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ & (\Mux1_2to1|Y[20]~27_combout\ & !\ALU_exc|LessThan0~39_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[20]~42_combout\ & ((\Mux1_2to1|Y[20]~27_combout\) # (!\ALU_exc|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[20]~42_combout\,
	datab => \Mux1_2to1|Y[20]~27_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~39_cout\,
	cout => \ALU_exc|LessThan0~41_cout\);

-- Location: LCCOMB_X34_Y29_N10
\ALU_exc|LessThan0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~43_cout\ = CARRY((\Mux1_2to1|Y[21]~26_combout\ & (\Mux0_4to1|MUX2_2_1|Y[21]~44_combout\ & !\ALU_exc|LessThan0~41_cout\)) # (!\Mux1_2to1|Y[21]~26_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[21]~44_combout\) # (!\ALU_exc|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[21]~26_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[21]~44_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~41_cout\,
	cout => \ALU_exc|LessThan0~43_cout\);

-- Location: LCCOMB_X34_Y29_N12
\ALU_exc|LessThan0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~45_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & (\Mux1_2to1|Y[22]~25_combout\ & !\ALU_exc|LessThan0~43_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[22]~46_combout\ & ((\Mux1_2to1|Y[22]~25_combout\) # (!\ALU_exc|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[22]~46_combout\,
	datab => \Mux1_2to1|Y[22]~25_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~43_cout\,
	cout => \ALU_exc|LessThan0~45_cout\);

-- Location: LCCOMB_X34_Y29_N14
\ALU_exc|LessThan0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~47_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[23]~48_combout\ & ((!\ALU_exc|LessThan0~45_cout\) # (!\Mux1_2to1|Y[23]~24_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[23]~48_combout\ & (!\Mux1_2to1|Y[23]~24_combout\ & !\ALU_exc|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[23]~48_combout\,
	datab => \Mux1_2to1|Y[23]~24_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~45_cout\,
	cout => \ALU_exc|LessThan0~47_cout\);

-- Location: LCCOMB_X34_Y29_N16
\ALU_exc|LessThan0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~49_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ & (\Mux1_2to1|Y[24]~23_combout\ & !\ALU_exc|LessThan0~47_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ & ((\Mux1_2to1|Y[24]~23_combout\) # (!\ALU_exc|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[24]~50_combout\,
	datab => \Mux1_2to1|Y[24]~23_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~47_cout\,
	cout => \ALU_exc|LessThan0~49_cout\);

-- Location: LCCOMB_X34_Y29_N18
\ALU_exc|LessThan0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~51_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[25]~52_combout\ & ((!\ALU_exc|LessThan0~49_cout\) # (!\Mux1_2to1|Y[25]~22_combout\))) # (!\Mux0_4to1|MUX2_2_1|Y[25]~52_combout\ & (!\Mux1_2to1|Y[25]~22_combout\ & !\ALU_exc|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[25]~52_combout\,
	datab => \Mux1_2to1|Y[25]~22_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~49_cout\,
	cout => \ALU_exc|LessThan0~51_cout\);

-- Location: LCCOMB_X34_Y29_N20
\ALU_exc|LessThan0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~53_cout\ = CARRY((\Mux1_2to1|Y[26]~16_combout\ & ((!\ALU_exc|LessThan0~51_cout\) # (!\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\))) # (!\Mux1_2to1|Y[26]~16_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[26]~54_combout\ & !\ALU_exc|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[26]~16_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[26]~54_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~51_cout\,
	cout => \ALU_exc|LessThan0~53_cout\);

-- Location: LCCOMB_X34_Y29_N22
\ALU_exc|LessThan0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~55_cout\ = CARRY((\Mux1_2to1|Y[27]~21_combout\ & (\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\ & !\ALU_exc|LessThan0~53_cout\)) # (!\Mux1_2to1|Y[27]~21_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[27]~56_combout\) # (!\ALU_exc|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[27]~21_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[27]~56_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~53_cout\,
	cout => \ALU_exc|LessThan0~55_cout\);

-- Location: LCCOMB_X34_Y29_N24
\ALU_exc|LessThan0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~57_cout\ = CARRY((\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ & (\Mux1_2to1|Y[28]~20_combout\ & !\ALU_exc|LessThan0~55_cout\)) # (!\Mux0_4to1|MUX2_2_1|Y[28]~58_combout\ & ((\Mux1_2to1|Y[28]~20_combout\) # (!\ALU_exc|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[28]~58_combout\,
	datab => \Mux1_2to1|Y[28]~20_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~55_cout\,
	cout => \ALU_exc|LessThan0~57_cout\);

-- Location: LCCOMB_X34_Y29_N26
\ALU_exc|LessThan0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~59_cout\ = CARRY((\Mux1_2to1|Y[29]~19_combout\ & (\Mux0_4to1|MUX2_2_1|Y[29]~60_combout\ & !\ALU_exc|LessThan0~57_cout\)) # (!\Mux1_2to1|Y[29]~19_combout\ & ((\Mux0_4to1|MUX2_2_1|Y[29]~60_combout\) # (!\ALU_exc|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[29]~19_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[29]~60_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~57_cout\,
	cout => \ALU_exc|LessThan0~59_cout\);

-- Location: LCCOMB_X34_Y29_N28
\ALU_exc|LessThan0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~61_cout\ = CARRY((\Mux1_2to1|Y[30]~18_combout\ & ((!\ALU_exc|LessThan0~59_cout\) # (!\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\))) # (!\Mux1_2to1|Y[30]~18_combout\ & (!\Mux0_4to1|MUX2_2_1|Y[30]~62_combout\ & !\ALU_exc|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_2to1|Y[30]~18_combout\,
	datab => \Mux0_4to1|MUX2_2_1|Y[30]~62_combout\,
	datad => VCC,
	cin => \ALU_exc|LessThan0~59_cout\,
	cout => \ALU_exc|LessThan0~61_cout\);

-- Location: LCCOMB_X34_Y29_N30
\ALU_exc|LessThan0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|LessThan0~62_combout\ = (\Mux0_4to1|MUX2_2_1|Y[31]~64_combout\ & (\ALU_exc|LessThan0~61_cout\ & \Mux1_2to1|Y[31]~17_combout\)) # (!\Mux0_4to1|MUX2_2_1|Y[31]~64_combout\ & ((\ALU_exc|LessThan0~61_cout\) # (\Mux1_2to1|Y[31]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[31]~64_combout\,
	datad => \Mux1_2to1|Y[31]~17_combout\,
	cin => \ALU_exc|LessThan0~61_cout\,
	combout => \ALU_exc|LessThan0~62_combout\);

-- Location: LCCOMB_X35_Y29_N4
\ALU_exc|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux20~6_combout\ = (\ALUctrl_0|ALU_Ctrl\(0) & (\ALUctrl_0|ALU_Ctrl\(1) & (\ALUctrl_0|ALU_Ctrl\(2) & \ALU_exc|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(0),
	datab => \ALUctrl_0|ALU_Ctrl\(1),
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \ALU_exc|LessThan0~62_combout\,
	combout => \ALU_exc|Mux20~6_combout\);

-- Location: LCCOMB_X34_Y27_N14
\EX_MEM|EX_MEM_ALU_result~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_ALU_result~26_combout\ = (!\HDU1|Stall_Flush~0_combout\ & ((\ALU_exc|Mux20~6_combout\) # ((!\ALU_exc|Mux20~5_combout\ & \ALU_exc|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux7~1_combout\,
	combout => \EX_MEM|EX_MEM_ALU_result~26_combout\);

-- Location: FF_X34_Y27_N15
\EX_MEM|EX_MEM_ALU_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_ALU_result~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_ALU_result\(24));

-- Location: FF_X34_Y27_N31
\MEM_WB|MEM_WB_ALU_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \EX_MEM|EX_MEM_ALU_result\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|MEM_WB_ALU_result\(24));

-- Location: LCCOMB_X34_Y27_N24
\Mux4_2to1|Y[24]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4_2to1|Y[24]~24_combout\ = (\MEM_WB|MEM_WB_MemtoReg~q\ & ((\DataMEM0|altsyncram_component|auto_generated|q_a\(24)))) # (!\MEM_WB|MEM_WB_MemtoReg~q\ & (\MEM_WB|MEM_WB_ALU_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|MEM_WB_ALU_result\(24),
	datab => \DataMEM0|altsyncram_component|auto_generated|q_a\(24),
	datad => \MEM_WB|MEM_WB_MemtoReg~q\,
	combout => \Mux4_2to1|Y[24]~24_combout\);

-- Location: FF_X39_Y23_N1
\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \Mux4_2to1|Y[24]~24_combout\,
	sload => VCC,
	ena => \RegF0|WRITE_U_0|AND_array\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(24));

-- Location: LCCOMB_X40_Y22_N20
\RegF0|READ_U_0|MUX0_32_1|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~12_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(24)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(24) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q\(24),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~12_combout\);

-- Location: LCCOMB_X41_Y22_N4
\RegF0|READ_U_0|MUX0_32_1|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~13_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux7~12_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(24))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~12_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(24)))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q\(24),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux7~12_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~13_combout\);

-- Location: LCCOMB_X41_Y22_N0
\RegF0|READ_U_0|MUX0_32_1|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~14_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux7~13_combout\))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux7~13_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux3~3_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~4_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~14_combout\);

-- Location: LCCOMB_X39_Y23_N2
\RegF0|READ_U_0|MUX0_32_1|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~15_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux7~14_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~14_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(24))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~2_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q\(24),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux7~14_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~15_combout\);

-- Location: LCCOMB_X36_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~10_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & ((\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(24)))) # 
-- (!\IF_ID|IF_ID_Instruction\(22) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q\(24),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~10_combout\);

-- Location: LCCOMB_X37_Y25_N24
\RegF0|READ_U_0|MUX0_32_1|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~11_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux7~10_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(24)) # ((!\IF_ID|IF_ID_Instruction\(21))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~10_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(24) & \IF_ID|IF_ID_Instruction\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q\(24),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux7~10_combout\,
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(21),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~11_combout\);

-- Location: LCCOMB_X38_Y25_N2
\RegF0|READ_U_0|MUX0_32_1|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~16_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\) # ((\RegF0|READ_U_0|MUX0_32_1|Mux7~11_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\ & 
-- (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux7~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux3~1_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux7~15_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux7~11_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~16_combout\);

-- Location: LCCOMB_X40_Y24_N24
\RegF0|READ_U_0|MUX0_32_1|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~7_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(24)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q\(24),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~7_combout\);

-- Location: LCCOMB_X39_Y24_N12
\RegF0|READ_U_0|MUX0_32_1|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~8_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux7~7_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(24))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~7_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(24)))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q\(24),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q\(24),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux7~7_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~8_combout\);

-- Location: LCCOMB_X40_Y29_N0
\RegF0|READ_U_0|MUX0_32_1|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~0_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & ((\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(24)))) # 
-- (!\IF_ID|IF_ID_Instruction\(23) & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q\(24),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~0_combout\);

-- Location: LCCOMB_X41_Y29_N2
\RegF0|READ_U_0|MUX0_32_1|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~1_combout\ = (\IF_ID|IF_ID_Instruction\(24) & ((\RegF0|READ_U_0|MUX0_32_1|Mux7~0_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(24)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~0_combout\ & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(24))))) # (!\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|READ_U_0|MUX0_32_1|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q\(24),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux7~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~1_combout\);

-- Location: LCCOMB_X40_Y28_N2
\RegF0|READ_U_0|MUX0_32_1|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~4_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(24)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(24) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~4_combout\);

-- Location: LCCOMB_X39_Y28_N26
\RegF0|READ_U_0|MUX0_32_1|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~5_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux7~4_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(24)) # ((!\IF_ID|IF_ID_Instruction\(23))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~4_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(24) & \IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux7~4_combout\,
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~5_combout\);

-- Location: LCCOMB_X40_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~2_combout\ = (\IF_ID|IF_ID_Instruction\(24) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(24)) # (\IF_ID|IF_ID_Instruction\(23))))) # (!\IF_ID|IF_ID_Instruction\(24) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(24) & ((!\IF_ID|IF_ID_Instruction\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q\(24),
	datab => \IF_ID|IF_ID_Instruction\(24),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(23),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~2_combout\);

-- Location: LCCOMB_X39_Y25_N16
\RegF0|READ_U_0|MUX0_32_1|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~3_combout\ = (\IF_ID|IF_ID_Instruction\(23) & ((\RegF0|READ_U_0|MUX0_32_1|Mux7~2_combout\ & (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(24))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~2_combout\ & 
-- ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(24)))))) # (!\IF_ID|IF_ID_Instruction\(23) & (((\RegF0|READ_U_0|MUX0_32_1|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q\(24),
	datab => \IF_ID|IF_ID_Instruction\(23),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q\(24),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux7~2_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~3_combout\);

-- Location: LCCOMB_X39_Y28_N2
\RegF0|READ_U_0|MUX0_32_1|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~6_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\IF_ID|IF_ID_Instruction\(22)) # (\RegF0|READ_U_0|MUX0_32_1|Mux7~3_combout\)))) # (!\IF_ID|IF_ID_Instruction\(21) & (\RegF0|READ_U_0|MUX0_32_1|Mux7~5_combout\ & 
-- (!\IF_ID|IF_ID_Instruction\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux7~5_combout\,
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \IF_ID|IF_ID_Instruction\(22),
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux7~3_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~6_combout\);

-- Location: LCCOMB_X39_Y28_N8
\RegF0|READ_U_0|MUX0_32_1|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~9_combout\ = (\IF_ID|IF_ID_Instruction\(22) & ((\RegF0|READ_U_0|MUX0_32_1|Mux7~6_combout\ & (\RegF0|READ_U_0|MUX0_32_1|Mux7~8_combout\)) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~6_combout\ & 
-- ((\RegF0|READ_U_0|MUX0_32_1|Mux7~1_combout\))))) # (!\IF_ID|IF_ID_Instruction\(22) & (((\RegF0|READ_U_0|MUX0_32_1|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux7~8_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux7~1_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux7~6_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~9_combout\);

-- Location: LCCOMB_X39_Y27_N8
\RegF0|READ_U_0|MUX0_32_1|Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~17_combout\ = (\IF_ID|IF_ID_Instruction\(21) & (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(24)) # (\IF_ID|IF_ID_Instruction\(22))))) # (!\IF_ID|IF_ID_Instruction\(21) & 
-- (\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(24) & ((!\IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q\(24),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q\(24),
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~17_combout\);

-- Location: LCCOMB_X39_Y27_N22
\RegF0|READ_U_0|MUX0_32_1|Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~18_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux7~17_combout\ & ((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(24)) # ((!\IF_ID|IF_ID_Instruction\(22))))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~17_combout\ & 
-- (((\RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(24) & \IF_ID|IF_ID_Instruction\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q\(24),
	datab => \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q\(24),
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux7~17_combout\,
	datad => \IF_ID|IF_ID_Instruction\(22),
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~18_combout\);

-- Location: LCCOMB_X39_Y27_N24
\RegF0|READ_U_0|MUX0_32_1|Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegF0|READ_U_0|MUX0_32_1|Mux7~19_combout\ = (\RegF0|READ_U_0|MUX0_32_1|Mux7~16_combout\ & (((\RegF0|READ_U_0|MUX0_32_1|Mux7~18_combout\) # (!\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\)))) # (!\RegF0|READ_U_0|MUX0_32_1|Mux7~16_combout\ & 
-- (\RegF0|READ_U_0|MUX0_32_1|Mux7~9_combout\ & ((\RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegF0|READ_U_0|MUX0_32_1|Mux7~16_combout\,
	datab => \RegF0|READ_U_0|MUX0_32_1|Mux7~9_combout\,
	datac => \RegF0|READ_U_0|MUX0_32_1|Mux7~18_combout\,
	datad => \RegF0|READ_U_0|MUX0_32_1|Mux3~0_combout\,
	combout => \RegF0|READ_U_0|MUX0_32_1|Mux7~19_combout\);

-- Location: FF_X39_Y27_N25
\ID_EX|ID_EX_read_data_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \RegF0|READ_U_0|MUX0_32_1|Mux7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_read_data_1\(24));

-- Location: LCCOMB_X34_Y27_N8
\Mux0_4to1|MUX2_2_1|Y[24]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[24]~49_combout\ = (\FWD_U|FWD_A\(1) & (((\EX_MEM|EX_MEM_ALU_result\(24))))) # (!\FWD_U|FWD_A\(1) & (\ID_EX|ID_EX_read_data_1\(24) & ((!\FWD_U|FWD_A[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_read_data_1\(24),
	datab => \EX_MEM|EX_MEM_ALU_result\(24),
	datac => \FWD_U|FWD_A[0]~7_combout\,
	datad => \FWD_U|FWD_A\(1),
	combout => \Mux0_4to1|MUX2_2_1|Y[24]~49_combout\);

-- Location: LCCOMB_X34_Y27_N2
\Mux0_4to1|MUX2_2_1|Y[24]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ = (\Mux0_4to1|MUX2_2_1|Y[24]~49_combout\) # ((!\FWD_U|FWD_A\(1) & (\FWD_U|FWD_A[0]~7_combout\ & \Mux4_2to1|Y[24]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FWD_U|FWD_A\(1),
	datab => \FWD_U|FWD_A[0]~7_combout\,
	datac => \Mux0_4to1|MUX2_2_1|Y[24]~49_combout\,
	datad => \Mux4_2to1|Y[24]~24_combout\,
	combout => \Mux0_4to1|MUX2_2_1|Y[24]~50_combout\);

-- Location: LCCOMB_X34_Y27_N6
\ALU_exc|ALU_result~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|ALU_result~32_combout\ = (\Mux0_4to1|MUX2_2_1|Y[24]~49_combout\) # ((\Mux1_2to1|Y[24]~23_combout\) # ((\FWD_U|FWD_A[0]~8_combout\ & \Mux4_2to1|Y[24]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[24]~49_combout\,
	datab => \FWD_U|FWD_A[0]~8_combout\,
	datac => \Mux1_2to1|Y[24]~23_combout\,
	datad => \Mux4_2to1|Y[24]~24_combout\,
	combout => \ALU_exc|ALU_result~32_combout\);

-- Location: LCCOMB_X34_Y27_N28
\ALU_exc|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux7~0_combout\ = (\ALU_exc|Mux20~0_combout\ & ((\ALU_exc|Mux20~1_combout\ & ((\ALU_exc|Add0~78_combout\))) # (!\ALU_exc|Mux20~1_combout\ & (\ALU_exc|ALU_result~32_combout\)))) # (!\ALU_exc|Mux20~0_combout\ & (((\ALU_exc|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|ALU_result~32_combout\,
	datab => \ALU_exc|Mux20~0_combout\,
	datac => \ALU_exc|Mux20~1_combout\,
	datad => \ALU_exc|Add0~78_combout\,
	combout => \ALU_exc|Mux7~0_combout\);

-- Location: LCCOMB_X34_Y27_N10
\ALU_exc|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux7~1_combout\ = (\Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ & (\ALU_exc|Mux7~0_combout\ $ (((\Mux1_2to1|Y[24]~23_combout\ & !\ALU_exc|Mux20~3_combout\))))) # (!\Mux0_4to1|MUX2_2_1|Y[24]~50_combout\ & (\ALU_exc|Mux7~0_combout\ & 
-- ((\Mux1_2to1|Y[24]~23_combout\) # (\ALU_exc|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0_4to1|MUX2_2_1|Y[24]~50_combout\,
	datab => \Mux1_2to1|Y[24]~23_combout\,
	datac => \ALU_exc|Mux20~3_combout\,
	datad => \ALU_exc|Mux7~0_combout\,
	combout => \ALU_exc|Mux7~1_combout\);

-- Location: LCCOMB_X35_Y32_N4
\ALU_exc|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~15_combout\ = (!\ALU_exc|Mux10~1_combout\ & (!\ALU_exc|Mux14~1_combout\ & (!\ALU_exc|Mux12~1_combout\ & !\ALU_exc|Mux11~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux10~1_combout\,
	datab => \ALU_exc|Mux14~1_combout\,
	datac => \ALU_exc|Mux12~1_combout\,
	datad => \ALU_exc|Mux11~5_combout\,
	combout => \ALU_exc|Equal0~15_combout\);

-- Location: LCCOMB_X35_Y32_N26
\ALU_exc|Equal0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~16_combout\ = (!\ALU_exc|Mux9~1_combout\ & (\ALU_exc|Equal0~15_combout\ & (!\ALU_exc|Mux6~5_combout\ & !\ALU_exc|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux9~1_combout\,
	datab => \ALU_exc|Equal0~15_combout\,
	datac => \ALU_exc|Mux6~5_combout\,
	datad => \ALU_exc|Mux8~1_combout\,
	combout => \ALU_exc|Equal0~16_combout\);

-- Location: LCCOMB_X35_Y29_N8
\ALU_exc|Equal0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~17_combout\ = (!\ALU_exc|Mux20~6_combout\ & ((\ALU_exc|Mux20~5_combout\) # ((!\ALU_exc|Mux7~1_combout\ & \ALU_exc|Equal0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux7~1_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Equal0~16_combout\,
	combout => \ALU_exc|Equal0~17_combout\);

-- Location: LCCOMB_X36_Y29_N30
\ALU_exc|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~2_combout\ = (!\ALU_exc|Mux22~1_combout\ & (!\ALU_exc|Mux23~1_combout\ & (!\ALU_exc|Mux28~1_combout\ & !\ALU_exc|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux22~1_combout\,
	datab => \ALU_exc|Mux23~1_combout\,
	datac => \ALU_exc|Mux28~1_combout\,
	datad => \ALU_exc|Mux24~1_combout\,
	combout => \ALU_exc|Equal0~2_combout\);

-- Location: LCCOMB_X36_Y29_N4
\ALU_exc|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~3_combout\ = (!\ALU_exc|Mux20~4_combout\ & (!\ALU_exc|Mux29~1_combout\ & (\ALU_exc|Equal0~2_combout\ & !\ALU_exc|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~4_combout\,
	datab => \ALU_exc|Mux29~1_combout\,
	datac => \ALU_exc|Equal0~2_combout\,
	datad => \ALU_exc|Mux30~1_combout\,
	combout => \ALU_exc|Equal0~3_combout\);

-- Location: LCCOMB_X35_Y29_N6
\ALU_exc|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~6_combout\ = (\ALU_exc|Mux20~6_combout\) # ((\ALU_exc|Mux20~5_combout\ & (\ALUctrl_0|ALU_Ctrl\(2) & \ALU_exc|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|LessThan0~62_combout\,
	combout => \ALU_exc|Equal0~6_combout\);

-- Location: LCCOMB_X36_Y29_N6
\ALU_exc|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~4_combout\ = (\ALU_exc|Mux26~1_combout\) # ((\ALU_exc|Mux31~1_combout\) # (\ALU_exc|Mux5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_exc|Mux26~1_combout\,
	datac => \ALU_exc|Mux31~1_combout\,
	datad => \ALU_exc|Mux5~5_combout\,
	combout => \ALU_exc|Equal0~4_combout\);

-- Location: LCCOMB_X36_Y29_N28
\ALU_exc|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~5_combout\ = (\ALU_exc|Mux27~1_combout\) # ((\ALU_exc|Mux25~1_combout\) # (\ALU_exc|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_exc|Mux27~1_combout\,
	datac => \ALU_exc|Mux25~1_combout\,
	datad => \ALU_exc|Equal0~4_combout\,
	combout => \ALU_exc|Equal0~5_combout\);

-- Location: LCCOMB_X36_Y29_N14
\ALU_exc|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~7_combout\ = (!\ALU_exc|Equal0~6_combout\ & ((\ALU_exc|Mux20~5_combout\) # ((\ALU_exc|Equal0~3_combout\ & !\ALU_exc|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \ALU_exc|Equal0~3_combout\,
	datac => \ALU_exc|Equal0~6_combout\,
	datad => \ALU_exc|Equal0~5_combout\,
	combout => \ALU_exc|Equal0~7_combout\);

-- Location: LCCOMB_X31_Y29_N12
\ALU_exc|Equal0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~23_combout\ = ((!\ALUctrl_0|ALU_Ctrl\(0)) # (!\ALUctrl_0|ALU_Ctrl\(2))) # (!\ALUctrl_0|ALU_Ctrl\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(1),
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \ALUctrl_0|ALU_Ctrl\(0),
	combout => \ALU_exc|Equal0~23_combout\);

-- Location: LCCOMB_X35_Y29_N2
\ALU_exc|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~12_combout\ = (!\ALU_exc|Mux17~1_combout\ & (!\ALU_exc|Mux21~1_combout\ & (!\ALU_exc|Mux19~1_combout\ & !\ALU_exc|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux17~1_combout\,
	datab => \ALU_exc|Mux21~1_combout\,
	datac => \ALU_exc|Mux19~1_combout\,
	datad => \ALU_exc|Mux18~1_combout\,
	combout => \ALU_exc|Equal0~12_combout\);

-- Location: LCCOMB_X35_Y29_N20
\ALU_exc|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~13_combout\ = (!\ALU_exc|Mux16~1_combout\ & (\ALU_exc|Equal0~12_combout\ & !\ALU_exc|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux16~1_combout\,
	datab => \ALU_exc|Equal0~12_combout\,
	datad => \ALU_exc|Mux15~1_combout\,
	combout => \ALU_exc|Equal0~13_combout\);

-- Location: LCCOMB_X35_Y29_N22
\ALU_exc|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~14_combout\ = (\ALU_exc|Equal0~23_combout\ & (((\ALU_exc|Mux20~5_combout\) # (\ALU_exc|Equal0~13_combout\)))) # (!\ALU_exc|Equal0~23_combout\ & (!\ALU_exc|LessThan0~62_combout\ & ((\ALU_exc|Mux20~5_combout\) # 
-- (\ALU_exc|Equal0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Equal0~23_combout\,
	datab => \ALU_exc|LessThan0~62_combout\,
	datac => \ALU_exc|Mux20~5_combout\,
	datad => \ALU_exc|Equal0~13_combout\,
	combout => \ALU_exc|Equal0~14_combout\);

-- Location: LCCOMB_X35_Y29_N14
\ALU_exc|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux0~8_combout\ = (\ALU_exc|Mux20~6_combout\) # ((\ALU_exc|Mux0~6_combout\ & ((!\ALUctrl_0|ALU_Ctrl\(1)) # (!\ALUctrl_0|ALU_Ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(0),
	datab => \ALUctrl_0|ALU_Ctrl\(1),
	datac => \ALU_exc|Mux20~6_combout\,
	datad => \ALU_exc|Mux0~6_combout\,
	combout => \ALU_exc|Mux0~8_combout\);

-- Location: LCCOMB_X31_Y29_N8
\ALU_exc|Equal0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~20_combout\ = (!\ALUctrl_0|ALU_Ctrl\(1)) # (!\ALUctrl_0|ALU_Ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datad => \ALUctrl_0|ALU_Ctrl\(1),
	combout => \ALU_exc|Equal0~20_combout\);

-- Location: LCCOMB_X35_Y31_N18
\ALU_exc|Equal0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~19_combout\ = (\ALU_exc|Mux20~5_combout\) # ((!\ALU_exc|Mux13~1_combout\ & (!\ALU_exc|Mux3~7_combout\ & !\ALU_exc|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux13~1_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux3~7_combout\,
	datad => \ALU_exc|Mux4~5_combout\,
	combout => \ALU_exc|Equal0~19_combout\);

-- Location: LCCOMB_X35_Y29_N30
\ALU_exc|Equal0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~21_combout\ = (\ALU_exc|Equal0~19_combout\ & ((\ALU_exc|Equal0~20_combout\) # ((!\ALUctrl_0|ALU_Ctrl\(2)) # (!\ALU_exc|LessThan0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Equal0~20_combout\,
	datab => \ALU_exc|LessThan0~62_combout\,
	datac => \ALUctrl_0|ALU_Ctrl\(2),
	datad => \ALU_exc|Equal0~19_combout\,
	combout => \ALU_exc|Equal0~21_combout\);

-- Location: LCCOMB_X35_Y29_N28
\ALU_exc|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~8_combout\ = (!\ALU_exc|Mux20~6_combout\ & ((\ALU_exc|Mux20~5_combout\) # ((!\ALU_exc|Mux2~5_combout\ & !\ALU_exc|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~5_combout\,
	datab => \ALU_exc|Mux20~6_combout\,
	datac => \ALU_exc|Mux2~5_combout\,
	datad => \ALU_exc|Mux1~5_combout\,
	combout => \ALU_exc|Equal0~8_combout\);

-- Location: LCCOMB_X35_Y29_N16
\ALU_exc|Equal0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~22_combout\ = (\ALU_exc|Equal0~14_combout\ & (!\ALU_exc|Mux0~8_combout\ & (\ALU_exc|Equal0~21_combout\ & \ALU_exc|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Equal0~14_combout\,
	datab => \ALU_exc|Mux0~8_combout\,
	datac => \ALU_exc|Equal0~21_combout\,
	datad => \ALU_exc|Equal0~8_combout\,
	combout => \ALU_exc|Equal0~22_combout\);

-- Location: LCCOMB_X35_Y29_N24
\EX_MEM|EX_MEM_Zero~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Zero~0_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\ALU_exc|Equal0~17_combout\ & (\ALU_exc|Equal0~7_combout\ & \ALU_exc|Equal0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \ALU_exc|Equal0~17_combout\,
	datac => \ALU_exc|Equal0~7_combout\,
	datad => \ALU_exc|Equal0~22_combout\,
	combout => \EX_MEM|EX_MEM_Zero~0_combout\);

-- Location: FF_X35_Y29_N25
\EX_MEM|EX_MEM_Zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Zero~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Zero~q\);

-- Location: LCCOMB_X51_Y32_N30
\Control_U|Branch_ne~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|Branch_ne~0_combout\ = (\Control_U|Branch_eq~0_combout\ & \IF_ID|IF_ID_Instruction\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Control_U|Branch_eq~0_combout\,
	datad => \IF_ID|IF_ID_Instruction\(26),
	combout => \Control_U|Branch_ne~0_combout\);

-- Location: FF_X51_Y32_N31
\Control_U|Branch_ne\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Control_U|Branch_ne~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|Branch_ne~q\);

-- Location: LCCOMB_X38_Y33_N2
\EX_MEM|EX_MEM_Branch_ne~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_ne~0_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \Control_U|Branch_ne~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datad => \Control_U|Branch_ne~q\,
	combout => \EX_MEM|EX_MEM_Branch_ne~0_combout\);

-- Location: FF_X38_Y33_N3
\EX_MEM|EX_MEM_Branch_ne\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_ne~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_ne~q\);

-- Location: LCCOMB_X38_Y33_N24
\PC_Src~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_Src~0_combout\ = (\EX_MEM|EX_MEM_Zero~q\ & (\EX_MEM|EX_MEM_Branch_eq~q\)) # (!\EX_MEM|EX_MEM_Zero~q\ & ((\EX_MEM|EX_MEM_Branch_ne~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_Branch_eq~q\,
	datac => \EX_MEM|EX_MEM_Zero~q\,
	datad => \EX_MEM|EX_MEM_Branch_ne~q\,
	combout => \PC_Src~0_combout\);

-- Location: FF_X71_Y32_N3
\EX_MEM|EX_MEM_Branch_Addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[2]~31_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(2));

-- Location: LCCOMB_X77_Y32_N30
\Mux3_2to1|Y[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[2]~1_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(2)))) # (!\PC_Src~0_combout\ & (\Add0|Result[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Src~0_combout\,
	datab => \Add0|Result[2]~0_combout\,
	datad => \EX_MEM|EX_MEM_Branch_Addr\(2),
	combout => \Mux3_2to1|Y[2]~1_combout\);

-- Location: FF_X77_Y32_N31
\PC_Reg_1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[2]~1_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(2));

-- Location: LCCOMB_X62_Y31_N14
\IF_ID|IF_ID_Instruction~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~6_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(16) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(16),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~6_combout\);

-- Location: FF_X62_Y31_N15
\IF_ID|IF_ID_Instruction[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~6_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(16));

-- Location: FF_X36_Y30_N7
\ID_EX|ID_EX_Rt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_Instruction\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_Rt\(0));

-- Location: LCCOMB_X40_Y30_N10
\HDU1|PC_Write~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|PC_Write~4_combout\ = (\ID_EX|ID_EX_Rt\(2) & (\IF_ID|IF_ID_Instruction\(18) & (\ID_EX|ID_EX_Rt\(3) $ (!\IF_ID|IF_ID_Instruction\(19))))) # (!\ID_EX|ID_EX_Rt\(2) & (!\IF_ID|IF_ID_Instruction\(18) & (\ID_EX|ID_EX_Rt\(3) $ 
-- (!\IF_ID|IF_ID_Instruction\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(2),
	datab => \IF_ID|IF_ID_Instruction\(18),
	datac => \ID_EX|ID_EX_Rt\(3),
	datad => \IF_ID|IF_ID_Instruction\(19),
	combout => \HDU1|PC_Write~4_combout\);

-- Location: LCCOMB_X41_Y30_N18
\HDU1|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|Equal2~0_combout\ = \ID_EX|ID_EX_Rt\(4) $ (\IF_ID|IF_ID_Instruction\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX|ID_EX_Rt\(4),
	datad => \IF_ID|IF_ID_Instruction\(20),
	combout => \HDU1|Equal2~0_combout\);

-- Location: LCCOMB_X40_Y30_N8
\HDU1|PC_Write~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|PC_Write~3_combout\ = (\ID_EX|ID_EX_Rt\(1) & (\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16) $ (!\ID_EX|ID_EX_Rt\(0))))) # (!\ID_EX|ID_EX_Rt\(1) & (!\IF_ID|IF_ID_Instruction\(17) & (\IF_ID|IF_ID_Instruction\(16) $ 
-- (!\ID_EX|ID_EX_Rt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(1),
	datab => \IF_ID|IF_ID_Instruction\(17),
	datac => \IF_ID|IF_ID_Instruction\(16),
	datad => \ID_EX|ID_EX_Rt\(0),
	combout => \HDU1|PC_Write~3_combout\);

-- Location: LCCOMB_X40_Y30_N2
\HDU1|PC_Write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|PC_Write~1_combout\ = (\ID_EX|ID_EX_Rt\(2) & (\IF_ID|IF_ID_Instruction\(23) & (\ID_EX|ID_EX_Rt\(3) $ (!\IF_ID|IF_ID_Instruction\(24))))) # (!\ID_EX|ID_EX_Rt\(2) & (!\IF_ID|IF_ID_Instruction\(23) & (\ID_EX|ID_EX_Rt\(3) $ 
-- (!\IF_ID|IF_ID_Instruction\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(2),
	datab => \ID_EX|ID_EX_Rt\(3),
	datac => \IF_ID|IF_ID_Instruction\(23),
	datad => \IF_ID|IF_ID_Instruction\(24),
	combout => \HDU1|PC_Write~1_combout\);

-- Location: LCCOMB_X40_Y30_N20
\HDU1|PC_Write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|PC_Write~0_combout\ = (\IF_ID|IF_ID_Instruction\(22) & (\ID_EX|ID_EX_Rt\(1) & (\IF_ID|IF_ID_Instruction\(21) $ (!\ID_EX|ID_EX_Rt\(0))))) # (!\IF_ID|IF_ID_Instruction\(22) & (!\ID_EX|ID_EX_Rt\(1) & (\IF_ID|IF_ID_Instruction\(21) $ 
-- (!\ID_EX|ID_EX_Rt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(22),
	datab => \IF_ID|IF_ID_Instruction\(21),
	datac => \ID_EX|ID_EX_Rt\(1),
	datad => \ID_EX|ID_EX_Rt\(0),
	combout => \HDU1|PC_Write~0_combout\);

-- Location: LCCOMB_X41_Y30_N28
\HDU1|PC_Write~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|PC_Write~2_combout\ = (\HDU1|PC_Write~1_combout\ & (\HDU1|PC_Write~0_combout\ & (\IF_ID|IF_ID_Instruction\(25) $ (!\ID_EX|ID_EX_Rt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|PC_Write~1_combout\,
	datab => \IF_ID|IF_ID_Instruction\(25),
	datac => \ID_EX|ID_EX_Rt\(4),
	datad => \HDU1|PC_Write~0_combout\,
	combout => \HDU1|PC_Write~2_combout\);

-- Location: LCCOMB_X40_Y30_N28
\HDU1|PC_Write~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|PC_Write~5_combout\ = (\HDU1|PC_Write~2_combout\) # ((\HDU1|PC_Write~4_combout\ & (!\HDU1|Equal2~0_combout\ & \HDU1|PC_Write~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|PC_Write~4_combout\,
	datab => \HDU1|Equal2~0_combout\,
	datac => \HDU1|PC_Write~3_combout\,
	datad => \HDU1|PC_Write~2_combout\,
	combout => \HDU1|PC_Write~5_combout\);

-- Location: LCCOMB_X40_Y30_N14
\HDU1|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|Equal0~0_combout\ = (!\ID_EX|ID_EX_Rt\(1) & (!\ID_EX|ID_EX_Rt\(4) & (!\ID_EX|ID_EX_Rt\(3) & !\ID_EX|ID_EX_Rt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(1),
	datab => \ID_EX|ID_EX_Rt\(4),
	datac => \ID_EX|ID_EX_Rt\(3),
	datad => \ID_EX|ID_EX_Rt\(2),
	combout => \HDU1|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y30_N12
\HDU1|PC_Write~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|PC_Write~6_combout\ = (\HDU1|PC_Write~5_combout\ & (\Control_U|MemRead~q\ & ((\ID_EX|ID_EX_Rt\(0)) # (!\HDU1|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(0),
	datab => \HDU1|PC_Write~5_combout\,
	datac => \HDU1|Equal0~0_combout\,
	datad => \Control_U|MemRead~q\,
	combout => \HDU1|PC_Write~6_combout\);

-- Location: LCCOMB_X54_Y32_N18
\IF_ID_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID_en~0_combout\ = (\HDU2|IF_Flush_2~q\) # ((\HDU1|Stall_Flush~0_combout\) # (!\HDU1|PC_Write~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \HDU1|PC_Write~6_combout\,
	combout => \IF_ID_en~0_combout\);

-- Location: LCCOMB_X52_Y32_N4
\IF_ID|IF_ID_Instruction~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_Instruction~14_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\Inst_Mem|altsyncram_component|auto_generated|q_a\(30) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \Inst_Mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_Instruction~14_combout\);

-- Location: FF_X52_Y32_N5
\IF_ID|IF_ID_Instruction[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_Instruction~14_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_Instruction\(30));

-- Location: LCCOMB_X51_Y32_N6
\Control_U|Jump~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|Jump~0_combout\ = (!\IF_ID|IF_ID_Instruction\(30) & (!\IF_ID|IF_ID_Instruction\(31) & !\IF_ID|IF_ID_Instruction\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|IF_ID_Instruction\(30),
	datab => \IF_ID|IF_ID_Instruction\(31),
	datad => \IF_ID|IF_ID_Instruction\(29),
	combout => \Control_U|Jump~0_combout\);

-- Location: LCCOMB_X51_Y32_N12
\Control_U|Jump~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|Jump~1_combout\ = (\Control_U|Jump~0_combout\ & (!\IF_ID|IF_ID_Instruction\(28) & !\IF_ID|IF_ID_Instruction\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|Jump~0_combout\,
	datac => \IF_ID|IF_ID_Instruction\(28),
	datad => \IF_ID|IF_ID_Instruction\(26),
	combout => \Control_U|Jump~1_combout\);

-- Location: LCCOMB_X51_Y32_N4
\Control_U|Jump~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Control_U|Jump~2_combout\ = (\Control_U|Jump~1_combout\ & (!\HDU1|Stall_Flush~0_combout\ & (!\HDU1|PC_Write~6_combout\ & \IF_ID|IF_ID_Instruction\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|Jump~1_combout\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU1|PC_Write~6_combout\,
	datad => \IF_ID|IF_ID_Instruction\(27),
	combout => \Control_U|Jump~2_combout\);

-- Location: FF_X51_Y32_N5
\Control_U|Jump\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Control_U|Jump~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Control_U|Jump~q\);

-- Location: LCCOMB_X38_Y33_N26
\HDU1|Stall_Flush~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \HDU1|Stall_Flush~0_combout\ = (\Control_U|Jump~q\) # ((\EX_MEM|EX_MEM_Zero~q\ & ((\EX_MEM|EX_MEM_Branch_eq~q\))) # (!\EX_MEM|EX_MEM_Zero~q\ & (\EX_MEM|EX_MEM_Branch_ne~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|Jump~q\,
	datab => \EX_MEM|EX_MEM_Branch_ne~q\,
	datac => \EX_MEM|EX_MEM_Zero~q\,
	datad => \EX_MEM|EX_MEM_Branch_eq~q\,
	combout => \HDU1|Stall_Flush~0_combout\);

-- Location: FF_X77_Y32_N23
\PC_plus4|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \PC_Reg_1|Q\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(0));

-- Location: LCCOMB_X70_Y32_N4
\IF_ID|IF_ID_nextPC~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~0_combout\ = (\PC_plus4|Q\(0) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_plus4|Q\(0),
	datab => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_nextPC~0_combout\);

-- Location: FF_X70_Y32_N5
\IF_ID|IF_ID_nextPC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~0_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(0));

-- Location: FF_X70_Y32_N19
\ID_EX|ID_EX_nextPC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_nextPC\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(0));

-- Location: LCCOMB_X70_Y32_N24
\EX_MEM|EX_MEM_Branch_Addr~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr~30_combout\ = (!\HDU1|Stall_Flush~0_combout\ & \ID_EX|ID_EX_nextPC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \ID_EX|ID_EX_nextPC\(0),
	combout => \EX_MEM|EX_MEM_Branch_Addr~30_combout\);

-- Location: FF_X70_Y32_N25
\EX_MEM|EX_MEM_Branch_Addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(0));

-- Location: LCCOMB_X77_Y32_N16
\Mux3_2to1|Y[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[0]~0_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(0))) # (!\PC_Src~0_combout\ & ((\PC_Reg_1|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_Branch_Addr\(0),
	datac => \PC_Reg_1|Q\(0),
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[0]~0_combout\);

-- Location: LCCOMB_X77_Y32_N4
\PC_Reg_1|Q[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_Reg_1|Q[0]~feeder_combout\ = \Mux3_2to1|Y[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3_2to1|Y[0]~0_combout\,
	combout => \PC_Reg_1|Q[0]~feeder_combout\);

-- Location: FF_X77_Y32_N5
\PC_Reg_1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC_Reg_1|Q[0]~feeder_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(0));

-- Location: LCCOMB_X74_Y32_N18
\Add0|Result[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[10]~16_combout\ = (\PC_Reg_1|Q\(10) & (\Add0|Result[9]~15\ $ (GND))) # (!\PC_Reg_1|Q\(10) & (!\Add0|Result[9]~15\ & VCC))
-- \Add0|Result[10]~17\ = CARRY((\PC_Reg_1|Q\(10) & !\Add0|Result[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(10),
	datad => VCC,
	cin => \Add0|Result[9]~15\,
	combout => \Add0|Result[10]~16_combout\,
	cout => \Add0|Result[10]~17\);

-- Location: FF_X74_Y32_N19
\PC_plus4|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(10));

-- Location: LCCOMB_X72_Y32_N12
\IF_ID|IF_ID_nextPC~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~9_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(10),
	combout => \IF_ID|IF_ID_nextPC~9_combout\);

-- Location: FF_X72_Y32_N13
\IF_ID|IF_ID_nextPC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~9_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(10));

-- Location: LCCOMB_X72_Y32_N16
\ID_EX|ID_EX_nextPC[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[10]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(10),
	combout => \ID_EX|ID_EX_nextPC[10]~feeder_combout\);

-- Location: FF_X72_Y32_N17
\ID_EX|ID_EX_nextPC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(10));

-- Location: LCCOMB_X71_Y32_N18
\EX_MEM|EX_MEM_Branch_Addr[10]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[10]~47_combout\ = ((\ID_EX|ID_EX_nextPC\(10) $ (\ID_EX|ID_EX_extend_value\(8) $ (!\EX_MEM|EX_MEM_Branch_Addr[9]~46\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[10]~48\ = CARRY((\ID_EX|ID_EX_nextPC\(10) & ((\ID_EX|ID_EX_extend_value\(8)) # (!\EX_MEM|EX_MEM_Branch_Addr[9]~46\))) # (!\ID_EX|ID_EX_nextPC\(10) & (\ID_EX|ID_EX_extend_value\(8) & !\EX_MEM|EX_MEM_Branch_Addr[9]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(10),
	datab => \ID_EX|ID_EX_extend_value\(8),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[9]~46\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[10]~47_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[10]~48\);

-- Location: FF_X71_Y32_N19
\EX_MEM|EX_MEM_Branch_Addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[10]~47_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(10));

-- Location: LCCOMB_X77_Y32_N12
\Mux3_2to1|Y[10]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[10]~9_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(10))) # (!\PC_Src~0_combout\ & ((\Add0|Result[10]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Src~0_combout\,
	datab => \EX_MEM|EX_MEM_Branch_Addr\(10),
	datad => \Add0|Result[10]~16_combout\,
	combout => \Mux3_2to1|Y[10]~9_combout\);

-- Location: FF_X77_Y32_N13
\PC_Reg_1|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[10]~9_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(10));

-- Location: LCCOMB_X74_Y32_N20
\Add0|Result[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[11]~18_combout\ = (\PC_Reg_1|Q\(11) & (!\Add0|Result[10]~17\)) # (!\PC_Reg_1|Q\(11) & ((\Add0|Result[10]~17\) # (GND)))
-- \Add0|Result[11]~19\ = CARRY((!\Add0|Result[10]~17\) # (!\PC_Reg_1|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(11),
	datad => VCC,
	cin => \Add0|Result[10]~17\,
	combout => \Add0|Result[11]~18_combout\,
	cout => \Add0|Result[11]~19\);

-- Location: FF_X74_Y32_N21
\PC_plus4|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(11));

-- Location: LCCOMB_X70_Y32_N0
\IF_ID|IF_ID_nextPC~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~10_combout\ = (\PC_plus4|Q\(11) & (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_plus4|Q\(11),
	datab => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_ID|IF_ID_nextPC~10_combout\);

-- Location: FF_X70_Y32_N1
\IF_ID|IF_ID_nextPC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~10_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(11));

-- Location: LCCOMB_X70_Y32_N30
\ID_EX|ID_EX_nextPC[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[11]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(11),
	combout => \ID_EX|ID_EX_nextPC[11]~feeder_combout\);

-- Location: FF_X70_Y32_N31
\ID_EX|ID_EX_nextPC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(11));

-- Location: LCCOMB_X71_Y32_N20
\EX_MEM|EX_MEM_Branch_Addr[11]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[11]~49_combout\ = (\ID_EX|ID_EX_extend_value\(9) & ((\ID_EX|ID_EX_nextPC\(11) & (\EX_MEM|EX_MEM_Branch_Addr[10]~48\ & VCC)) # (!\ID_EX|ID_EX_nextPC\(11) & (!\EX_MEM|EX_MEM_Branch_Addr[10]~48\)))) # 
-- (!\ID_EX|ID_EX_extend_value\(9) & ((\ID_EX|ID_EX_nextPC\(11) & (!\EX_MEM|EX_MEM_Branch_Addr[10]~48\)) # (!\ID_EX|ID_EX_nextPC\(11) & ((\EX_MEM|EX_MEM_Branch_Addr[10]~48\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[11]~50\ = CARRY((\ID_EX|ID_EX_extend_value\(9) & (!\ID_EX|ID_EX_nextPC\(11) & !\EX_MEM|EX_MEM_Branch_Addr[10]~48\)) # (!\ID_EX|ID_EX_extend_value\(9) & ((!\EX_MEM|EX_MEM_Branch_Addr[10]~48\) # (!\ID_EX|ID_EX_nextPC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(9),
	datab => \ID_EX|ID_EX_nextPC\(11),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[10]~48\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[11]~49_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[11]~50\);

-- Location: FF_X71_Y32_N21
\EX_MEM|EX_MEM_Branch_Addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[11]~49_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(11));

-- Location: LCCOMB_X77_Y32_N26
\Mux3_2to1|Y[11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[11]~10_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(11))) # (!\PC_Src~0_combout\ & ((\Add0|Result[11]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(11),
	datac => \Add0|Result[11]~18_combout\,
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[11]~10_combout\);

-- Location: FF_X77_Y32_N27
\PC_Reg_1|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[11]~10_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(11));

-- Location: LCCOMB_X74_Y32_N22
\Add0|Result[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[12]~20_combout\ = (\PC_Reg_1|Q\(12) & (\Add0|Result[11]~19\ $ (GND))) # (!\PC_Reg_1|Q\(12) & (!\Add0|Result[11]~19\ & VCC))
-- \Add0|Result[12]~21\ = CARRY((\PC_Reg_1|Q\(12) & !\Add0|Result[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(12),
	datad => VCC,
	cin => \Add0|Result[11]~19\,
	combout => \Add0|Result[12]~20_combout\,
	cout => \Add0|Result[12]~21\);

-- Location: FF_X74_Y32_N23
\PC_plus4|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(12));

-- Location: LCCOMB_X70_Y32_N10
\IF_ID|IF_ID_nextPC~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~11_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(12),
	combout => \IF_ID|IF_ID_nextPC~11_combout\);

-- Location: FF_X70_Y32_N11
\IF_ID|IF_ID_nextPC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~11_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(12));

-- Location: LCCOMB_X70_Y32_N28
\ID_EX|ID_EX_nextPC[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[12]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(12),
	combout => \ID_EX|ID_EX_nextPC[12]~feeder_combout\);

-- Location: FF_X70_Y32_N29
\ID_EX|ID_EX_nextPC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(12));

-- Location: LCCOMB_X71_Y32_N22
\EX_MEM|EX_MEM_Branch_Addr[12]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[12]~51_combout\ = ((\ID_EX|ID_EX_extend_value\(10) $ (\ID_EX|ID_EX_nextPC\(12) $ (!\EX_MEM|EX_MEM_Branch_Addr[11]~50\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[12]~52\ = CARRY((\ID_EX|ID_EX_extend_value\(10) & ((\ID_EX|ID_EX_nextPC\(12)) # (!\EX_MEM|EX_MEM_Branch_Addr[11]~50\))) # (!\ID_EX|ID_EX_extend_value\(10) & (\ID_EX|ID_EX_nextPC\(12) & !\EX_MEM|EX_MEM_Branch_Addr[11]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(10),
	datab => \ID_EX|ID_EX_nextPC\(12),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[11]~50\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[12]~51_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[12]~52\);

-- Location: FF_X71_Y32_N23
\EX_MEM|EX_MEM_Branch_Addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[12]~51_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(12));

-- Location: LCCOMB_X77_Y32_N20
\Mux3_2to1|Y[12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[12]~11_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(12))) # (!\PC_Src~0_combout\ & ((\Add0|Result[12]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Src~0_combout\,
	datab => \EX_MEM|EX_MEM_Branch_Addr\(12),
	datad => \Add0|Result[12]~20_combout\,
	combout => \Mux3_2to1|Y[12]~11_combout\);

-- Location: FF_X77_Y32_N21
\PC_Reg_1|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[12]~11_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(12));

-- Location: LCCOMB_X74_Y32_N24
\Add0|Result[13]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[13]~22_combout\ = (\PC_Reg_1|Q\(13) & (!\Add0|Result[12]~21\)) # (!\PC_Reg_1|Q\(13) & ((\Add0|Result[12]~21\) # (GND)))
-- \Add0|Result[13]~23\ = CARRY((!\Add0|Result[12]~21\) # (!\PC_Reg_1|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(13),
	datad => VCC,
	cin => \Add0|Result[12]~21\,
	combout => \Add0|Result[13]~22_combout\,
	cout => \Add0|Result[13]~23\);

-- Location: FF_X74_Y32_N25
\PC_plus4|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(13));

-- Location: LCCOMB_X70_Y32_N12
\IF_ID|IF_ID_nextPC~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~12_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\PC_plus4|Q\(13) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datac => \PC_plus4|Q\(13),
	datad => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_nextPC~12_combout\);

-- Location: FF_X70_Y32_N13
\IF_ID|IF_ID_nextPC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~12_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(13));

-- Location: LCCOMB_X70_Y32_N26
\ID_EX|ID_EX_nextPC[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[13]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(13),
	combout => \ID_EX|ID_EX_nextPC[13]~feeder_combout\);

-- Location: FF_X70_Y32_N27
\ID_EX|ID_EX_nextPC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(13));

-- Location: LCCOMB_X71_Y32_N24
\EX_MEM|EX_MEM_Branch_Addr[13]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[13]~53_combout\ = (\ID_EX|ID_EX_nextPC\(13) & ((\ID_EX|ID_EX_Rd\(0) & (\EX_MEM|EX_MEM_Branch_Addr[12]~52\ & VCC)) # (!\ID_EX|ID_EX_Rd\(0) & (!\EX_MEM|EX_MEM_Branch_Addr[12]~52\)))) # (!\ID_EX|ID_EX_nextPC\(13) & 
-- ((\ID_EX|ID_EX_Rd\(0) & (!\EX_MEM|EX_MEM_Branch_Addr[12]~52\)) # (!\ID_EX|ID_EX_Rd\(0) & ((\EX_MEM|EX_MEM_Branch_Addr[12]~52\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[13]~54\ = CARRY((\ID_EX|ID_EX_nextPC\(13) & (!\ID_EX|ID_EX_Rd\(0) & !\EX_MEM|EX_MEM_Branch_Addr[12]~52\)) # (!\ID_EX|ID_EX_nextPC\(13) & ((!\EX_MEM|EX_MEM_Branch_Addr[12]~52\) # (!\ID_EX|ID_EX_Rd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(13),
	datab => \ID_EX|ID_EX_Rd\(0),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[12]~52\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[13]~53_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[13]~54\);

-- Location: FF_X71_Y32_N25
\EX_MEM|EX_MEM_Branch_Addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[13]~53_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(13));

-- Location: LCCOMB_X75_Y31_N24
\Mux3_2to1|Y[13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[13]~12_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(13)))) # (!\PC_Src~0_combout\ & (\Add0|Result[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_Src~0_combout\,
	datac => \Add0|Result[13]~22_combout\,
	datad => \EX_MEM|EX_MEM_Branch_Addr\(13),
	combout => \Mux3_2to1|Y[13]~12_combout\);

-- Location: FF_X75_Y31_N25
\PC_Reg_1|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[13]~12_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(13));

-- Location: LCCOMB_X74_Y32_N26
\Add0|Result[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[14]~24_combout\ = (\PC_Reg_1|Q\(14) & (\Add0|Result[13]~23\ $ (GND))) # (!\PC_Reg_1|Q\(14) & (!\Add0|Result[13]~23\ & VCC))
-- \Add0|Result[14]~25\ = CARRY((\PC_Reg_1|Q\(14) & !\Add0|Result[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(14),
	datad => VCC,
	cin => \Add0|Result[13]~23\,
	combout => \Add0|Result[14]~24_combout\,
	cout => \Add0|Result[14]~25\);

-- Location: FF_X74_Y32_N27
\PC_plus4|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(14));

-- Location: LCCOMB_X70_Y32_N2
\IF_ID|IF_ID_nextPC~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~13_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(14),
	combout => \IF_ID|IF_ID_nextPC~13_combout\);

-- Location: FF_X70_Y32_N3
\IF_ID|IF_ID_nextPC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~13_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(14));

-- Location: LCCOMB_X70_Y32_N16
\ID_EX|ID_EX_nextPC[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[14]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(14),
	combout => \ID_EX|ID_EX_nextPC[14]~feeder_combout\);

-- Location: FF_X70_Y32_N17
\ID_EX|ID_EX_nextPC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(14));

-- Location: LCCOMB_X71_Y32_N26
\EX_MEM|EX_MEM_Branch_Addr[14]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[14]~55_combout\ = ((\ID_EX|ID_EX_nextPC\(14) $ (\ID_EX|ID_EX_extend_value\(12) $ (!\EX_MEM|EX_MEM_Branch_Addr[13]~54\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[14]~56\ = CARRY((\ID_EX|ID_EX_nextPC\(14) & ((\ID_EX|ID_EX_extend_value\(12)) # (!\EX_MEM|EX_MEM_Branch_Addr[13]~54\))) # (!\ID_EX|ID_EX_nextPC\(14) & (\ID_EX|ID_EX_extend_value\(12) & !\EX_MEM|EX_MEM_Branch_Addr[13]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(14),
	datab => \ID_EX|ID_EX_extend_value\(12),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[13]~54\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[14]~55_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[14]~56\);

-- Location: FF_X71_Y32_N27
\EX_MEM|EX_MEM_Branch_Addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[14]~55_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(14));

-- Location: LCCOMB_X77_Y32_N18
\Mux3_2to1|Y[14]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[14]~13_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(14)))) # (!\PC_Src~0_combout\ & (\Add0|Result[14]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Src~0_combout\,
	datac => \Add0|Result[14]~24_combout\,
	datad => \EX_MEM|EX_MEM_Branch_Addr\(14),
	combout => \Mux3_2to1|Y[14]~13_combout\);

-- Location: FF_X77_Y32_N19
\PC_Reg_1|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[14]~13_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(14));

-- Location: LCCOMB_X74_Y32_N28
\Add0|Result[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[15]~26_combout\ = (\PC_Reg_1|Q\(15) & (!\Add0|Result[14]~25\)) # (!\PC_Reg_1|Q\(15) & ((\Add0|Result[14]~25\) # (GND)))
-- \Add0|Result[15]~27\ = CARRY((!\Add0|Result[14]~25\) # (!\PC_Reg_1|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(15),
	datad => VCC,
	cin => \Add0|Result[14]~25\,
	combout => \Add0|Result[15]~26_combout\,
	cout => \Add0|Result[15]~27\);

-- Location: FF_X74_Y32_N29
\PC_plus4|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(15));

-- Location: LCCOMB_X70_Y32_N20
\IF_ID|IF_ID_nextPC~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~14_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(15),
	combout => \IF_ID|IF_ID_nextPC~14_combout\);

-- Location: FF_X70_Y32_N21
\IF_ID|IF_ID_nextPC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~14_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(15));

-- Location: LCCOMB_X70_Y32_N6
\ID_EX|ID_EX_nextPC[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[15]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(15),
	combout => \ID_EX|ID_EX_nextPC[15]~feeder_combout\);

-- Location: FF_X70_Y32_N7
\ID_EX|ID_EX_nextPC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(15));

-- Location: LCCOMB_X71_Y32_N28
\EX_MEM|EX_MEM_Branch_Addr[15]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[15]~57_combout\ = (\ID_EX|ID_EX_extend_value\(13) & ((\ID_EX|ID_EX_nextPC\(15) & (\EX_MEM|EX_MEM_Branch_Addr[14]~56\ & VCC)) # (!\ID_EX|ID_EX_nextPC\(15) & (!\EX_MEM|EX_MEM_Branch_Addr[14]~56\)))) # 
-- (!\ID_EX|ID_EX_extend_value\(13) & ((\ID_EX|ID_EX_nextPC\(15) & (!\EX_MEM|EX_MEM_Branch_Addr[14]~56\)) # (!\ID_EX|ID_EX_nextPC\(15) & ((\EX_MEM|EX_MEM_Branch_Addr[14]~56\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[15]~58\ = CARRY((\ID_EX|ID_EX_extend_value\(13) & (!\ID_EX|ID_EX_nextPC\(15) & !\EX_MEM|EX_MEM_Branch_Addr[14]~56\)) # (!\ID_EX|ID_EX_extend_value\(13) & ((!\EX_MEM|EX_MEM_Branch_Addr[14]~56\) # (!\ID_EX|ID_EX_nextPC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(13),
	datab => \ID_EX|ID_EX_nextPC\(15),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[14]~56\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[15]~57_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[15]~58\);

-- Location: FF_X71_Y32_N29
\EX_MEM|EX_MEM_Branch_Addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[15]~57_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(15));

-- Location: LCCOMB_X77_Y32_N28
\Mux3_2to1|Y[15]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[15]~14_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(15)))) # (!\PC_Src~0_combout\ & (\Add0|Result[15]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0|Result[15]~26_combout\,
	datac => \EX_MEM|EX_MEM_Branch_Addr\(15),
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[15]~14_combout\);

-- Location: FF_X77_Y32_N29
\PC_Reg_1|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[15]~14_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(15));

-- Location: LCCOMB_X74_Y32_N30
\Add0|Result[16]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[16]~28_combout\ = (\PC_Reg_1|Q\(16) & (\Add0|Result[15]~27\ $ (GND))) # (!\PC_Reg_1|Q\(16) & (!\Add0|Result[15]~27\ & VCC))
-- \Add0|Result[16]~29\ = CARRY((\PC_Reg_1|Q\(16) & !\Add0|Result[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(16),
	datad => VCC,
	cin => \Add0|Result[15]~27\,
	combout => \Add0|Result[16]~28_combout\,
	cout => \Add0|Result[16]~29\);

-- Location: FF_X74_Y32_N31
\PC_plus4|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(16));

-- Location: LCCOMB_X72_Y32_N14
\IF_ID|IF_ID_nextPC~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~15_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(16),
	combout => \IF_ID|IF_ID_nextPC~15_combout\);

-- Location: FF_X72_Y32_N15
\IF_ID|IF_ID_nextPC[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~15_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(16));

-- Location: FF_X72_Y32_N3
\ID_EX|ID_EX_nextPC[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_nextPC\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(16));

-- Location: LCCOMB_X71_Y32_N30
\EX_MEM|EX_MEM_Branch_Addr[16]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[16]~59_combout\ = ((\ID_EX|ID_EX_nextPC\(16) $ (\ID_EX|ID_EX_extend_value\(14) $ (!\EX_MEM|EX_MEM_Branch_Addr[15]~58\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[16]~60\ = CARRY((\ID_EX|ID_EX_nextPC\(16) & ((\ID_EX|ID_EX_extend_value\(14)) # (!\EX_MEM|EX_MEM_Branch_Addr[15]~58\))) # (!\ID_EX|ID_EX_nextPC\(16) & (\ID_EX|ID_EX_extend_value\(14) & !\EX_MEM|EX_MEM_Branch_Addr[15]~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(16),
	datab => \ID_EX|ID_EX_extend_value\(14),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[15]~58\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[16]~59_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[16]~60\);

-- Location: FF_X71_Y32_N31
\EX_MEM|EX_MEM_Branch_Addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[16]~59_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(16));

-- Location: LCCOMB_X77_Y32_N14
\Mux3_2to1|Y[16]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[16]~15_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(16))) # (!\PC_Src~0_combout\ & ((\Add0|Result[16]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Src~0_combout\,
	datab => \EX_MEM|EX_MEM_Branch_Addr\(16),
	datad => \Add0|Result[16]~28_combout\,
	combout => \Mux3_2to1|Y[16]~15_combout\);

-- Location: FF_X77_Y32_N15
\PC_Reg_1|Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[16]~15_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(16));

-- Location: LCCOMB_X74_Y31_N0
\Add0|Result[17]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[17]~30_combout\ = (\PC_Reg_1|Q\(17) & (!\Add0|Result[16]~29\)) # (!\PC_Reg_1|Q\(17) & ((\Add0|Result[16]~29\) # (GND)))
-- \Add0|Result[17]~31\ = CARRY((!\Add0|Result[16]~29\) # (!\PC_Reg_1|Q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(17),
	datad => VCC,
	cin => \Add0|Result[16]~29\,
	combout => \Add0|Result[17]~30_combout\,
	cout => \Add0|Result[17]~31\);

-- Location: LCCOMB_X74_Y31_N30
\PC_plus4|Q[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_plus4|Q[17]~feeder_combout\ = \Add0|Result[17]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0|Result[17]~30_combout\,
	combout => \PC_plus4|Q[17]~feeder_combout\);

-- Location: FF_X74_Y31_N31
\PC_plus4|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \PC_plus4|Q[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(17));

-- Location: LCCOMB_X72_Y31_N16
\IF_ID|IF_ID_nextPC~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~16_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(17),
	combout => \IF_ID|IF_ID_nextPC~16_combout\);

-- Location: FF_X72_Y31_N17
\IF_ID|IF_ID_nextPC[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~16_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(17));

-- Location: LCCOMB_X72_Y31_N4
\ID_EX|ID_EX_nextPC[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[17]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(17),
	combout => \ID_EX|ID_EX_nextPC[17]~feeder_combout\);

-- Location: FF_X72_Y31_N5
\ID_EX|ID_EX_nextPC[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(17));

-- Location: LCCOMB_X71_Y31_N0
\EX_MEM|EX_MEM_Branch_Addr[17]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[17]~61_combout\ = (\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(17) & (\EX_MEM|EX_MEM_Branch_Addr[16]~60\ & VCC)) # (!\ID_EX|ID_EX_nextPC\(17) & (!\EX_MEM|EX_MEM_Branch_Addr[16]~60\)))) # 
-- (!\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(17) & (!\EX_MEM|EX_MEM_Branch_Addr[16]~60\)) # (!\ID_EX|ID_EX_nextPC\(17) & ((\EX_MEM|EX_MEM_Branch_Addr[16]~60\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[17]~62\ = CARRY((\ID_EX|ID_EX_extend_value\(31) & (!\ID_EX|ID_EX_nextPC\(17) & !\EX_MEM|EX_MEM_Branch_Addr[16]~60\)) # (!\ID_EX|ID_EX_extend_value\(31) & ((!\EX_MEM|EX_MEM_Branch_Addr[16]~60\) # (!\ID_EX|ID_EX_nextPC\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ID_EX|ID_EX_nextPC\(17),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[16]~60\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[17]~61_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[17]~62\);

-- Location: FF_X71_Y31_N1
\EX_MEM|EX_MEM_Branch_Addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[17]~61_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(17));

-- Location: LCCOMB_X75_Y31_N6
\Mux3_2to1|Y[17]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[17]~16_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(17)))) # (!\PC_Src~0_combout\ & (\Add0|Result[17]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_Src~0_combout\,
	datac => \Add0|Result[17]~30_combout\,
	datad => \EX_MEM|EX_MEM_Branch_Addr\(17),
	combout => \Mux3_2to1|Y[17]~16_combout\);

-- Location: FF_X75_Y31_N7
\PC_Reg_1|Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[17]~16_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(17));

-- Location: LCCOMB_X74_Y31_N2
\Add0|Result[18]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[18]~32_combout\ = (\PC_Reg_1|Q\(18) & (\Add0|Result[17]~31\ $ (GND))) # (!\PC_Reg_1|Q\(18) & (!\Add0|Result[17]~31\ & VCC))
-- \Add0|Result[18]~33\ = CARRY((\PC_Reg_1|Q\(18) & !\Add0|Result[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(18),
	datad => VCC,
	cin => \Add0|Result[17]~31\,
	combout => \Add0|Result[18]~32_combout\,
	cout => \Add0|Result[18]~33\);

-- Location: FF_X74_Y31_N3
\PC_plus4|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(18));

-- Location: LCCOMB_X72_Y31_N30
\IF_ID|IF_ID_nextPC~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~17_combout\ = (\PC_plus4|Q\(18) & (!\HDU1|Stall_Flush~0_combout\ & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_plus4|Q\(18),
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_nextPC~17_combout\);

-- Location: FF_X72_Y31_N31
\IF_ID|IF_ID_nextPC[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~17_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(18));

-- Location: FF_X72_Y31_N3
\ID_EX|ID_EX_nextPC[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_nextPC\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(18));

-- Location: LCCOMB_X71_Y31_N2
\EX_MEM|EX_MEM_Branch_Addr[18]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[18]~63_combout\ = ((\ID_EX|ID_EX_extend_value\(31) $ (\ID_EX|ID_EX_nextPC\(18) $ (!\EX_MEM|EX_MEM_Branch_Addr[17]~62\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[18]~64\ = CARRY((\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(18)) # (!\EX_MEM|EX_MEM_Branch_Addr[17]~62\))) # (!\ID_EX|ID_EX_extend_value\(31) & (\ID_EX|ID_EX_nextPC\(18) & !\EX_MEM|EX_MEM_Branch_Addr[17]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ID_EX|ID_EX_nextPC\(18),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[17]~62\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[18]~63_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[18]~64\);

-- Location: FF_X71_Y31_N3
\EX_MEM|EX_MEM_Branch_Addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[18]~63_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(18));

-- Location: LCCOMB_X75_Y31_N28
\Mux3_2to1|Y[18]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[18]~17_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(18))) # (!\PC_Src~0_combout\ & ((\Add0|Result[18]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(18),
	datab => \PC_Src~0_combout\,
	datad => \Add0|Result[18]~32_combout\,
	combout => \Mux3_2to1|Y[18]~17_combout\);

-- Location: FF_X75_Y31_N29
\PC_Reg_1|Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[18]~17_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(18));

-- Location: LCCOMB_X74_Y31_N4
\Add0|Result[19]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[19]~34_combout\ = (\PC_Reg_1|Q\(19) & (!\Add0|Result[18]~33\)) # (!\PC_Reg_1|Q\(19) & ((\Add0|Result[18]~33\) # (GND)))
-- \Add0|Result[19]~35\ = CARRY((!\Add0|Result[18]~33\) # (!\PC_Reg_1|Q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(19),
	datad => VCC,
	cin => \Add0|Result[18]~33\,
	combout => \Add0|Result[19]~34_combout\,
	cout => \Add0|Result[19]~35\);

-- Location: FF_X74_Y31_N5
\PC_plus4|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[19]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(19));

-- Location: LCCOMB_X72_Y31_N24
\IF_ID|IF_ID_nextPC~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~18_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \PC_plus4|Q\(19),
	combout => \IF_ID|IF_ID_nextPC~18_combout\);

-- Location: FF_X72_Y31_N25
\IF_ID|IF_ID_nextPC[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~18_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(19));

-- Location: LCCOMB_X71_Y31_N30
\ID_EX|ID_EX_nextPC[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[19]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(19),
	combout => \ID_EX|ID_EX_nextPC[19]~feeder_combout\);

-- Location: FF_X71_Y31_N31
\ID_EX|ID_EX_nextPC[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(19));

-- Location: LCCOMB_X71_Y31_N4
\EX_MEM|EX_MEM_Branch_Addr[19]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[19]~65_combout\ = (\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(19) & (\EX_MEM|EX_MEM_Branch_Addr[18]~64\ & VCC)) # (!\ID_EX|ID_EX_nextPC\(19) & (!\EX_MEM|EX_MEM_Branch_Addr[18]~64\)))) # 
-- (!\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(19) & (!\EX_MEM|EX_MEM_Branch_Addr[18]~64\)) # (!\ID_EX|ID_EX_nextPC\(19) & ((\EX_MEM|EX_MEM_Branch_Addr[18]~64\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[19]~66\ = CARRY((\ID_EX|ID_EX_extend_value\(31) & (!\ID_EX|ID_EX_nextPC\(19) & !\EX_MEM|EX_MEM_Branch_Addr[18]~64\)) # (!\ID_EX|ID_EX_extend_value\(31) & ((!\EX_MEM|EX_MEM_Branch_Addr[18]~64\) # (!\ID_EX|ID_EX_nextPC\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ID_EX|ID_EX_nextPC\(19),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[18]~64\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[19]~65_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[19]~66\);

-- Location: FF_X71_Y31_N5
\EX_MEM|EX_MEM_Branch_Addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[19]~65_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(19));

-- Location: LCCOMB_X75_Y31_N2
\Mux3_2to1|Y[19]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[19]~18_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(19)))) # (!\PC_Src~0_combout\ & (\Add0|Result[19]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0|Result[19]~34_combout\,
	datac => \EX_MEM|EX_MEM_Branch_Addr\(19),
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[19]~18_combout\);

-- Location: FF_X75_Y31_N3
\PC_Reg_1|Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[19]~18_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(19));

-- Location: LCCOMB_X74_Y31_N6
\Add0|Result[20]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[20]~36_combout\ = (\PC_Reg_1|Q\(20) & (\Add0|Result[19]~35\ $ (GND))) # (!\PC_Reg_1|Q\(20) & (!\Add0|Result[19]~35\ & VCC))
-- \Add0|Result[20]~37\ = CARRY((\PC_Reg_1|Q\(20) & !\Add0|Result[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(20),
	datad => VCC,
	cin => \Add0|Result[19]~35\,
	combout => \Add0|Result[20]~36_combout\,
	cout => \Add0|Result[20]~37\);

-- Location: FF_X74_Y31_N7
\PC_plus4|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(20));

-- Location: LCCOMB_X70_Y31_N6
\IF_ID|IF_ID_nextPC~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~19_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (\PC_plus4|Q\(20) & !\HDU2|IF_Flush_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU1|Stall_Flush~0_combout\,
	datab => \PC_plus4|Q\(20),
	datac => \HDU2|IF_Flush_2~q\,
	combout => \IF_ID|IF_ID_nextPC~19_combout\);

-- Location: FF_X70_Y31_N7
\IF_ID|IF_ID_nextPC[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~19_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(20));

-- Location: LCCOMB_X70_Y31_N4
\ID_EX|ID_EX_nextPC[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[20]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(20),
	combout => \ID_EX|ID_EX_nextPC[20]~feeder_combout\);

-- Location: FF_X70_Y31_N5
\ID_EX|ID_EX_nextPC[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(20));

-- Location: LCCOMB_X71_Y31_N6
\EX_MEM|EX_MEM_Branch_Addr[20]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[20]~67_combout\ = ((\ID_EX|ID_EX_extend_value\(31) $ (\ID_EX|ID_EX_nextPC\(20) $ (!\EX_MEM|EX_MEM_Branch_Addr[19]~66\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[20]~68\ = CARRY((\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(20)) # (!\EX_MEM|EX_MEM_Branch_Addr[19]~66\))) # (!\ID_EX|ID_EX_extend_value\(31) & (\ID_EX|ID_EX_nextPC\(20) & !\EX_MEM|EX_MEM_Branch_Addr[19]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ID_EX|ID_EX_nextPC\(20),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[19]~66\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[20]~67_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[20]~68\);

-- Location: FF_X71_Y31_N7
\EX_MEM|EX_MEM_Branch_Addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[20]~67_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(20));

-- Location: LCCOMB_X75_Y31_N20
\Mux3_2to1|Y[20]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[20]~19_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(20)))) # (!\PC_Src~0_combout\ & (\Add0|Result[20]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_Src~0_combout\,
	datac => \Add0|Result[20]~36_combout\,
	datad => \EX_MEM|EX_MEM_Branch_Addr\(20),
	combout => \Mux3_2to1|Y[20]~19_combout\);

-- Location: FF_X75_Y31_N21
\PC_Reg_1|Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[20]~19_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(20));

-- Location: LCCOMB_X74_Y31_N8
\Add0|Result[21]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[21]~38_combout\ = (\PC_Reg_1|Q\(21) & (!\Add0|Result[20]~37\)) # (!\PC_Reg_1|Q\(21) & ((\Add0|Result[20]~37\) # (GND)))
-- \Add0|Result[21]~39\ = CARRY((!\Add0|Result[20]~37\) # (!\PC_Reg_1|Q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(21),
	datad => VCC,
	cin => \Add0|Result[20]~37\,
	combout => \Add0|Result[21]~38_combout\,
	cout => \Add0|Result[21]~39\);

-- Location: FF_X74_Y31_N9
\PC_plus4|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[21]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(21));

-- Location: LCCOMB_X72_Y31_N10
\IF_ID|IF_ID_nextPC~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~20_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(21),
	combout => \IF_ID|IF_ID_nextPC~20_combout\);

-- Location: FF_X72_Y31_N11
\IF_ID|IF_ID_nextPC[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~20_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(21));

-- Location: LCCOMB_X72_Y31_N20
\ID_EX|ID_EX_nextPC[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[21]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(21),
	combout => \ID_EX|ID_EX_nextPC[21]~feeder_combout\);

-- Location: FF_X72_Y31_N21
\ID_EX|ID_EX_nextPC[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(21));

-- Location: LCCOMB_X71_Y31_N8
\EX_MEM|EX_MEM_Branch_Addr[21]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[21]~69_combout\ = (\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(21) & (\EX_MEM|EX_MEM_Branch_Addr[20]~68\ & VCC)) # (!\ID_EX|ID_EX_nextPC\(21) & (!\EX_MEM|EX_MEM_Branch_Addr[20]~68\)))) # 
-- (!\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(21) & (!\EX_MEM|EX_MEM_Branch_Addr[20]~68\)) # (!\ID_EX|ID_EX_nextPC\(21) & ((\EX_MEM|EX_MEM_Branch_Addr[20]~68\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[21]~70\ = CARRY((\ID_EX|ID_EX_extend_value\(31) & (!\ID_EX|ID_EX_nextPC\(21) & !\EX_MEM|EX_MEM_Branch_Addr[20]~68\)) # (!\ID_EX|ID_EX_extend_value\(31) & ((!\EX_MEM|EX_MEM_Branch_Addr[20]~68\) # (!\ID_EX|ID_EX_nextPC\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ID_EX|ID_EX_nextPC\(21),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[20]~68\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[21]~69_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[21]~70\);

-- Location: FF_X71_Y31_N9
\EX_MEM|EX_MEM_Branch_Addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[21]~69_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(21));

-- Location: LCCOMB_X75_Y31_N30
\Mux3_2to1|Y[21]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[21]~20_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(21))) # (!\PC_Src~0_combout\ & ((\Add0|Result[21]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(21),
	datab => \PC_Src~0_combout\,
	datad => \Add0|Result[21]~38_combout\,
	combout => \Mux3_2to1|Y[21]~20_combout\);

-- Location: FF_X75_Y31_N31
\PC_Reg_1|Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[21]~20_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(21));

-- Location: LCCOMB_X74_Y31_N10
\Add0|Result[22]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[22]~40_combout\ = (\PC_Reg_1|Q\(22) & (\Add0|Result[21]~39\ $ (GND))) # (!\PC_Reg_1|Q\(22) & (!\Add0|Result[21]~39\ & VCC))
-- \Add0|Result[22]~41\ = CARRY((\PC_Reg_1|Q\(22) & !\Add0|Result[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_Reg_1|Q\(22),
	datad => VCC,
	cin => \Add0|Result[21]~39\,
	combout => \Add0|Result[22]~40_combout\,
	cout => \Add0|Result[22]~41\);

-- Location: FF_X74_Y31_N11
\PC_plus4|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(22));

-- Location: LCCOMB_X72_Y31_N12
\IF_ID|IF_ID_nextPC~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~21_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(22),
	combout => \IF_ID|IF_ID_nextPC~21_combout\);

-- Location: FF_X72_Y31_N13
\IF_ID|IF_ID_nextPC[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~21_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(22));

-- Location: LCCOMB_X72_Y31_N22
\ID_EX|ID_EX_nextPC[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[22]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(22),
	combout => \ID_EX|ID_EX_nextPC[22]~feeder_combout\);

-- Location: FF_X72_Y31_N23
\ID_EX|ID_EX_nextPC[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(22));

-- Location: LCCOMB_X71_Y31_N10
\EX_MEM|EX_MEM_Branch_Addr[22]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[22]~71_combout\ = ((\ID_EX|ID_EX_extend_value\(31) $ (\ID_EX|ID_EX_nextPC\(22) $ (!\EX_MEM|EX_MEM_Branch_Addr[21]~70\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[22]~72\ = CARRY((\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(22)) # (!\EX_MEM|EX_MEM_Branch_Addr[21]~70\))) # (!\ID_EX|ID_EX_extend_value\(31) & (\ID_EX|ID_EX_nextPC\(22) & !\EX_MEM|EX_MEM_Branch_Addr[21]~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ID_EX|ID_EX_nextPC\(22),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[21]~70\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[22]~71_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[22]~72\);

-- Location: FF_X71_Y31_N11
\EX_MEM|EX_MEM_Branch_Addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[22]~71_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(22));

-- Location: LCCOMB_X75_Y31_N4
\Mux3_2to1|Y[22]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[22]~21_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(22))) # (!\PC_Src~0_combout\ & ((\Add0|Result[22]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM|EX_MEM_Branch_Addr\(22),
	datac => \Add0|Result[22]~40_combout\,
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[22]~21_combout\);

-- Location: FF_X75_Y31_N5
\PC_Reg_1|Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[22]~21_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(22));

-- Location: LCCOMB_X74_Y31_N12
\Add0|Result[23]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[23]~42_combout\ = (\PC_Reg_1|Q\(23) & (!\Add0|Result[22]~41\)) # (!\PC_Reg_1|Q\(23) & ((\Add0|Result[22]~41\) # (GND)))
-- \Add0|Result[23]~43\ = CARRY((!\Add0|Result[22]~41\) # (!\PC_Reg_1|Q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(23),
	datad => VCC,
	cin => \Add0|Result[22]~41\,
	combout => \Add0|Result[23]~42_combout\,
	cout => \Add0|Result[23]~43\);

-- Location: FF_X74_Y31_N13
\PC_plus4|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(23));

-- Location: LCCOMB_X70_Y31_N28
\IF_ID|IF_ID_nextPC~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~22_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(23),
	combout => \IF_ID|IF_ID_nextPC~22_combout\);

-- Location: FF_X70_Y31_N29
\IF_ID|IF_ID_nextPC[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~22_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(23));

-- Location: LCCOMB_X70_Y31_N14
\ID_EX|ID_EX_nextPC[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[23]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(23),
	combout => \ID_EX|ID_EX_nextPC[23]~feeder_combout\);

-- Location: FF_X70_Y31_N15
\ID_EX|ID_EX_nextPC[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(23));

-- Location: LCCOMB_X71_Y31_N12
\EX_MEM|EX_MEM_Branch_Addr[23]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[23]~73_combout\ = (\ID_EX|ID_EX_nextPC\(23) & ((\ID_EX|ID_EX_extend_value\(31) & (\EX_MEM|EX_MEM_Branch_Addr[22]~72\ & VCC)) # (!\ID_EX|ID_EX_extend_value\(31) & (!\EX_MEM|EX_MEM_Branch_Addr[22]~72\)))) # 
-- (!\ID_EX|ID_EX_nextPC\(23) & ((\ID_EX|ID_EX_extend_value\(31) & (!\EX_MEM|EX_MEM_Branch_Addr[22]~72\)) # (!\ID_EX|ID_EX_extend_value\(31) & ((\EX_MEM|EX_MEM_Branch_Addr[22]~72\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[23]~74\ = CARRY((\ID_EX|ID_EX_nextPC\(23) & (!\ID_EX|ID_EX_extend_value\(31) & !\EX_MEM|EX_MEM_Branch_Addr[22]~72\)) # (!\ID_EX|ID_EX_nextPC\(23) & ((!\EX_MEM|EX_MEM_Branch_Addr[22]~72\) # (!\ID_EX|ID_EX_extend_value\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(23),
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[22]~72\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[23]~73_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[23]~74\);

-- Location: FF_X71_Y31_N13
\EX_MEM|EX_MEM_Branch_Addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[23]~73_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(23));

-- Location: LCCOMB_X75_Y31_N26
\Mux3_2to1|Y[23]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[23]~22_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(23)))) # (!\PC_Src~0_combout\ & (\Add0|Result[23]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0|Result[23]~42_combout\,
	datab => \PC_Src~0_combout\,
	datad => \EX_MEM|EX_MEM_Branch_Addr\(23),
	combout => \Mux3_2to1|Y[23]~22_combout\);

-- Location: FF_X75_Y31_N27
\PC_Reg_1|Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[23]~22_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(23));

-- Location: LCCOMB_X74_Y31_N14
\Add0|Result[24]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[24]~44_combout\ = (\PC_Reg_1|Q\(24) & (\Add0|Result[23]~43\ $ (GND))) # (!\PC_Reg_1|Q\(24) & (!\Add0|Result[23]~43\ & VCC))
-- \Add0|Result[24]~45\ = CARRY((\PC_Reg_1|Q\(24) & !\Add0|Result[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(24),
	datad => VCC,
	cin => \Add0|Result[23]~43\,
	combout => \Add0|Result[24]~44_combout\,
	cout => \Add0|Result[24]~45\);

-- Location: FF_X74_Y31_N15
\PC_plus4|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(24));

-- Location: LCCOMB_X72_Y31_N18
\IF_ID|IF_ID_nextPC~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~23_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \PC_plus4|Q\(24),
	combout => \IF_ID|IF_ID_nextPC~23_combout\);

-- Location: FF_X72_Y31_N19
\IF_ID|IF_ID_nextPC[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~23_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(24));

-- Location: LCCOMB_X72_Y31_N8
\ID_EX|ID_EX_nextPC[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[24]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(24),
	combout => \ID_EX|ID_EX_nextPC[24]~feeder_combout\);

-- Location: FF_X72_Y31_N9
\ID_EX|ID_EX_nextPC[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(24));

-- Location: LCCOMB_X71_Y31_N14
\EX_MEM|EX_MEM_Branch_Addr[24]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[24]~75_combout\ = ((\ID_EX|ID_EX_extend_value\(31) $ (\ID_EX|ID_EX_nextPC\(24) $ (!\EX_MEM|EX_MEM_Branch_Addr[23]~74\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[24]~76\ = CARRY((\ID_EX|ID_EX_extend_value\(31) & ((\ID_EX|ID_EX_nextPC\(24)) # (!\EX_MEM|EX_MEM_Branch_Addr[23]~74\))) # (!\ID_EX|ID_EX_extend_value\(31) & (\ID_EX|ID_EX_nextPC\(24) & !\EX_MEM|EX_MEM_Branch_Addr[23]~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_extend_value\(31),
	datab => \ID_EX|ID_EX_nextPC\(24),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[23]~74\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[24]~75_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[24]~76\);

-- Location: FF_X71_Y31_N15
\EX_MEM|EX_MEM_Branch_Addr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[24]~75_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(24));

-- Location: LCCOMB_X75_Y31_N16
\Mux3_2to1|Y[24]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[24]~23_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(24))) # (!\PC_Src~0_combout\ & ((\Add0|Result[24]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_Src~0_combout\,
	datac => \EX_MEM|EX_MEM_Branch_Addr\(24),
	datad => \Add0|Result[24]~44_combout\,
	combout => \Mux3_2to1|Y[24]~23_combout\);

-- Location: FF_X75_Y31_N17
\PC_Reg_1|Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[24]~23_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(24));

-- Location: LCCOMB_X74_Y31_N16
\Add0|Result[25]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[25]~46_combout\ = (\PC_Reg_1|Q\(25) & (!\Add0|Result[24]~45\)) # (!\PC_Reg_1|Q\(25) & ((\Add0|Result[24]~45\) # (GND)))
-- \Add0|Result[25]~47\ = CARRY((!\Add0|Result[24]~45\) # (!\PC_Reg_1|Q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(25),
	datad => VCC,
	cin => \Add0|Result[24]~45\,
	combout => \Add0|Result[25]~46_combout\,
	cout => \Add0|Result[25]~47\);

-- Location: FF_X74_Y31_N17
\PC_plus4|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[25]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(25));

-- Location: LCCOMB_X70_Y31_N18
\IF_ID|IF_ID_nextPC~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~24_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(25),
	combout => \IF_ID|IF_ID_nextPC~24_combout\);

-- Location: FF_X70_Y31_N19
\IF_ID|IF_ID_nextPC[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~24_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(25));

-- Location: LCCOMB_X70_Y31_N24
\ID_EX|ID_EX_nextPC[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[25]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(25),
	combout => \ID_EX|ID_EX_nextPC[25]~feeder_combout\);

-- Location: FF_X70_Y31_N25
\ID_EX|ID_EX_nextPC[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(25));

-- Location: LCCOMB_X71_Y31_N16
\EX_MEM|EX_MEM_Branch_Addr[25]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[25]~77_combout\ = (\ID_EX|ID_EX_nextPC\(25) & ((\ID_EX|ID_EX_extend_value\(31) & (\EX_MEM|EX_MEM_Branch_Addr[24]~76\ & VCC)) # (!\ID_EX|ID_EX_extend_value\(31) & (!\EX_MEM|EX_MEM_Branch_Addr[24]~76\)))) # 
-- (!\ID_EX|ID_EX_nextPC\(25) & ((\ID_EX|ID_EX_extend_value\(31) & (!\EX_MEM|EX_MEM_Branch_Addr[24]~76\)) # (!\ID_EX|ID_EX_extend_value\(31) & ((\EX_MEM|EX_MEM_Branch_Addr[24]~76\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[25]~78\ = CARRY((\ID_EX|ID_EX_nextPC\(25) & (!\ID_EX|ID_EX_extend_value\(31) & !\EX_MEM|EX_MEM_Branch_Addr[24]~76\)) # (!\ID_EX|ID_EX_nextPC\(25) & ((!\EX_MEM|EX_MEM_Branch_Addr[24]~76\) # (!\ID_EX|ID_EX_extend_value\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(25),
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[24]~76\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[25]~77_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[25]~78\);

-- Location: FF_X71_Y31_N17
\EX_MEM|EX_MEM_Branch_Addr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[25]~77_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(25));

-- Location: LCCOMB_X75_Y31_N10
\Mux3_2to1|Y[25]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[25]~24_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(25)))) # (!\PC_Src~0_combout\ & (\Add0|Result[25]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_Src~0_combout\,
	datac => \Add0|Result[25]~46_combout\,
	datad => \EX_MEM|EX_MEM_Branch_Addr\(25),
	combout => \Mux3_2to1|Y[25]~24_combout\);

-- Location: FF_X75_Y31_N11
\PC_Reg_1|Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[25]~24_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(25));

-- Location: LCCOMB_X74_Y31_N18
\Add0|Result[26]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[26]~48_combout\ = (\PC_Reg_1|Q\(26) & (\Add0|Result[25]~47\ $ (GND))) # (!\PC_Reg_1|Q\(26) & (!\Add0|Result[25]~47\ & VCC))
-- \Add0|Result[26]~49\ = CARRY((\PC_Reg_1|Q\(26) & !\Add0|Result[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(26),
	datad => VCC,
	cin => \Add0|Result[25]~47\,
	combout => \Add0|Result[26]~48_combout\,
	cout => \Add0|Result[26]~49\);

-- Location: FF_X74_Y31_N19
\PC_plus4|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(26));

-- Location: LCCOMB_X72_Y31_N28
\IF_ID|IF_ID_nextPC~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~25_combout\ = (!\HDU1|Stall_Flush~0_combout\ & (!\HDU2|IF_Flush_2~q\ & \PC_plus4|Q\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU1|Stall_Flush~0_combout\,
	datac => \HDU2|IF_Flush_2~q\,
	datad => \PC_plus4|Q\(26),
	combout => \IF_ID|IF_ID_nextPC~25_combout\);

-- Location: FF_X72_Y31_N29
\IF_ID|IF_ID_nextPC[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~25_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(26));

-- Location: LCCOMB_X72_Y31_N6
\ID_EX|ID_EX_nextPC[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[26]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(26),
	combout => \ID_EX|ID_EX_nextPC[26]~feeder_combout\);

-- Location: FF_X72_Y31_N7
\ID_EX|ID_EX_nextPC[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(26));

-- Location: LCCOMB_X71_Y31_N18
\EX_MEM|EX_MEM_Branch_Addr[26]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[26]~79_combout\ = ((\ID_EX|ID_EX_nextPC\(26) $ (\ID_EX|ID_EX_extend_value\(31) $ (!\EX_MEM|EX_MEM_Branch_Addr[25]~78\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[26]~80\ = CARRY((\ID_EX|ID_EX_nextPC\(26) & ((\ID_EX|ID_EX_extend_value\(31)) # (!\EX_MEM|EX_MEM_Branch_Addr[25]~78\))) # (!\ID_EX|ID_EX_nextPC\(26) & (\ID_EX|ID_EX_extend_value\(31) & !\EX_MEM|EX_MEM_Branch_Addr[25]~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(26),
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[25]~78\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[26]~79_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[26]~80\);

-- Location: FF_X71_Y31_N19
\EX_MEM|EX_MEM_Branch_Addr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[26]~79_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(26));

-- Location: LCCOMB_X75_Y31_N8
\Mux3_2to1|Y[26]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[26]~25_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(26)))) # (!\PC_Src~0_combout\ & (\Add0|Result[26]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0|Result[26]~48_combout\,
	datac => \EX_MEM|EX_MEM_Branch_Addr\(26),
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[26]~25_combout\);

-- Location: FF_X75_Y31_N9
\PC_Reg_1|Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[26]~25_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(26));

-- Location: LCCOMB_X74_Y31_N20
\Add0|Result[27]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[27]~50_combout\ = (\PC_Reg_1|Q\(27) & (!\Add0|Result[26]~49\)) # (!\PC_Reg_1|Q\(27) & ((\Add0|Result[26]~49\) # (GND)))
-- \Add0|Result[27]~51\ = CARRY((!\Add0|Result[26]~49\) # (!\PC_Reg_1|Q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(27),
	datad => VCC,
	cin => \Add0|Result[26]~49\,
	combout => \Add0|Result[27]~50_combout\,
	cout => \Add0|Result[27]~51\);

-- Location: FF_X74_Y31_N21
\PC_plus4|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(27));

-- Location: LCCOMB_X70_Y31_N16
\IF_ID|IF_ID_nextPC~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~26_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(27),
	combout => \IF_ID|IF_ID_nextPC~26_combout\);

-- Location: FF_X70_Y31_N17
\IF_ID|IF_ID_nextPC[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~26_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(27));

-- Location: LCCOMB_X70_Y31_N30
\ID_EX|ID_EX_nextPC[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[27]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(27),
	combout => \ID_EX|ID_EX_nextPC[27]~feeder_combout\);

-- Location: FF_X70_Y31_N31
\ID_EX|ID_EX_nextPC[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(27));

-- Location: LCCOMB_X71_Y31_N20
\EX_MEM|EX_MEM_Branch_Addr[27]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[27]~81_combout\ = (\ID_EX|ID_EX_nextPC\(27) & ((\ID_EX|ID_EX_extend_value\(31) & (\EX_MEM|EX_MEM_Branch_Addr[26]~80\ & VCC)) # (!\ID_EX|ID_EX_extend_value\(31) & (!\EX_MEM|EX_MEM_Branch_Addr[26]~80\)))) # 
-- (!\ID_EX|ID_EX_nextPC\(27) & ((\ID_EX|ID_EX_extend_value\(31) & (!\EX_MEM|EX_MEM_Branch_Addr[26]~80\)) # (!\ID_EX|ID_EX_extend_value\(31) & ((\EX_MEM|EX_MEM_Branch_Addr[26]~80\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[27]~82\ = CARRY((\ID_EX|ID_EX_nextPC\(27) & (!\ID_EX|ID_EX_extend_value\(31) & !\EX_MEM|EX_MEM_Branch_Addr[26]~80\)) # (!\ID_EX|ID_EX_nextPC\(27) & ((!\EX_MEM|EX_MEM_Branch_Addr[26]~80\) # (!\ID_EX|ID_EX_extend_value\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(27),
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[26]~80\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[27]~81_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[27]~82\);

-- Location: FF_X71_Y31_N21
\EX_MEM|EX_MEM_Branch_Addr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[27]~81_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(27));

-- Location: LCCOMB_X75_Y31_N22
\Mux3_2to1|Y[27]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[27]~26_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(27)))) # (!\PC_Src~0_combout\ & (\Add0|Result[27]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0|Result[27]~50_combout\,
	datac => \EX_MEM|EX_MEM_Branch_Addr\(27),
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[27]~26_combout\);

-- Location: FF_X75_Y31_N23
\PC_Reg_1|Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[27]~26_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(27));

-- Location: LCCOMB_X74_Y31_N22
\Add0|Result[28]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[28]~52_combout\ = (\PC_Reg_1|Q\(28) & (\Add0|Result[27]~51\ $ (GND))) # (!\PC_Reg_1|Q\(28) & (!\Add0|Result[27]~51\ & VCC))
-- \Add0|Result[28]~53\ = CARRY((\PC_Reg_1|Q\(28) & !\Add0|Result[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(28),
	datad => VCC,
	cin => \Add0|Result[27]~51\,
	combout => \Add0|Result[28]~52_combout\,
	cout => \Add0|Result[28]~53\);

-- Location: FF_X74_Y31_N23
\PC_plus4|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(28));

-- Location: LCCOMB_X70_Y32_N14
\IF_ID|IF_ID_nextPC~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~27_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(28),
	combout => \IF_ID|IF_ID_nextPC~27_combout\);

-- Location: FF_X70_Y32_N15
\IF_ID|IF_ID_nextPC[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~27_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(28));

-- Location: LCCOMB_X71_Y32_N0
\ID_EX|ID_EX_nextPC[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[28]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(28),
	combout => \ID_EX|ID_EX_nextPC[28]~feeder_combout\);

-- Location: FF_X71_Y32_N1
\ID_EX|ID_EX_nextPC[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(28));

-- Location: LCCOMB_X71_Y31_N22
\EX_MEM|EX_MEM_Branch_Addr[28]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[28]~83_combout\ = ((\ID_EX|ID_EX_nextPC\(28) $ (\ID_EX|ID_EX_extend_value\(31) $ (!\EX_MEM|EX_MEM_Branch_Addr[27]~82\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[28]~84\ = CARRY((\ID_EX|ID_EX_nextPC\(28) & ((\ID_EX|ID_EX_extend_value\(31)) # (!\EX_MEM|EX_MEM_Branch_Addr[27]~82\))) # (!\ID_EX|ID_EX_nextPC\(28) & (\ID_EX|ID_EX_extend_value\(31) & !\EX_MEM|EX_MEM_Branch_Addr[27]~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(28),
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[27]~82\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[28]~83_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[28]~84\);

-- Location: FF_X71_Y31_N23
\EX_MEM|EX_MEM_Branch_Addr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[28]~83_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(28));

-- Location: LCCOMB_X75_Y31_N0
\Mux3_2to1|Y[28]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[28]~27_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(28))) # (!\PC_Src~0_combout\ & ((\Add0|Result[28]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(28),
	datab => \Add0|Result[28]~52_combout\,
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[28]~27_combout\);

-- Location: FF_X75_Y31_N1
\PC_Reg_1|Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[28]~27_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(28));

-- Location: LCCOMB_X74_Y31_N24
\Add0|Result[29]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[29]~54_combout\ = (\PC_Reg_1|Q\(29) & (!\Add0|Result[28]~53\)) # (!\PC_Reg_1|Q\(29) & ((\Add0|Result[28]~53\) # (GND)))
-- \Add0|Result[29]~55\ = CARRY((!\Add0|Result[28]~53\) # (!\PC_Reg_1|Q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(29),
	datad => VCC,
	cin => \Add0|Result[28]~53\,
	combout => \Add0|Result[29]~54_combout\,
	cout => \Add0|Result[29]~55\);

-- Location: FF_X74_Y31_N25
\PC_plus4|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[29]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(29));

-- Location: LCCOMB_X70_Y31_N26
\IF_ID|IF_ID_nextPC~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~28_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(29),
	combout => \IF_ID|IF_ID_nextPC~28_combout\);

-- Location: FF_X70_Y31_N27
\IF_ID|IF_ID_nextPC[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~28_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(29));

-- Location: FF_X70_Y31_N13
\ID_EX|ID_EX_nextPC[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	asdata => \IF_ID|IF_ID_nextPC\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(29));

-- Location: LCCOMB_X71_Y31_N24
\EX_MEM|EX_MEM_Branch_Addr[29]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[29]~85_combout\ = (\ID_EX|ID_EX_nextPC\(29) & ((\ID_EX|ID_EX_extend_value\(31) & (\EX_MEM|EX_MEM_Branch_Addr[28]~84\ & VCC)) # (!\ID_EX|ID_EX_extend_value\(31) & (!\EX_MEM|EX_MEM_Branch_Addr[28]~84\)))) # 
-- (!\ID_EX|ID_EX_nextPC\(29) & ((\ID_EX|ID_EX_extend_value\(31) & (!\EX_MEM|EX_MEM_Branch_Addr[28]~84\)) # (!\ID_EX|ID_EX_extend_value\(31) & ((\EX_MEM|EX_MEM_Branch_Addr[28]~84\) # (GND)))))
-- \EX_MEM|EX_MEM_Branch_Addr[29]~86\ = CARRY((\ID_EX|ID_EX_nextPC\(29) & (!\ID_EX|ID_EX_extend_value\(31) & !\EX_MEM|EX_MEM_Branch_Addr[28]~84\)) # (!\ID_EX|ID_EX_nextPC\(29) & ((!\EX_MEM|EX_MEM_Branch_Addr[28]~84\) # (!\ID_EX|ID_EX_extend_value\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(29),
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[28]~84\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[29]~85_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[29]~86\);

-- Location: FF_X71_Y31_N25
\EX_MEM|EX_MEM_Branch_Addr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[29]~85_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(29));

-- Location: LCCOMB_X75_Y31_N14
\Mux3_2to1|Y[29]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[29]~28_combout\ = (\PC_Src~0_combout\ & ((\EX_MEM|EX_MEM_Branch_Addr\(29)))) # (!\PC_Src~0_combout\ & (\Add0|Result[29]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0|Result[29]~54_combout\,
	datac => \EX_MEM|EX_MEM_Branch_Addr\(29),
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[29]~28_combout\);

-- Location: FF_X75_Y31_N15
\PC_Reg_1|Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[29]~28_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(29));

-- Location: LCCOMB_X74_Y31_N26
\Add0|Result[30]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[30]~56_combout\ = (\PC_Reg_1|Q\(30) & (\Add0|Result[29]~55\ $ (GND))) # (!\PC_Reg_1|Q\(30) & (!\Add0|Result[29]~55\ & VCC))
-- \Add0|Result[30]~57\ = CARRY((\PC_Reg_1|Q\(30) & !\Add0|Result[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_Reg_1|Q\(30),
	datad => VCC,
	cin => \Add0|Result[29]~55\,
	combout => \Add0|Result[30]~56_combout\,
	cout => \Add0|Result[30]~57\);

-- Location: FF_X74_Y31_N27
\PC_plus4|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(30));

-- Location: LCCOMB_X70_Y31_N20
\IF_ID|IF_ID_nextPC~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~29_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(30),
	combout => \IF_ID|IF_ID_nextPC~29_combout\);

-- Location: FF_X70_Y31_N21
\IF_ID|IF_ID_nextPC[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~29_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(30));

-- Location: LCCOMB_X70_Y31_N22
\ID_EX|ID_EX_nextPC[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[30]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(30),
	combout => \ID_EX|ID_EX_nextPC[30]~feeder_combout\);

-- Location: FF_X70_Y31_N23
\ID_EX|ID_EX_nextPC[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(30));

-- Location: LCCOMB_X71_Y31_N26
\EX_MEM|EX_MEM_Branch_Addr[30]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[30]~87_combout\ = ((\ID_EX|ID_EX_nextPC\(30) $ (\ID_EX|ID_EX_extend_value\(31) $ (!\EX_MEM|EX_MEM_Branch_Addr[29]~86\)))) # (GND)
-- \EX_MEM|EX_MEM_Branch_Addr[30]~88\ = CARRY((\ID_EX|ID_EX_nextPC\(30) & ((\ID_EX|ID_EX_extend_value\(31)) # (!\EX_MEM|EX_MEM_Branch_Addr[29]~86\))) # (!\ID_EX|ID_EX_nextPC\(30) & (\ID_EX|ID_EX_extend_value\(31) & !\EX_MEM|EX_MEM_Branch_Addr[29]~86\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_nextPC\(30),
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => VCC,
	cin => \EX_MEM|EX_MEM_Branch_Addr[29]~86\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[30]~87_combout\,
	cout => \EX_MEM|EX_MEM_Branch_Addr[30]~88\);

-- Location: FF_X71_Y31_N27
\EX_MEM|EX_MEM_Branch_Addr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[30]~87_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(30));

-- Location: LCCOMB_X75_Y31_N12
\Mux3_2to1|Y[30]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[30]~29_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(30))) # (!\PC_Src~0_combout\ & ((\Add0|Result[30]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Branch_Addr\(30),
	datac => \Add0|Result[30]~56_combout\,
	datad => \PC_Src~0_combout\,
	combout => \Mux3_2to1|Y[30]~29_combout\);

-- Location: FF_X75_Y31_N13
\PC_Reg_1|Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[30]~29_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(30));

-- Location: LCCOMB_X74_Y31_N28
\Add0|Result[31]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0|Result[31]~58_combout\ = \Add0|Result[30]~57\ $ (\PC_Reg_1|Q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC_Reg_1|Q\(31),
	cin => \Add0|Result[30]~57\,
	combout => \Add0|Result[31]~58_combout\);

-- Location: FF_X74_Y31_N29
\PC_plus4|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Add0|Result[31]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_plus4|Q\(31));

-- Location: LCCOMB_X70_Y31_N10
\IF_ID|IF_ID_nextPC~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_ID|IF_ID_nextPC~30_combout\ = (!\HDU2|IF_Flush_2~q\ & (!\HDU1|Stall_Flush~0_combout\ & \PC_plus4|Q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HDU2|IF_Flush_2~q\,
	datac => \HDU1|Stall_Flush~0_combout\,
	datad => \PC_plus4|Q\(31),
	combout => \IF_ID|IF_ID_nextPC~30_combout\);

-- Location: FF_X70_Y31_N11
\IF_ID|IF_ID_nextPC[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \IF_ID|IF_ID_nextPC~30_combout\,
	ena => \IF_ID_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|IF_ID_nextPC\(31));

-- Location: LCCOMB_X70_Y31_N8
\ID_EX|ID_EX_nextPC[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_EX|ID_EX_nextPC[31]~feeder_combout\ = \IF_ID|IF_ID_nextPC\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID|IF_ID_nextPC\(31),
	combout => \ID_EX|ID_EX_nextPC[31]~feeder_combout\);

-- Location: FF_X70_Y31_N9
\ID_EX|ID_EX_nextPC[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \ID_EX|ID_EX_nextPC[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|ID_EX_nextPC\(31));

-- Location: LCCOMB_X71_Y31_N28
\EX_MEM|EX_MEM_Branch_Addr[31]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM|EX_MEM_Branch_Addr[31]~89_combout\ = \ID_EX|ID_EX_extend_value\(31) $ (\EX_MEM|EX_MEM_Branch_Addr[30]~88\ $ (\ID_EX|ID_EX_nextPC\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_extend_value\(31),
	datad => \ID_EX|ID_EX_nextPC\(31),
	cin => \EX_MEM|EX_MEM_Branch_Addr[30]~88\,
	combout => \EX_MEM|EX_MEM_Branch_Addr[31]~89_combout\);

-- Location: FF_X71_Y31_N29
\EX_MEM|EX_MEM_Branch_Addr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \EX_MEM|EX_MEM_Branch_Addr[31]~89_combout\,
	sclr => \HDU1|Stall_Flush~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|EX_MEM_Branch_Addr\(31));

-- Location: LCCOMB_X75_Y31_N18
\Mux3_2to1|Y[31]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3_2to1|Y[31]~30_combout\ = (\PC_Src~0_combout\ & (\EX_MEM|EX_MEM_Branch_Addr\(31))) # (!\PC_Src~0_combout\ & ((\Add0|Result[31]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_Src~0_combout\,
	datac => \EX_MEM|EX_MEM_Branch_Addr\(31),
	datad => \Add0|Result[31]~58_combout\,
	combout => \Mux3_2to1|Y[31]~30_combout\);

-- Location: FF_X75_Y31_N19
\PC_Reg_1|Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock~inputclkctrl_outclk\,
	d => \Mux3_2to1|Y[31]~30_combout\,
	clrn => \ALT_INV_Reset~inputclkctrl_outclk\,
	ena => \HDU1|ALT_INV_PC_Write~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC_Reg_1|Q\(31));

-- Location: LCCOMB_X50_Y38_N16
\IF_Flush~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_Flush~0_combout\ = (!\HDU2|IF_Flush_2~q\ & !\HDU1|Stall_Flush~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HDU2|IF_Flush_2~q\,
	datad => \HDU1|Stall_Flush~0_combout\,
	combout => \IF_Flush~0_combout\);

-- Location: LCCOMB_X40_Y30_N22
\Mux0_2to1|Y[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_2to1|Y[0]~0_combout\ = (\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rd\(0))) # (!\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_Rt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rd\(0),
	datac => \Control_U|RegDst~q\,
	datad => \ID_EX|ID_EX_Rt\(0),
	combout => \Mux0_2to1|Y[0]~0_combout\);

-- Location: LCCOMB_X40_Y30_N0
\Mux0_2to1|Y[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_2to1|Y[1]~1_combout\ = (\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_extend_value\(12)))) # (!\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_U|RegDst~q\,
	datac => \ID_EX|ID_EX_Rt\(1),
	datad => \ID_EX|ID_EX_extend_value\(12),
	combout => \Mux0_2to1|Y[1]~1_combout\);

-- Location: LCCOMB_X40_Y30_N18
\Mux0_2to1|Y[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_2to1|Y[2]~2_combout\ = (\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_extend_value\(13)))) # (!\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ID_EX_Rt\(2),
	datac => \Control_U|RegDst~q\,
	datad => \ID_EX|ID_EX_extend_value\(13),
	combout => \Mux0_2to1|Y[2]~2_combout\);

-- Location: LCCOMB_X40_Y30_N16
\Mux0_2to1|Y[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_2to1|Y[3]~3_combout\ = (\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_extend_value\(14)))) # (!\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_Rt\(3),
	datac => \Control_U|RegDst~q\,
	datad => \ID_EX|ID_EX_extend_value\(14),
	combout => \Mux0_2to1|Y[3]~3_combout\);

-- Location: LCCOMB_X40_Y30_N30
\Mux0_2to1|Y[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0_2to1|Y[4]~4_combout\ = (\Control_U|RegDst~q\ & ((\ID_EX|ID_EX_extend_value\(31)))) # (!\Control_U|RegDst~q\ & (\ID_EX|ID_EX_Rt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX|ID_EX_Rt\(4),
	datac => \Control_U|RegDst~q\,
	datad => \ID_EX|ID_EX_extend_value\(31),
	combout => \Mux0_2to1|Y[4]~4_combout\);

-- Location: LCCOMB_X37_Y28_N4
\Mux1_4to1|MUX2_2_1|Y[8]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1_4to1|MUX2_2_1|Y[8]~17_combout\ = (\Mux1_4to1|MUX2_2_1|Y[8]~16_combout\) # ((\Mux4_2to1|Y[8]~8_combout\ & \FWD_U|FWD_B[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1_4to1|MUX2_2_1|Y[8]~16_combout\,
	datab => \Mux4_2to1|Y[8]~8_combout\,
	datad => \FWD_U|FWD_B[0]~9_combout\,
	combout => \Mux1_4to1|MUX2_2_1|Y[8]~17_combout\);

-- Location: LCCOMB_X38_Y33_N8
\Final_Jump~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Final_Jump~0_combout\ = ((\EX_MEM|EX_MEM_Zero~q\ & (\EX_MEM|EX_MEM_Branch_eq~q\)) # (!\EX_MEM|EX_MEM_Zero~q\ & ((\EX_MEM|EX_MEM_Branch_ne~q\)))) # (!\Control_U|Jump~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|EX_MEM_Zero~q\,
	datab => \EX_MEM|EX_MEM_Branch_eq~q\,
	datac => \Control_U|Jump~q\,
	datad => \EX_MEM|EX_MEM_Branch_ne~q\,
	combout => \Final_Jump~0_combout\);

-- Location: LCCOMB_X31_Y29_N30
\ALU_exc|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Mux3~10_combout\ = (\ALU_exc|Mux20~6_combout\) # ((\ALU_exc|Mux3~7_combout\ & ((!\ALUctrl_0|ALU_Ctrl\(1)) # (!\ALUctrl_0|ALU_Ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux20~6_combout\,
	datab => \ALUctrl_0|ALU_Ctrl\(0),
	datac => \ALU_exc|Mux3~7_combout\,
	datad => \ALUctrl_0|ALU_Ctrl\(1),
	combout => \ALU_exc|Mux3~10_combout\);

-- Location: LCCOMB_X31_Y29_N24
\ALU_exc|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~9_combout\ = (\ALUctrl_0|ALU_Ctrl\(1) & (\ALUctrl_0|ALU_Ctrl\(2) & (\ALUctrl_0|ALU_Ctrl\(0) & \ALU_exc|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUctrl_0|ALU_Ctrl\(1),
	datab => \ALUctrl_0|ALU_Ctrl\(2),
	datac => \ALUctrl_0|ALU_Ctrl\(0),
	datad => \ALU_exc|LessThan0~62_combout\,
	combout => \ALU_exc|Equal0~9_combout\);

-- Location: LCCOMB_X31_Y29_N6
\ALU_exc|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~10_combout\ = (!\ALU_exc|Equal0~9_combout\ & ((\ALU_exc|Mux20~5_combout\) # ((!\ALU_exc|Mux13~1_combout\ & !\ALU_exc|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux13~1_combout\,
	datab => \ALU_exc|Mux20~5_combout\,
	datac => \ALU_exc|Mux4~5_combout\,
	datad => \ALU_exc|Equal0~9_combout\,
	combout => \ALU_exc|Equal0~10_combout\);

-- Location: LCCOMB_X31_Y29_N4
\ALU_exc|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~11_combout\ = (!\ALU_exc|Mux3~10_combout\ & (\ALU_exc|Equal0~8_combout\ & (!\ALU_exc|Mux0~8_combout\ & \ALU_exc|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Mux3~10_combout\,
	datab => \ALU_exc|Equal0~8_combout\,
	datac => \ALU_exc|Mux0~8_combout\,
	datad => \ALU_exc|Equal0~10_combout\,
	combout => \ALU_exc|Equal0~11_combout\);

-- Location: LCCOMB_X31_Y29_N18
\ALU_exc|Equal0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU_exc|Equal0~18_combout\ = (\ALU_exc|Equal0~17_combout\ & (\ALU_exc|Equal0~14_combout\ & (\ALU_exc|Equal0~11_combout\ & \ALU_exc|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_exc|Equal0~17_combout\,
	datab => \ALU_exc|Equal0~14_combout\,
	datac => \ALU_exc|Equal0~11_combout\,
	datad => \ALU_exc|Equal0~7_combout\,
	combout => \ALU_exc|Equal0~18_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~GND~combout\,
	xe_ye => \~GND~combout\,
	se => \~GND~combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~GND~combout\,
	usr_pwd => VCC,
	tsen => \~GND~combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~GND~combout\,
	usr_pwd => VCC,
	tsen => \~GND~combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_PC(0) <= \PC[0]~output_o\;

ww_PC(1) <= \PC[1]~output_o\;

ww_PC(2) <= \PC[2]~output_o\;

ww_PC(3) <= \PC[3]~output_o\;

ww_PC(4) <= \PC[4]~output_o\;

ww_PC(5) <= \PC[5]~output_o\;

ww_PC(6) <= \PC[6]~output_o\;

ww_PC(7) <= \PC[7]~output_o\;

ww_PC(8) <= \PC[8]~output_o\;

ww_PC(9) <= \PC[9]~output_o\;

ww_PC(10) <= \PC[10]~output_o\;

ww_PC(11) <= \PC[11]~output_o\;

ww_PC(12) <= \PC[12]~output_o\;

ww_PC(13) <= \PC[13]~output_o\;

ww_PC(14) <= \PC[14]~output_o\;

ww_PC(15) <= \PC[15]~output_o\;

ww_PC(16) <= \PC[16]~output_o\;

ww_PC(17) <= \PC[17]~output_o\;

ww_PC(18) <= \PC[18]~output_o\;

ww_PC(19) <= \PC[19]~output_o\;

ww_PC(20) <= \PC[20]~output_o\;

ww_PC(21) <= \PC[21]~output_o\;

ww_PC(22) <= \PC[22]~output_o\;

ww_PC(23) <= \PC[23]~output_o\;

ww_PC(24) <= \PC[24]~output_o\;

ww_PC(25) <= \PC[25]~output_o\;

ww_PC(26) <= \PC[26]~output_o\;

ww_PC(27) <= \PC[27]~output_o\;

ww_PC(28) <= \PC[28]~output_o\;

ww_PC(29) <= \PC[29]~output_o\;

ww_PC(30) <= \PC[30]~output_o\;

ww_PC(31) <= \PC[31]~output_o\;

ww_nextPC(0) <= \nextPC[0]~output_o\;

ww_nextPC(1) <= \nextPC[1]~output_o\;

ww_nextPC(2) <= \nextPC[2]~output_o\;

ww_nextPC(3) <= \nextPC[3]~output_o\;

ww_nextPC(4) <= \nextPC[4]~output_o\;

ww_nextPC(5) <= \nextPC[5]~output_o\;

ww_nextPC(6) <= \nextPC[6]~output_o\;

ww_nextPC(7) <= \nextPC[7]~output_o\;

ww_nextPC(8) <= \nextPC[8]~output_o\;

ww_nextPC(9) <= \nextPC[9]~output_o\;

ww_nextPC(10) <= \nextPC[10]~output_o\;

ww_nextPC(11) <= \nextPC[11]~output_o\;

ww_nextPC(12) <= \nextPC[12]~output_o\;

ww_nextPC(13) <= \nextPC[13]~output_o\;

ww_nextPC(14) <= \nextPC[14]~output_o\;

ww_nextPC(15) <= \nextPC[15]~output_o\;

ww_nextPC(16) <= \nextPC[16]~output_o\;

ww_nextPC(17) <= \nextPC[17]~output_o\;

ww_nextPC(18) <= \nextPC[18]~output_o\;

ww_nextPC(19) <= \nextPC[19]~output_o\;

ww_nextPC(20) <= \nextPC[20]~output_o\;

ww_nextPC(21) <= \nextPC[21]~output_o\;

ww_nextPC(22) <= \nextPC[22]~output_o\;

ww_nextPC(23) <= \nextPC[23]~output_o\;

ww_nextPC(24) <= \nextPC[24]~output_o\;

ww_nextPC(25) <= \nextPC[25]~output_o\;

ww_nextPC(26) <= \nextPC[26]~output_o\;

ww_nextPC(27) <= \nextPC[27]~output_o\;

ww_nextPC(28) <= \nextPC[28]~output_o\;

ww_nextPC(29) <= \nextPC[29]~output_o\;

ww_nextPC(30) <= \nextPC[30]~output_o\;

ww_nextPC(31) <= \nextPC[31]~output_o\;

ww_PC_i(0) <= \PC_i[0]~output_o\;

ww_PC_i(1) <= \PC_i[1]~output_o\;

ww_PC_i(2) <= \PC_i[2]~output_o\;

ww_PC_i(3) <= \PC_i[3]~output_o\;

ww_PC_i(4) <= \PC_i[4]~output_o\;

ww_PC_i(5) <= \PC_i[5]~output_o\;

ww_PC_i(6) <= \PC_i[6]~output_o\;

ww_PC_i(7) <= \PC_i[7]~output_o\;

ww_PC_i(8) <= \PC_i[8]~output_o\;

ww_PC_i(9) <= \PC_i[9]~output_o\;

ww_PC_i(10) <= \PC_i[10]~output_o\;

ww_PC_i(11) <= \PC_i[11]~output_o\;

ww_PC_i(12) <= \PC_i[12]~output_o\;

ww_PC_i(13) <= \PC_i[13]~output_o\;

ww_PC_i(14) <= \PC_i[14]~output_o\;

ww_PC_i(15) <= \PC_i[15]~output_o\;

ww_PC_i(16) <= \PC_i[16]~output_o\;

ww_PC_i(17) <= \PC_i[17]~output_o\;

ww_PC_i(18) <= \PC_i[18]~output_o\;

ww_PC_i(19) <= \PC_i[19]~output_o\;

ww_PC_i(20) <= \PC_i[20]~output_o\;

ww_PC_i(21) <= \PC_i[21]~output_o\;

ww_PC_i(22) <= \PC_i[22]~output_o\;

ww_PC_i(23) <= \PC_i[23]~output_o\;

ww_PC_i(24) <= \PC_i[24]~output_o\;

ww_PC_i(25) <= \PC_i[25]~output_o\;

ww_PC_i(26) <= \PC_i[26]~output_o\;

ww_PC_i(27) <= \PC_i[27]~output_o\;

ww_PC_i(28) <= \PC_i[28]~output_o\;

ww_PC_i(29) <= \PC_i[29]~output_o\;

ww_PC_i(30) <= \PC_i[30]~output_o\;

ww_PC_i(31) <= \PC_i[31]~output_o\;

ww_Instruction(0) <= \Instruction[0]~output_o\;

ww_Instruction(1) <= \Instruction[1]~output_o\;

ww_Instruction(2) <= \Instruction[2]~output_o\;

ww_Instruction(3) <= \Instruction[3]~output_o\;

ww_Instruction(4) <= \Instruction[4]~output_o\;

ww_Instruction(5) <= \Instruction[5]~output_o\;

ww_Instruction(6) <= \Instruction[6]~output_o\;

ww_Instruction(7) <= \Instruction[7]~output_o\;

ww_Instruction(8) <= \Instruction[8]~output_o\;

ww_Instruction(9) <= \Instruction[9]~output_o\;

ww_Instruction(10) <= \Instruction[10]~output_o\;

ww_Instruction(11) <= \Instruction[11]~output_o\;

ww_Instruction(12) <= \Instruction[12]~output_o\;

ww_Instruction(13) <= \Instruction[13]~output_o\;

ww_Instruction(14) <= \Instruction[14]~output_o\;

ww_Instruction(15) <= \Instruction[15]~output_o\;

ww_Instruction(16) <= \Instruction[16]~output_o\;

ww_Instruction(17) <= \Instruction[17]~output_o\;

ww_Instruction(18) <= \Instruction[18]~output_o\;

ww_Instruction(19) <= \Instruction[19]~output_o\;

ww_Instruction(20) <= \Instruction[20]~output_o\;

ww_Instruction(21) <= \Instruction[21]~output_o\;

ww_Instruction(22) <= \Instruction[22]~output_o\;

ww_Instruction(23) <= \Instruction[23]~output_o\;

ww_Instruction(24) <= \Instruction[24]~output_o\;

ww_Instruction(25) <= \Instruction[25]~output_o\;

ww_Instruction(26) <= \Instruction[26]~output_o\;

ww_Instruction(27) <= \Instruction[27]~output_o\;

ww_Instruction(28) <= \Instruction[28]~output_o\;

ww_Instruction(29) <= \Instruction[29]~output_o\;

ww_Instruction(30) <= \Instruction[30]~output_o\;

ww_Instruction(31) <= \Instruction[31]~output_o\;

ww_PC_Write <= \PC_Write~output_o\;

ww_IF_ID_Write <= \IF_ID_Write~output_o\;

ww_IF_Flush <= \IF_Flush~output_o\;

ww_ID_EX_RegDst <= \ID_EX_RegDst~output_o\;

ww_ID_EX_Jump <= \ID_EX_Jump~output_o\;

ww_ID_EX_Branch_eq <= \ID_EX_Branch_eq~output_o\;

ww_ID_EX_Branch_ne <= \ID_EX_Branch_ne~output_o\;

ww_ID_EX_MemRead <= \ID_EX_MemRead~output_o\;

ww_ID_EX_MemWrite <= \ID_EX_MemWrite~output_o\;

ww_ID_EX_ALUOp(0) <= \ID_EX_ALUOp[0]~output_o\;

ww_ID_EX_ALUOp(1) <= \ID_EX_ALUOp[1]~output_o\;

ww_ID_EX_MemtoReg <= \ID_EX_MemtoReg~output_o\;

ww_ID_EX_ALUSrc <= \ID_EX_ALUSrc~output_o\;

ww_ID_EX_RegWrite <= \ID_EX_RegWrite~output_o\;

ww_Flush <= \Flush~output_o\;

ww_EX_MEM_Flush <= \EX_MEM_Flush~output_o\;

ww_read_register_1(0) <= \read_register_1[0]~output_o\;

ww_read_register_1(1) <= \read_register_1[1]~output_o\;

ww_read_register_1(2) <= \read_register_1[2]~output_o\;

ww_read_register_1(3) <= \read_register_1[3]~output_o\;

ww_read_register_1(4) <= \read_register_1[4]~output_o\;

ww_read_register_2(0) <= \read_register_2[0]~output_o\;

ww_read_register_2(1) <= \read_register_2[1]~output_o\;

ww_read_register_2(2) <= \read_register_2[2]~output_o\;

ww_read_register_2(3) <= \read_register_2[3]~output_o\;

ww_read_register_2(4) <= \read_register_2[4]~output_o\;

ww_write_register(0) <= \write_register[0]~output_o\;

ww_write_register(1) <= \write_register[1]~output_o\;

ww_write_register(2) <= \write_register[2]~output_o\;

ww_write_register(3) <= \write_register[3]~output_o\;

ww_write_register(4) <= \write_register[4]~output_o\;

ww_FWD_Data_A(0) <= \FWD_Data_A[0]~output_o\;

ww_FWD_Data_A(1) <= \FWD_Data_A[1]~output_o\;

ww_FWD_Data_A(2) <= \FWD_Data_A[2]~output_o\;

ww_FWD_Data_A(3) <= \FWD_Data_A[3]~output_o\;

ww_FWD_Data_A(4) <= \FWD_Data_A[4]~output_o\;

ww_FWD_Data_A(5) <= \FWD_Data_A[5]~output_o\;

ww_FWD_Data_A(6) <= \FWD_Data_A[6]~output_o\;

ww_FWD_Data_A(7) <= \FWD_Data_A[7]~output_o\;

ww_FWD_Data_A(8) <= \FWD_Data_A[8]~output_o\;

ww_FWD_Data_A(9) <= \FWD_Data_A[9]~output_o\;

ww_FWD_Data_A(10) <= \FWD_Data_A[10]~output_o\;

ww_FWD_Data_A(11) <= \FWD_Data_A[11]~output_o\;

ww_FWD_Data_A(12) <= \FWD_Data_A[12]~output_o\;

ww_FWD_Data_A(13) <= \FWD_Data_A[13]~output_o\;

ww_FWD_Data_A(14) <= \FWD_Data_A[14]~output_o\;

ww_FWD_Data_A(15) <= \FWD_Data_A[15]~output_o\;

ww_FWD_Data_A(16) <= \FWD_Data_A[16]~output_o\;

ww_FWD_Data_A(17) <= \FWD_Data_A[17]~output_o\;

ww_FWD_Data_A(18) <= \FWD_Data_A[18]~output_o\;

ww_FWD_Data_A(19) <= \FWD_Data_A[19]~output_o\;

ww_FWD_Data_A(20) <= \FWD_Data_A[20]~output_o\;

ww_FWD_Data_A(21) <= \FWD_Data_A[21]~output_o\;

ww_FWD_Data_A(22) <= \FWD_Data_A[22]~output_o\;

ww_FWD_Data_A(23) <= \FWD_Data_A[23]~output_o\;

ww_FWD_Data_A(24) <= \FWD_Data_A[24]~output_o\;

ww_FWD_Data_A(25) <= \FWD_Data_A[25]~output_o\;

ww_FWD_Data_A(26) <= \FWD_Data_A[26]~output_o\;

ww_FWD_Data_A(27) <= \FWD_Data_A[27]~output_o\;

ww_FWD_Data_A(28) <= \FWD_Data_A[28]~output_o\;

ww_FWD_Data_A(29) <= \FWD_Data_A[29]~output_o\;

ww_FWD_Data_A(30) <= \FWD_Data_A[30]~output_o\;

ww_FWD_Data_A(31) <= \FWD_Data_A[31]~output_o\;

ww_FWD_Data_B(0) <= \FWD_Data_B[0]~output_o\;

ww_FWD_Data_B(1) <= \FWD_Data_B[1]~output_o\;

ww_FWD_Data_B(2) <= \FWD_Data_B[2]~output_o\;

ww_FWD_Data_B(3) <= \FWD_Data_B[3]~output_o\;

ww_FWD_Data_B(4) <= \FWD_Data_B[4]~output_o\;

ww_FWD_Data_B(5) <= \FWD_Data_B[5]~output_o\;

ww_FWD_Data_B(6) <= \FWD_Data_B[6]~output_o\;

ww_FWD_Data_B(7) <= \FWD_Data_B[7]~output_o\;

ww_FWD_Data_B(8) <= \FWD_Data_B[8]~output_o\;

ww_FWD_Data_B(9) <= \FWD_Data_B[9]~output_o\;

ww_FWD_Data_B(10) <= \FWD_Data_B[10]~output_o\;

ww_FWD_Data_B(11) <= \FWD_Data_B[11]~output_o\;

ww_FWD_Data_B(12) <= \FWD_Data_B[12]~output_o\;

ww_FWD_Data_B(13) <= \FWD_Data_B[13]~output_o\;

ww_FWD_Data_B(14) <= \FWD_Data_B[14]~output_o\;

ww_FWD_Data_B(15) <= \FWD_Data_B[15]~output_o\;

ww_FWD_Data_B(16) <= \FWD_Data_B[16]~output_o\;

ww_FWD_Data_B(17) <= \FWD_Data_B[17]~output_o\;

ww_FWD_Data_B(18) <= \FWD_Data_B[18]~output_o\;

ww_FWD_Data_B(19) <= \FWD_Data_B[19]~output_o\;

ww_FWD_Data_B(20) <= \FWD_Data_B[20]~output_o\;

ww_FWD_Data_B(21) <= \FWD_Data_B[21]~output_o\;

ww_FWD_Data_B(22) <= \FWD_Data_B[22]~output_o\;

ww_FWD_Data_B(23) <= \FWD_Data_B[23]~output_o\;

ww_FWD_Data_B(24) <= \FWD_Data_B[24]~output_o\;

ww_FWD_Data_B(25) <= \FWD_Data_B[25]~output_o\;

ww_FWD_Data_B(26) <= \FWD_Data_B[26]~output_o\;

ww_FWD_Data_B(27) <= \FWD_Data_B[27]~output_o\;

ww_FWD_Data_B(28) <= \FWD_Data_B[28]~output_o\;

ww_FWD_Data_B(29) <= \FWD_Data_B[29]~output_o\;

ww_FWD_Data_B(30) <= \FWD_Data_B[30]~output_o\;

ww_FWD_Data_B(31) <= \FWD_Data_B[31]~output_o\;

ww_read_data_1(0) <= \read_data_1[0]~output_o\;

ww_read_data_1(1) <= \read_data_1[1]~output_o\;

ww_read_data_1(2) <= \read_data_1[2]~output_o\;

ww_read_data_1(3) <= \read_data_1[3]~output_o\;

ww_read_data_1(4) <= \read_data_1[4]~output_o\;

ww_read_data_1(5) <= \read_data_1[5]~output_o\;

ww_read_data_1(6) <= \read_data_1[6]~output_o\;

ww_read_data_1(7) <= \read_data_1[7]~output_o\;

ww_read_data_1(8) <= \read_data_1[8]~output_o\;

ww_read_data_1(9) <= \read_data_1[9]~output_o\;

ww_read_data_1(10) <= \read_data_1[10]~output_o\;

ww_read_data_1(11) <= \read_data_1[11]~output_o\;

ww_read_data_1(12) <= \read_data_1[12]~output_o\;

ww_read_data_1(13) <= \read_data_1[13]~output_o\;

ww_read_data_1(14) <= \read_data_1[14]~output_o\;

ww_read_data_1(15) <= \read_data_1[15]~output_o\;

ww_read_data_1(16) <= \read_data_1[16]~output_o\;

ww_read_data_1(17) <= \read_data_1[17]~output_o\;

ww_read_data_1(18) <= \read_data_1[18]~output_o\;

ww_read_data_1(19) <= \read_data_1[19]~output_o\;

ww_read_data_1(20) <= \read_data_1[20]~output_o\;

ww_read_data_1(21) <= \read_data_1[21]~output_o\;

ww_read_data_1(22) <= \read_data_1[22]~output_o\;

ww_read_data_1(23) <= \read_data_1[23]~output_o\;

ww_read_data_1(24) <= \read_data_1[24]~output_o\;

ww_read_data_1(25) <= \read_data_1[25]~output_o\;

ww_read_data_1(26) <= \read_data_1[26]~output_o\;

ww_read_data_1(27) <= \read_data_1[27]~output_o\;

ww_read_data_1(28) <= \read_data_1[28]~output_o\;

ww_read_data_1(29) <= \read_data_1[29]~output_o\;

ww_read_data_1(30) <= \read_data_1[30]~output_o\;

ww_read_data_1(31) <= \read_data_1[31]~output_o\;

ww_read_data_2(0) <= \read_data_2[0]~output_o\;

ww_read_data_2(1) <= \read_data_2[1]~output_o\;

ww_read_data_2(2) <= \read_data_2[2]~output_o\;

ww_read_data_2(3) <= \read_data_2[3]~output_o\;

ww_read_data_2(4) <= \read_data_2[4]~output_o\;

ww_read_data_2(5) <= \read_data_2[5]~output_o\;

ww_read_data_2(6) <= \read_data_2[6]~output_o\;

ww_read_data_2(7) <= \read_data_2[7]~output_o\;

ww_read_data_2(8) <= \read_data_2[8]~output_o\;

ww_read_data_2(9) <= \read_data_2[9]~output_o\;

ww_read_data_2(10) <= \read_data_2[10]~output_o\;

ww_read_data_2(11) <= \read_data_2[11]~output_o\;

ww_read_data_2(12) <= \read_data_2[12]~output_o\;

ww_read_data_2(13) <= \read_data_2[13]~output_o\;

ww_read_data_2(14) <= \read_data_2[14]~output_o\;

ww_read_data_2(15) <= \read_data_2[15]~output_o\;

ww_read_data_2(16) <= \read_data_2[16]~output_o\;

ww_read_data_2(17) <= \read_data_2[17]~output_o\;

ww_read_data_2(18) <= \read_data_2[18]~output_o\;

ww_read_data_2(19) <= \read_data_2[19]~output_o\;

ww_read_data_2(20) <= \read_data_2[20]~output_o\;

ww_read_data_2(21) <= \read_data_2[21]~output_o\;

ww_read_data_2(22) <= \read_data_2[22]~output_o\;

ww_read_data_2(23) <= \read_data_2[23]~output_o\;

ww_read_data_2(24) <= \read_data_2[24]~output_o\;

ww_read_data_2(25) <= \read_data_2[25]~output_o\;

ww_read_data_2(26) <= \read_data_2[26]~output_o\;

ww_read_data_2(27) <= \read_data_2[27]~output_o\;

ww_read_data_2(28) <= \read_data_2[28]~output_o\;

ww_read_data_2(29) <= \read_data_2[29]~output_o\;

ww_read_data_2(30) <= \read_data_2[30]~output_o\;

ww_read_data_2(31) <= \read_data_2[31]~output_o\;

ww_EX_MEM_nextPC(0) <= \EX_MEM_nextPC[0]~output_o\;

ww_EX_MEM_nextPC(1) <= \EX_MEM_nextPC[1]~output_o\;

ww_EX_MEM_nextPC(2) <= \EX_MEM_nextPC[2]~output_o\;

ww_EX_MEM_nextPC(3) <= \EX_MEM_nextPC[3]~output_o\;

ww_EX_MEM_nextPC(4) <= \EX_MEM_nextPC[4]~output_o\;

ww_EX_MEM_nextPC(5) <= \EX_MEM_nextPC[5]~output_o\;

ww_EX_MEM_nextPC(6) <= \EX_MEM_nextPC[6]~output_o\;

ww_EX_MEM_nextPC(7) <= \EX_MEM_nextPC[7]~output_o\;

ww_EX_MEM_nextPC(8) <= \EX_MEM_nextPC[8]~output_o\;

ww_EX_MEM_nextPC(9) <= \EX_MEM_nextPC[9]~output_o\;

ww_EX_MEM_nextPC(10) <= \EX_MEM_nextPC[10]~output_o\;

ww_EX_MEM_nextPC(11) <= \EX_MEM_nextPC[11]~output_o\;

ww_EX_MEM_nextPC(12) <= \EX_MEM_nextPC[12]~output_o\;

ww_EX_MEM_nextPC(13) <= \EX_MEM_nextPC[13]~output_o\;

ww_EX_MEM_nextPC(14) <= \EX_MEM_nextPC[14]~output_o\;

ww_EX_MEM_nextPC(15) <= \EX_MEM_nextPC[15]~output_o\;

ww_EX_MEM_nextPC(16) <= \EX_MEM_nextPC[16]~output_o\;

ww_EX_MEM_nextPC(17) <= \EX_MEM_nextPC[17]~output_o\;

ww_EX_MEM_nextPC(18) <= \EX_MEM_nextPC[18]~output_o\;

ww_EX_MEM_nextPC(19) <= \EX_MEM_nextPC[19]~output_o\;

ww_EX_MEM_nextPC(20) <= \EX_MEM_nextPC[20]~output_o\;

ww_EX_MEM_nextPC(21) <= \EX_MEM_nextPC[21]~output_o\;

ww_EX_MEM_nextPC(22) <= \EX_MEM_nextPC[22]~output_o\;

ww_EX_MEM_nextPC(23) <= \EX_MEM_nextPC[23]~output_o\;

ww_EX_MEM_nextPC(24) <= \EX_MEM_nextPC[24]~output_o\;

ww_EX_MEM_nextPC(25) <= \EX_MEM_nextPC[25]~output_o\;

ww_EX_MEM_nextPC(26) <= \EX_MEM_nextPC[26]~output_o\;

ww_EX_MEM_nextPC(27) <= \EX_MEM_nextPC[27]~output_o\;

ww_EX_MEM_nextPC(28) <= \EX_MEM_nextPC[28]~output_o\;

ww_EX_MEM_nextPC(29) <= \EX_MEM_nextPC[29]~output_o\;

ww_EX_MEM_nextPC(30) <= \EX_MEM_nextPC[30]~output_o\;

ww_EX_MEM_nextPC(31) <= \EX_MEM_nextPC[31]~output_o\;

ww_ID_EX_Rs(0) <= \ID_EX_Rs[0]~output_o\;

ww_ID_EX_Rs(1) <= \ID_EX_Rs[1]~output_o\;

ww_ID_EX_Rs(2) <= \ID_EX_Rs[2]~output_o\;

ww_ID_EX_Rs(3) <= \ID_EX_Rs[3]~output_o\;

ww_ID_EX_Rs(4) <= \ID_EX_Rs[4]~output_o\;

ww_ID_EX_Rt(0) <= \ID_EX_Rt[0]~output_o\;

ww_ID_EX_Rt(1) <= \ID_EX_Rt[1]~output_o\;

ww_ID_EX_Rt(2) <= \ID_EX_Rt[2]~output_o\;

ww_ID_EX_Rt(3) <= \ID_EX_Rt[3]~output_o\;

ww_ID_EX_Rt(4) <= \ID_EX_Rt[4]~output_o\;

ww_ID_EX_Rd(0) <= \ID_EX_Rd[0]~output_o\;

ww_ID_EX_Rd(1) <= \ID_EX_Rd[1]~output_o\;

ww_ID_EX_Rd(2) <= \ID_EX_Rd[2]~output_o\;

ww_ID_EX_Rd(3) <= \ID_EX_Rd[3]~output_o\;

ww_ID_EX_Rd(4) <= \ID_EX_Rd[4]~output_o\;

ww_EX_MEM_ALU_result(0) <= \EX_MEM_ALU_result[0]~output_o\;

ww_EX_MEM_ALU_result(1) <= \EX_MEM_ALU_result[1]~output_o\;

ww_EX_MEM_ALU_result(2) <= \EX_MEM_ALU_result[2]~output_o\;

ww_EX_MEM_ALU_result(3) <= \EX_MEM_ALU_result[3]~output_o\;

ww_EX_MEM_ALU_result(4) <= \EX_MEM_ALU_result[4]~output_o\;

ww_EX_MEM_ALU_result(5) <= \EX_MEM_ALU_result[5]~output_o\;

ww_EX_MEM_ALU_result(6) <= \EX_MEM_ALU_result[6]~output_o\;

ww_EX_MEM_ALU_result(7) <= \EX_MEM_ALU_result[7]~output_o\;

ww_EX_MEM_ALU_result(8) <= \EX_MEM_ALU_result[8]~output_o\;

ww_EX_MEM_ALU_result(9) <= \EX_MEM_ALU_result[9]~output_o\;

ww_EX_MEM_ALU_result(10) <= \EX_MEM_ALU_result[10]~output_o\;

ww_EX_MEM_ALU_result(11) <= \EX_MEM_ALU_result[11]~output_o\;

ww_EX_MEM_ALU_result(12) <= \EX_MEM_ALU_result[12]~output_o\;

ww_EX_MEM_ALU_result(13) <= \EX_MEM_ALU_result[13]~output_o\;

ww_EX_MEM_ALU_result(14) <= \EX_MEM_ALU_result[14]~output_o\;

ww_EX_MEM_ALU_result(15) <= \EX_MEM_ALU_result[15]~output_o\;

ww_EX_MEM_ALU_result(16) <= \EX_MEM_ALU_result[16]~output_o\;

ww_EX_MEM_ALU_result(17) <= \EX_MEM_ALU_result[17]~output_o\;

ww_EX_MEM_ALU_result(18) <= \EX_MEM_ALU_result[18]~output_o\;

ww_EX_MEM_ALU_result(19) <= \EX_MEM_ALU_result[19]~output_o\;

ww_EX_MEM_ALU_result(20) <= \EX_MEM_ALU_result[20]~output_o\;

ww_EX_MEM_ALU_result(21) <= \EX_MEM_ALU_result[21]~output_o\;

ww_EX_MEM_ALU_result(22) <= \EX_MEM_ALU_result[22]~output_o\;

ww_EX_MEM_ALU_result(23) <= \EX_MEM_ALU_result[23]~output_o\;

ww_EX_MEM_ALU_result(24) <= \EX_MEM_ALU_result[24]~output_o\;

ww_EX_MEM_ALU_result(25) <= \EX_MEM_ALU_result[25]~output_o\;

ww_EX_MEM_ALU_result(26) <= \EX_MEM_ALU_result[26]~output_o\;

ww_EX_MEM_ALU_result(27) <= \EX_MEM_ALU_result[27]~output_o\;

ww_EX_MEM_ALU_result(28) <= \EX_MEM_ALU_result[28]~output_o\;

ww_EX_MEM_ALU_result(29) <= \EX_MEM_ALU_result[29]~output_o\;

ww_EX_MEM_ALU_result(30) <= \EX_MEM_ALU_result[30]~output_o\;

ww_EX_MEM_ALU_result(31) <= \EX_MEM_ALU_result[31]~output_o\;

ww_MEM_WB_ALU_result(0) <= \MEM_WB_ALU_result[0]~output_o\;

ww_MEM_WB_ALU_result(1) <= \MEM_WB_ALU_result[1]~output_o\;

ww_MEM_WB_ALU_result(2) <= \MEM_WB_ALU_result[2]~output_o\;

ww_MEM_WB_ALU_result(3) <= \MEM_WB_ALU_result[3]~output_o\;

ww_MEM_WB_ALU_result(4) <= \MEM_WB_ALU_result[4]~output_o\;

ww_MEM_WB_ALU_result(5) <= \MEM_WB_ALU_result[5]~output_o\;

ww_MEM_WB_ALU_result(6) <= \MEM_WB_ALU_result[6]~output_o\;

ww_MEM_WB_ALU_result(7) <= \MEM_WB_ALU_result[7]~output_o\;

ww_MEM_WB_ALU_result(8) <= \MEM_WB_ALU_result[8]~output_o\;

ww_MEM_WB_ALU_result(9) <= \MEM_WB_ALU_result[9]~output_o\;

ww_MEM_WB_ALU_result(10) <= \MEM_WB_ALU_result[10]~output_o\;

ww_MEM_WB_ALU_result(11) <= \MEM_WB_ALU_result[11]~output_o\;

ww_MEM_WB_ALU_result(12) <= \MEM_WB_ALU_result[12]~output_o\;

ww_MEM_WB_ALU_result(13) <= \MEM_WB_ALU_result[13]~output_o\;

ww_MEM_WB_ALU_result(14) <= \MEM_WB_ALU_result[14]~output_o\;

ww_MEM_WB_ALU_result(15) <= \MEM_WB_ALU_result[15]~output_o\;

ww_MEM_WB_ALU_result(16) <= \MEM_WB_ALU_result[16]~output_o\;

ww_MEM_WB_ALU_result(17) <= \MEM_WB_ALU_result[17]~output_o\;

ww_MEM_WB_ALU_result(18) <= \MEM_WB_ALU_result[18]~output_o\;

ww_MEM_WB_ALU_result(19) <= \MEM_WB_ALU_result[19]~output_o\;

ww_MEM_WB_ALU_result(20) <= \MEM_WB_ALU_result[20]~output_o\;

ww_MEM_WB_ALU_result(21) <= \MEM_WB_ALU_result[21]~output_o\;

ww_MEM_WB_ALU_result(22) <= \MEM_WB_ALU_result[22]~output_o\;

ww_MEM_WB_ALU_result(23) <= \MEM_WB_ALU_result[23]~output_o\;

ww_MEM_WB_ALU_result(24) <= \MEM_WB_ALU_result[24]~output_o\;

ww_MEM_WB_ALU_result(25) <= \MEM_WB_ALU_result[25]~output_o\;

ww_MEM_WB_ALU_result(26) <= \MEM_WB_ALU_result[26]~output_o\;

ww_MEM_WB_ALU_result(27) <= \MEM_WB_ALU_result[27]~output_o\;

ww_MEM_WB_ALU_result(28) <= \MEM_WB_ALU_result[28]~output_o\;

ww_MEM_WB_ALU_result(29) <= \MEM_WB_ALU_result[29]~output_o\;

ww_MEM_WB_ALU_result(30) <= \MEM_WB_ALU_result[30]~output_o\;

ww_MEM_WB_ALU_result(31) <= \MEM_WB_ALU_result[31]~output_o\;

ww_FWD_A(0) <= \FWD_A[0]~output_o\;

ww_FWD_A(1) <= \FWD_A[1]~output_o\;

ww_FWD_B(0) <= \FWD_B[0]~output_o\;

ww_FWD_B(1) <= \FWD_B[1]~output_o\;

ww_Final_Jump <= \Final_Jump~output_o\;

ww_EX_MEM_RegWrite <= \EX_MEM_RegWrite~output_o\;

ww_MEM_WB_RegWrite <= \MEM_WB_RegWrite~output_o\;

ww_EX_MEM_MemtoReg <= \EX_MEM_MemtoReg~output_o\;

ww_MEM_WB_MemtoReg <= \MEM_WB_MemtoReg~output_o\;

ww_EX_MEM_MemRead <= \EX_MEM_MemRead~output_o\;

ww_EX_MEM_MemWrite <= \EX_MEM_MemWrite~output_o\;

ww_EX_MEM_Branch_eq <= \EX_MEM_Branch_eq~output_o\;

ww_EX_MEM_Branch_ne <= \EX_MEM_Branch_ne~output_o\;

ww_Zero <= \Zero~output_o\;

ww_EX_MEM_Zero <= \EX_MEM_Zero~output_o\;

ww_PC_Src <= \PC_Src~output_o\;

ww_EX_MEM_write_register(0) <= \EX_MEM_write_register[0]~output_o\;

ww_EX_MEM_write_register(1) <= \EX_MEM_write_register[1]~output_o\;

ww_EX_MEM_write_register(2) <= \EX_MEM_write_register[2]~output_o\;

ww_EX_MEM_write_register(3) <= \EX_MEM_write_register[3]~output_o\;

ww_EX_MEM_write_register(4) <= \EX_MEM_write_register[4]~output_o\;

ww_MEM_WB_write_register(0) <= \MEM_WB_write_register[0]~output_o\;

ww_MEM_WB_write_register(1) <= \MEM_WB_write_register[1]~output_o\;

ww_MEM_WB_write_register(2) <= \MEM_WB_write_register[2]~output_o\;

ww_MEM_WB_write_register(3) <= \MEM_WB_write_register[3]~output_o\;

ww_MEM_WB_write_register(4) <= \MEM_WB_write_register[4]~output_o\;

ww_MEM_WB_read_data(0) <= \MEM_WB_read_data[0]~output_o\;

ww_MEM_WB_read_data(1) <= \MEM_WB_read_data[1]~output_o\;

ww_MEM_WB_read_data(2) <= \MEM_WB_read_data[2]~output_o\;

ww_MEM_WB_read_data(3) <= \MEM_WB_read_data[3]~output_o\;

ww_MEM_WB_read_data(4) <= \MEM_WB_read_data[4]~output_o\;

ww_MEM_WB_read_data(5) <= \MEM_WB_read_data[5]~output_o\;

ww_MEM_WB_read_data(6) <= \MEM_WB_read_data[6]~output_o\;

ww_MEM_WB_read_data(7) <= \MEM_WB_read_data[7]~output_o\;

ww_MEM_WB_read_data(8) <= \MEM_WB_read_data[8]~output_o\;

ww_MEM_WB_read_data(9) <= \MEM_WB_read_data[9]~output_o\;

ww_MEM_WB_read_data(10) <= \MEM_WB_read_data[10]~output_o\;

ww_MEM_WB_read_data(11) <= \MEM_WB_read_data[11]~output_o\;

ww_MEM_WB_read_data(12) <= \MEM_WB_read_data[12]~output_o\;

ww_MEM_WB_read_data(13) <= \MEM_WB_read_data[13]~output_o\;

ww_MEM_WB_read_data(14) <= \MEM_WB_read_data[14]~output_o\;

ww_MEM_WB_read_data(15) <= \MEM_WB_read_data[15]~output_o\;

ww_MEM_WB_read_data(16) <= \MEM_WB_read_data[16]~output_o\;

ww_MEM_WB_read_data(17) <= \MEM_WB_read_data[17]~output_o\;

ww_MEM_WB_read_data(18) <= \MEM_WB_read_data[18]~output_o\;

ww_MEM_WB_read_data(19) <= \MEM_WB_read_data[19]~output_o\;

ww_MEM_WB_read_data(20) <= \MEM_WB_read_data[20]~output_o\;

ww_MEM_WB_read_data(21) <= \MEM_WB_read_data[21]~output_o\;

ww_MEM_WB_read_data(22) <= \MEM_WB_read_data[22]~output_o\;

ww_MEM_WB_read_data(23) <= \MEM_WB_read_data[23]~output_o\;

ww_MEM_WB_read_data(24) <= \MEM_WB_read_data[24]~output_o\;

ww_MEM_WB_read_data(25) <= \MEM_WB_read_data[25]~output_o\;

ww_MEM_WB_read_data(26) <= \MEM_WB_read_data[26]~output_o\;

ww_MEM_WB_read_data(27) <= \MEM_WB_read_data[27]~output_o\;

ww_MEM_WB_read_data(28) <= \MEM_WB_read_data[28]~output_o\;

ww_MEM_WB_read_data(29) <= \MEM_WB_read_data[29]~output_o\;

ww_MEM_WB_read_data(30) <= \MEM_WB_read_data[30]~output_o\;

ww_MEM_WB_read_data(31) <= \MEM_WB_read_data[31]~output_o\;

ww_MEM_WB_write_data(0) <= \MEM_WB_write_data[0]~output_o\;

ww_MEM_WB_write_data(1) <= \MEM_WB_write_data[1]~output_o\;

ww_MEM_WB_write_data(2) <= \MEM_WB_write_data[2]~output_o\;

ww_MEM_WB_write_data(3) <= \MEM_WB_write_data[3]~output_o\;

ww_MEM_WB_write_data(4) <= \MEM_WB_write_data[4]~output_o\;

ww_MEM_WB_write_data(5) <= \MEM_WB_write_data[5]~output_o\;

ww_MEM_WB_write_data(6) <= \MEM_WB_write_data[6]~output_o\;

ww_MEM_WB_write_data(7) <= \MEM_WB_write_data[7]~output_o\;

ww_MEM_WB_write_data(8) <= \MEM_WB_write_data[8]~output_o\;

ww_MEM_WB_write_data(9) <= \MEM_WB_write_data[9]~output_o\;

ww_MEM_WB_write_data(10) <= \MEM_WB_write_data[10]~output_o\;

ww_MEM_WB_write_data(11) <= \MEM_WB_write_data[11]~output_o\;

ww_MEM_WB_write_data(12) <= \MEM_WB_write_data[12]~output_o\;

ww_MEM_WB_write_data(13) <= \MEM_WB_write_data[13]~output_o\;

ww_MEM_WB_write_data(14) <= \MEM_WB_write_data[14]~output_o\;

ww_MEM_WB_write_data(15) <= \MEM_WB_write_data[15]~output_o\;

ww_MEM_WB_write_data(16) <= \MEM_WB_write_data[16]~output_o\;

ww_MEM_WB_write_data(17) <= \MEM_WB_write_data[17]~output_o\;

ww_MEM_WB_write_data(18) <= \MEM_WB_write_data[18]~output_o\;

ww_MEM_WB_write_data(19) <= \MEM_WB_write_data[19]~output_o\;

ww_MEM_WB_write_data(20) <= \MEM_WB_write_data[20]~output_o\;

ww_MEM_WB_write_data(21) <= \MEM_WB_write_data[21]~output_o\;

ww_MEM_WB_write_data(22) <= \MEM_WB_write_data[22]~output_o\;

ww_MEM_WB_write_data(23) <= \MEM_WB_write_data[23]~output_o\;

ww_MEM_WB_write_data(24) <= \MEM_WB_write_data[24]~output_o\;

ww_MEM_WB_write_data(25) <= \MEM_WB_write_data[25]~output_o\;

ww_MEM_WB_write_data(26) <= \MEM_WB_write_data[26]~output_o\;

ww_MEM_WB_write_data(27) <= \MEM_WB_write_data[27]~output_o\;

ww_MEM_WB_write_data(28) <= \MEM_WB_write_data[28]~output_o\;

ww_MEM_WB_write_data(29) <= \MEM_WB_write_data[29]~output_o\;

ww_MEM_WB_write_data(30) <= \MEM_WB_write_data[30]~output_o\;

ww_MEM_WB_write_data(31) <= \MEM_WB_write_data[31]~output_o\;
END structure;


