Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 27 16:48:54 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vgatop_timing_summary_routed.rpt -pb vgatop_timing_summary_routed.pb -rpx vgatop_timing_summary_routed.rpx -warn_on_violation
| Design       : vgatop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (20)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (20)
-------------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.594        0.000                      0                   40        0.089        0.000                      0                   40        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.594        0.000                      0                   40        0.257        0.000                      0                   40       19.341        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.603        0.000                      0                   40        0.257        0.000                      0                   40       19.341        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.594        0.000                      0                   40        0.089        0.000                      0                   40  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.594        0.000                      0                   40        0.089        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.594ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.180ns (29.663%)  route 2.798ns (70.337%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.251 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.456     1.445    v1/yCount[9]_i_8_n_0
    SLICE_X0Y143         LUT5 (Prop_lut5_I1_O)        0.150     1.595 r  v1/yCount[9]_i_5/O
                         net (fo=2, routed)           0.431     2.026    v1/data0[9]
    SLICE_X2Y143         LUT6 (Prop_lut6_I5_O)        0.326     2.352 r  v1/yCount[9]_i_4/O
                         net (fo=1, routed)           0.670     3.022    v1/yCount[9]_i_4_n_0
    SLICE_X2Y143         LUT6 (Prop_lut6_I3_O)        0.124     3.146 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000     3.146    v1/yCount[9]_i_2_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.251    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.576    38.826    
                         clock uncertainty           -0.167    38.659    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.081    38.740    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 35.594    

Slack (MET) :             35.874ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.180ns (32.352%)  route 2.467ns (67.648%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.250 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.605     1.594    v1/yCount[9]_i_8_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.150     1.744 r  v1/yCount[6]_i_3/O
                         net (fo=2, routed)           0.358     2.102    v1/data0[6]
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.326     2.428 r  v1/yCount[6]_i_2/O
                         net (fo=1, routed)           0.263     2.691    v1/yCount[6]_i_2_n_0
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.124     2.815 r  v1/yCount[6]_i_1/O
                         net (fo=1, routed)           0.000     2.815    v1/yCount[6]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.250    v1/pixel_clk
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[6]/C
                         clock pessimism              0.576    38.825    
                         clock uncertainty           -0.167    38.658    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)        0.031    38.689    v1/yCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                 35.874    

Slack (MET) :             36.063ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.828ns (23.585%)  route 2.683ns (76.415%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.250 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.630     1.619    v1/yCount[9]_i_8_n_0
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.124     1.743 r  v1/yCount[7]_i_3/O
                         net (fo=2, routed)           0.811     2.555    v1/data0[7]
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.124     2.679 r  v1/yCount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.679    v1/yCount[7]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.250    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
                         clock pessimism              0.579    38.828    
                         clock uncertainty           -0.167    38.661    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.081    38.742    v1/yCount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 36.063    

Slack (MET) :             36.419ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.842ns (31.852%)  route 1.801ns (68.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.249 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.690     1.809    v1/p_0_in
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.249    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
                         clock pessimism              0.576    38.824    
                         clock uncertainty           -0.167    38.657    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.228    v1/xCount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 36.419    

Slack (MET) :             36.419ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.842ns (31.852%)  route 1.801ns (68.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.249 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.690     1.809    v1/p_0_in
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.249    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.576    38.824    
                         clock uncertainty           -0.167    38.657    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.228    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 36.419    

Slack (MET) :             36.448ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.828ns (26.541%)  route 2.292ns (73.459%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.251 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.456     1.445    v1/yCount[9]_i_8_n_0
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.124     1.569 r  v1/yCount[8]_i_3/O
                         net (fo=2, routed)           0.594     2.164    v1/data0[8]
    SLICE_X2Y143         LUT6 (Prop_lut6_I5_O)        0.124     2.288 r  v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.288    v1/yCount[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.251    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.576    38.826    
                         clock uncertainty           -0.167    38.659    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.077    38.736    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 36.448    

Slack (MET) :             36.486ns  (required time - arrival time)
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 1.002ns (33.382%)  route 2.000ns (66.618%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.825     0.509    v1/xpos[2]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.152     0.661 r  v1/xCount[7]_i_2/O
                         net (fo=2, routed)           0.606     1.267    v1/xCount[7]_i_2_n_0
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.332     1.599 r  v1/xCount[6]_i_1/O
                         net (fo=1, routed)           0.568     2.168    v1/p_1_in[6]
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
                         clock pessimism              0.601    38.848    
                         clock uncertainty           -0.167    38.681    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)       -0.028    38.653    v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 36.486    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  v1/yCount_reg[8]/Q
                         net (fo=22, routed)          0.153    -0.249    v1/ypos[8]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  v1/yCount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    v1/yCount[4]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[4]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.461    v1/yCount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  v1/yCount_reg[8]/Q
                         net (fo=22, routed)          0.152    -0.250    v1/ypos[8]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  v1/yCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    v1/yCount[2]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.091    -0.462    v1/yCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.827%)  route 0.159ns (43.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[4]/Q
                         net (fo=16, routed)          0.159    -0.245    v1/xpos[4]
    SLICE_X1Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  v1/xCount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    v1/p_1_in[7]
    SLICE_X1Y138         FDRE                                         r  v1/xCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X1Y138         FDRE                                         r  v1/xCount_reg[7]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.091    -0.461    v1/xCount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.996%)  route 0.179ns (49.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  v1/xCount_reg[0]/Q
                         net (fo=15, routed)          0.179    -0.248    v1/xpos[0]
    SLICE_X0Y138         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  v1/xCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    v1/p_1_in[5]
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[5]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.092    -0.476    v1/xCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 v1/yCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  v1/yCount_reg[0]/Q
                         net (fo=18, routed)          0.180    -0.246    v1/ypos[0]
    SLICE_X3Y141         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  v1/yCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    v1/yCount[0]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    v1/pixel_clk
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.091    -0.476    v1/yCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.045    -0.172 r  v1/xCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    v1/xCount[2]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.120    -0.448    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  v1/xCount_reg[8]/Q
                         net (fo=7, routed)           0.213    -0.215    v1/xpos[8]
    SLICE_X1Y139         LUT5 (Prop_lut5_I3_O)        0.042    -0.173 r  v1/xCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    v1/p_1_in[9]
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.461    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.902%)  route 0.194ns (48.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.194    -0.209    v1/ypos[7]
    SLICE_X1Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.164 r  v1/yCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    v1/yCount[5]_i_1_n_0
    SLICE_X1Y143         FDRE                                         r  v1/yCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X1Y143         FDRE                                         r  v1/yCount_reg[5]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.459    v1/yCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.985%)  route 0.227ns (52.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.227    -0.177    v1/ypos[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    v1/yCount[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.430    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.549%)  route 0.231ns (52.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.231    -0.173    v1/ypos[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.128 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    v1/yCount[9]_i_2_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.121    -0.429    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y16   v1/clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y138     v1/xCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y138     v1/xCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y138     v1/xCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y138     v1/xCount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y138     v1/xCount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y138     v1/xCount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y138     v1/xCount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y138     v1/xCount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   v1/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.603ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.180ns (29.663%)  route 2.798ns (70.337%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.251 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.456     1.445    v1/yCount[9]_i_8_n_0
    SLICE_X0Y143         LUT5 (Prop_lut5_I1_O)        0.150     1.595 r  v1/yCount[9]_i_5/O
                         net (fo=2, routed)           0.431     2.026    v1/data0[9]
    SLICE_X2Y143         LUT6 (Prop_lut6_I5_O)        0.326     2.352 r  v1/yCount[9]_i_4/O
                         net (fo=1, routed)           0.670     3.022    v1/yCount[9]_i_4_n_0
    SLICE_X2Y143         LUT6 (Prop_lut6_I3_O)        0.124     3.146 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000     3.146    v1/yCount[9]_i_2_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.251    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.576    38.826    
                         clock uncertainty           -0.159    38.667    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.081    38.748    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 35.603    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.180ns (32.352%)  route 2.467ns (67.648%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.250 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.605     1.594    v1/yCount[9]_i_8_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.150     1.744 r  v1/yCount[6]_i_3/O
                         net (fo=2, routed)           0.358     2.102    v1/data0[6]
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.326     2.428 r  v1/yCount[6]_i_2/O
                         net (fo=1, routed)           0.263     2.691    v1/yCount[6]_i_2_n_0
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.124     2.815 r  v1/yCount[6]_i_1/O
                         net (fo=1, routed)           0.000     2.815    v1/yCount[6]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.250    v1/pixel_clk
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[6]/C
                         clock pessimism              0.576    38.825    
                         clock uncertainty           -0.159    38.666    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)        0.031    38.697    v1/yCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             36.072ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.828ns (23.585%)  route 2.683ns (76.415%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.250 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.630     1.619    v1/yCount[9]_i_8_n_0
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.124     1.743 r  v1/yCount[7]_i_3/O
                         net (fo=2, routed)           0.811     2.555    v1/data0[7]
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.124     2.679 r  v1/yCount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.679    v1/yCount[7]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.250    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
                         clock pessimism              0.579    38.828    
                         clock uncertainty           -0.159    38.669    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.081    38.750    v1/yCount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 36.072    

Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.842ns (31.852%)  route 1.801ns (68.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.249 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.690     1.809    v1/p_0_in
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.249    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
                         clock pessimism              0.576    38.824    
                         clock uncertainty           -0.159    38.665    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.236    v1/xCount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 36.427    

Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.842ns (31.852%)  route 1.801ns (68.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.249 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.690     1.809    v1/p_0_in
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.249    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.576    38.824    
                         clock uncertainty           -0.159    38.665    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.236    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 36.427    

Slack (MET) :             36.457ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.828ns (26.541%)  route 2.292ns (73.459%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.251 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.456     1.445    v1/yCount[9]_i_8_n_0
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.124     1.569 r  v1/yCount[8]_i_3/O
                         net (fo=2, routed)           0.594     2.164    v1/data0[8]
    SLICE_X2Y143         LUT6 (Prop_lut6_I5_O)        0.124     2.288 r  v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.288    v1/yCount[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.251    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.576    38.826    
                         clock uncertainty           -0.159    38.667    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.077    38.744    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 36.457    

Slack (MET) :             36.494ns  (required time - arrival time)
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 1.002ns (33.382%)  route 2.000ns (66.618%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.825     0.509    v1/xpos[2]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.152     0.661 r  v1/xCount[7]_i_2/O
                         net (fo=2, routed)           0.606     1.267    v1/xCount[7]_i_2_n_0
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.332     1.599 r  v1/xCount[6]_i_1/O
                         net (fo=1, routed)           0.568     2.168    v1/p_1_in[6]
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
                         clock pessimism              0.601    38.848    
                         clock uncertainty           -0.159    38.689    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)       -0.028    38.661    v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 36.494    

Slack (MET) :             36.525ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.159    38.664    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.140    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.140    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.525    

Slack (MET) :             36.525ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.159    38.664    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.140    v1/xCount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.140    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.525    

Slack (MET) :             36.525ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.159    38.664    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.140    v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.140    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  v1/yCount_reg[8]/Q
                         net (fo=22, routed)          0.153    -0.249    v1/ypos[8]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  v1/yCount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    v1/yCount[4]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[4]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.461    v1/yCount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  v1/yCount_reg[8]/Q
                         net (fo=22, routed)          0.152    -0.250    v1/ypos[8]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  v1/yCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    v1/yCount[2]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[2]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.091    -0.462    v1/yCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.827%)  route 0.159ns (43.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[4]/Q
                         net (fo=16, routed)          0.159    -0.245    v1/xpos[4]
    SLICE_X1Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  v1/xCount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    v1/p_1_in[7]
    SLICE_X1Y138         FDRE                                         r  v1/xCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X1Y138         FDRE                                         r  v1/xCount_reg[7]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.091    -0.461    v1/xCount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.996%)  route 0.179ns (49.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  v1/xCount_reg[0]/Q
                         net (fo=15, routed)          0.179    -0.248    v1/xpos[0]
    SLICE_X0Y138         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  v1/xCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    v1/p_1_in[5]
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[5]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.092    -0.476    v1/xCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 v1/yCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  v1/yCount_reg[0]/Q
                         net (fo=18, routed)          0.180    -0.246    v1/ypos[0]
    SLICE_X3Y141         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  v1/yCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    v1/yCount[0]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    v1/pixel_clk
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.091    -0.476    v1/yCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.045    -0.172 r  v1/xCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    v1/xCount[2]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.120    -0.448    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  v1/xCount_reg[8]/Q
                         net (fo=7, routed)           0.213    -0.215    v1/xpos[8]
    SLICE_X1Y139         LUT5 (Prop_lut5_I3_O)        0.042    -0.173 r  v1/xCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    v1/p_1_in[9]
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.461    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.902%)  route 0.194ns (48.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.194    -0.209    v1/ypos[7]
    SLICE_X1Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.164 r  v1/yCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    v1/yCount[5]_i_1_n_0
    SLICE_X1Y143         FDRE                                         r  v1/yCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X1Y143         FDRE                                         r  v1/yCount_reg[5]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.459    v1/yCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.985%)  route 0.227ns (52.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.227    -0.177    v1/ypos[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    v1/yCount[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.430    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.549%)  route 0.231ns (52.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.231    -0.173    v1/ypos[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.128 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    v1/yCount[9]_i_2_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.121    -0.429    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y16   v1/clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y138     v1/xCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y138     v1/xCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y138     v1/xCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y138     v1/xCount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y138     v1/xCount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y138     v1/xCount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y138     v1/xCount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X1Y138     v1/xCount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y138     v1/xCount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y138     v1/xCount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   v1/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.594ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.180ns (29.663%)  route 2.798ns (70.337%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.251 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.456     1.445    v1/yCount[9]_i_8_n_0
    SLICE_X0Y143         LUT5 (Prop_lut5_I1_O)        0.150     1.595 r  v1/yCount[9]_i_5/O
                         net (fo=2, routed)           0.431     2.026    v1/data0[9]
    SLICE_X2Y143         LUT6 (Prop_lut6_I5_O)        0.326     2.352 r  v1/yCount[9]_i_4/O
                         net (fo=1, routed)           0.670     3.022    v1/yCount[9]_i_4_n_0
    SLICE_X2Y143         LUT6 (Prop_lut6_I3_O)        0.124     3.146 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000     3.146    v1/yCount[9]_i_2_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.251    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.576    38.826    
                         clock uncertainty           -0.167    38.659    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.081    38.740    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 35.594    

Slack (MET) :             35.874ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.180ns (32.352%)  route 2.467ns (67.648%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.250 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.605     1.594    v1/yCount[9]_i_8_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.150     1.744 r  v1/yCount[6]_i_3/O
                         net (fo=2, routed)           0.358     2.102    v1/data0[6]
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.326     2.428 r  v1/yCount[6]_i_2/O
                         net (fo=1, routed)           0.263     2.691    v1/yCount[6]_i_2_n_0
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.124     2.815 r  v1/yCount[6]_i_1/O
                         net (fo=1, routed)           0.000     2.815    v1/yCount[6]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.250    v1/pixel_clk
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[6]/C
                         clock pessimism              0.576    38.825    
                         clock uncertainty           -0.167    38.658    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)        0.031    38.689    v1/yCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                 35.874    

Slack (MET) :             36.063ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.828ns (23.585%)  route 2.683ns (76.415%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.250 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.630     1.619    v1/yCount[9]_i_8_n_0
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.124     1.743 r  v1/yCount[7]_i_3/O
                         net (fo=2, routed)           0.811     2.555    v1/data0[7]
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.124     2.679 r  v1/yCount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.679    v1/yCount[7]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.250    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
                         clock pessimism              0.579    38.828    
                         clock uncertainty           -0.167    38.661    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.081    38.742    v1/yCount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 36.063    

Slack (MET) :             36.419ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.842ns (31.852%)  route 1.801ns (68.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.249 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.690     1.809    v1/p_0_in
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.249    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
                         clock pessimism              0.576    38.824    
                         clock uncertainty           -0.167    38.657    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.228    v1/xCount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 36.419    

Slack (MET) :             36.419ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.842ns (31.852%)  route 1.801ns (68.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.249 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.690     1.809    v1/p_0_in
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.249    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.576    38.824    
                         clock uncertainty           -0.167    38.657    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.228    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 36.419    

Slack (MET) :             36.448ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.828ns (26.541%)  route 2.292ns (73.459%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.251 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.456     1.445    v1/yCount[9]_i_8_n_0
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.124     1.569 r  v1/yCount[8]_i_3/O
                         net (fo=2, routed)           0.594     2.164    v1/data0[8]
    SLICE_X2Y143         LUT6 (Prop_lut6_I5_O)        0.124     2.288 r  v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.288    v1/yCount[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.251    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.576    38.826    
                         clock uncertainty           -0.167    38.659    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.077    38.736    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 36.448    

Slack (MET) :             36.486ns  (required time - arrival time)
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 1.002ns (33.382%)  route 2.000ns (66.618%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.825     0.509    v1/xpos[2]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.152     0.661 r  v1/xCount[7]_i_2/O
                         net (fo=2, routed)           0.606     1.267    v1/xCount[7]_i_2_n_0
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.332     1.599 r  v1/xCount[6]_i_1/O
                         net (fo=1, routed)           0.568     2.168    v1/p_1_in[6]
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
                         clock pessimism              0.601    38.848    
                         clock uncertainty           -0.167    38.681    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)       -0.028    38.653    v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 36.486    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  v1/yCount_reg[8]/Q
                         net (fo=22, routed)          0.153    -0.249    v1/ypos[8]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  v1/yCount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    v1/yCount[4]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[4]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.167    -0.386    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.294    v1/yCount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  v1/yCount_reg[8]/Q
                         net (fo=22, routed)          0.152    -0.250    v1/ypos[8]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  v1/yCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    v1/yCount[2]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.167    -0.386    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.091    -0.295    v1/yCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.827%)  route 0.159ns (43.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[4]/Q
                         net (fo=16, routed)          0.159    -0.245    v1/xpos[4]
    SLICE_X1Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  v1/xCount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    v1/p_1_in[7]
    SLICE_X1Y138         FDRE                                         r  v1/xCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X1Y138         FDRE                                         r  v1/xCount_reg[7]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.167    -0.385    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.091    -0.294    v1/xCount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.996%)  route 0.179ns (49.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  v1/xCount_reg[0]/Q
                         net (fo=15, routed)          0.179    -0.248    v1/xpos[0]
    SLICE_X0Y138         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  v1/xCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    v1/p_1_in[5]
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[5]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.167    -0.401    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.092    -0.309    v1/xCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 v1/yCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  v1/yCount_reg[0]/Q
                         net (fo=18, routed)          0.180    -0.246    v1/ypos[0]
    SLICE_X3Y141         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  v1/yCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    v1/yCount[0]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    v1/pixel_clk
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.167    -0.400    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.091    -0.309    v1/yCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.045    -0.172 r  v1/xCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    v1/xCount[2]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.167    -0.401    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.120    -0.281    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  v1/xCount_reg[8]/Q
                         net (fo=7, routed)           0.213    -0.215    v1/xpos[8]
    SLICE_X1Y139         LUT5 (Prop_lut5_I3_O)        0.042    -0.173 r  v1/xCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    v1/p_1_in[9]
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.167    -0.401    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.294    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.902%)  route 0.194ns (48.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.194    -0.209    v1/ypos[7]
    SLICE_X1Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.164 r  v1/yCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    v1/yCount[5]_i_1_n_0
    SLICE_X1Y143         FDRE                                         r  v1/yCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X1Y143         FDRE                                         r  v1/yCount_reg[5]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.167    -0.383    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.292    v1/yCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.985%)  route 0.227ns (52.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.227    -0.177    v1/ypos[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    v1/yCount[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.167    -0.383    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.263    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.549%)  route 0.231ns (52.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.231    -0.173    v1/ypos[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.128 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    v1/yCount[9]_i_2_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.167    -0.383    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.121    -0.262    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.594ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.180ns (29.663%)  route 2.798ns (70.337%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.251 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.456     1.445    v1/yCount[9]_i_8_n_0
    SLICE_X0Y143         LUT5 (Prop_lut5_I1_O)        0.150     1.595 r  v1/yCount[9]_i_5/O
                         net (fo=2, routed)           0.431     2.026    v1/data0[9]
    SLICE_X2Y143         LUT6 (Prop_lut6_I5_O)        0.326     2.352 r  v1/yCount[9]_i_4/O
                         net (fo=1, routed)           0.670     3.022    v1/yCount[9]_i_4_n_0
    SLICE_X2Y143         LUT6 (Prop_lut6_I3_O)        0.124     3.146 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000     3.146    v1/yCount[9]_i_2_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.251    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.576    38.826    
                         clock uncertainty           -0.167    38.659    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.081    38.740    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 35.594    

Slack (MET) :             35.874ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.180ns (32.352%)  route 2.467ns (67.648%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.250 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.605     1.594    v1/yCount[9]_i_8_n_0
    SLICE_X0Y142         LUT2 (Prop_lut2_I0_O)        0.150     1.744 r  v1/yCount[6]_i_3/O
                         net (fo=2, routed)           0.358     2.102    v1/data0[6]
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.326     2.428 r  v1/yCount[6]_i_2/O
                         net (fo=1, routed)           0.263     2.691    v1/yCount[6]_i_2_n_0
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.124     2.815 r  v1/yCount[6]_i_1/O
                         net (fo=1, routed)           0.000     2.815    v1/yCount[6]_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.250    v1/pixel_clk
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[6]/C
                         clock pessimism              0.576    38.825    
                         clock uncertainty           -0.167    38.658    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)        0.031    38.689    v1/yCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                 35.874    

Slack (MET) :             36.063ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.828ns (23.585%)  route 2.683ns (76.415%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.250 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.630     1.619    v1/yCount[9]_i_8_n_0
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.124     1.743 r  v1/yCount[7]_i_3/O
                         net (fo=2, routed)           0.811     2.555    v1/data0[7]
    SLICE_X2Y142         LUT6 (Prop_lut6_I5_O)        0.124     2.679 r  v1/yCount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.679    v1/yCount[7]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.588    38.250    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
                         clock pessimism              0.579    38.828    
                         clock uncertainty           -0.167    38.661    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.081    38.742    v1/yCount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 36.063    

Slack (MET) :             36.419ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.842ns (31.852%)  route 1.801ns (68.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.249 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.690     1.809    v1/p_0_in
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.249    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
                         clock pessimism              0.576    38.824    
                         clock uncertainty           -0.167    38.657    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.228    v1/xCount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 36.419    

Slack (MET) :             36.419ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.842ns (31.852%)  route 1.801ns (68.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.249 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.690     1.809    v1/p_0_in
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.587    38.249    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.576    38.824    
                         clock uncertainty           -0.167    38.657    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    38.228    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.228    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 36.419    

Slack (MET) :             36.448ns  (required time - arrival time)
  Source:                 v1/yCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.828ns (26.541%)  route 2.292ns (73.459%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.251 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.708    -0.832    v1/pixel_clk
    SLICE_X3Y142         FDRE                                         r  v1/yCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  v1/yCount_reg[3]/Q
                         net (fo=14, routed)          1.241     0.865    v1/ypos[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.124     0.989 r  v1/yCount[9]_i_8/O
                         net (fo=4, routed)           0.456     1.445    v1/yCount[9]_i_8_n_0
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.124     1.569 r  v1/yCount[8]_i_3/O
                         net (fo=2, routed)           0.594     2.164    v1/data0[8]
    SLICE_X2Y143         LUT6 (Prop_lut6_I5_O)        0.124     2.288 r  v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.288    v1/yCount[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.589    38.251    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.576    38.826    
                         clock uncertainty           -0.167    38.659    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.077    38.736    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                 36.448    

Slack (MET) :             36.486ns  (required time - arrival time)
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 1.002ns (33.382%)  route 2.000ns (66.618%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.825     0.509    v1/xpos[2]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.152     0.661 r  v1/xCount[7]_i_2/O
                         net (fo=2, routed)           0.606     1.267    v1/xCount[7]_i_2_n_0
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.332     1.599 r  v1/xCount[6]_i_1/O
                         net (fo=1, routed)           0.568     2.168    v1/p_1_in[6]
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
                         clock pessimism              0.601    38.848    
                         clock uncertainty           -0.167    38.681    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)       -0.028    38.653    v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 36.486    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 v1/xCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0_1 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.842ns (34.367%)  route 1.608ns (65.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.248 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  v1/xCount_reg[1]/Q
                         net (fo=12, routed)          0.803     0.388    v1/xpos[1]
    SLICE_X2Y138         LUT5 (Prop_lut5_I3_O)        0.299     0.687 f  v1/xCount[9]_i_3/O
                         net (fo=1, routed)           0.309     0.995    v1/xCount[9]_i_3_n_0
    SLICE_X0Y139         LUT6 (Prop_lut6_I5_O)        0.124     1.119 r  v1/xCount[9]_i_1/O
                         net (fo=10, routed)          0.496     1.616    v1/p_0_in
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.586    38.248    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
                         clock pessimism              0.576    38.823    
                         clock uncertainty           -0.167    38.656    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.524    38.132    v1/xCount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.132    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  v1/yCount_reg[8]/Q
                         net (fo=22, routed)          0.153    -0.249    v1/ypos[8]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  v1/yCount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    v1/yCount[4]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[4]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.167    -0.386    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.294    v1/yCount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 v1/yCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.598    -0.566    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  v1/yCount_reg[8]/Q
                         net (fo=22, routed)          0.152    -0.250    v1/ypos[8]
    SLICE_X3Y143         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  v1/yCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    v1/yCount[2]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X3Y143         FDRE                                         r  v1/yCount_reg[2]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.167    -0.386    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.091    -0.295    v1/yCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 v1/xCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.827%)  route 0.159ns (43.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[4]/Q
                         net (fo=16, routed)          0.159    -0.245    v1/xpos[4]
    SLICE_X1Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  v1/xCount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    v1/p_1_in[7]
    SLICE_X1Y138         FDRE                                         r  v1/xCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X1Y138         FDRE                                         r  v1/xCount_reg[7]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.167    -0.385    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.091    -0.294    v1/xCount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 v1/xCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.996%)  route 0.179ns (49.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  v1/xCount_reg[0]/Q
                         net (fo=15, routed)          0.179    -0.248    v1/xpos[0]
    SLICE_X0Y138         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  v1/xCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    v1/p_1_in[5]
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X0Y138         FDRE                                         r  v1/xCount_reg[5]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.167    -0.401    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.092    -0.309    v1/xCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 v1/yCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  v1/yCount_reg[0]/Q
                         net (fo=18, routed)          0.180    -0.246    v1/ypos[0]
    SLICE_X3Y141         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  v1/yCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    v1/yCount[0]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.870    -0.803    v1/pixel_clk
    SLICE_X3Y141         FDRE                                         r  v1/yCount_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.167    -0.400    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.091    -0.309    v1/yCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.045    -0.172 r  v1/xCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    v1/xCount[2]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.167    -0.401    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.120    -0.281    v1/xCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/xCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  v1/xCount_reg[8]/Q
                         net (fo=7, routed)           0.213    -0.215    v1/xpos[8]
    SLICE_X1Y139         LUT5 (Prop_lut5_I3_O)        0.042    -0.173 r  v1/xCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    v1/p_1_in[9]
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.869    -0.804    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[9]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.167    -0.401    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.294    v1/xCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.902%)  route 0.194ns (48.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.194    -0.209    v1/ypos[7]
    SLICE_X1Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.164 r  v1/yCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    v1/yCount[5]_i_1_n_0
    SLICE_X1Y143         FDRE                                         r  v1/yCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X1Y143         FDRE                                         r  v1/yCount_reg[5]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.167    -0.383    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.292    v1/yCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.985%)  route 0.227ns (52.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.227    -0.177    v1/ypos[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  v1/yCount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    v1/yCount[8]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[8]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.167    -0.383    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.263    v1/yCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 v1/yCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            v1/yCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.549%)  route 0.231ns (52.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X2Y142         FDRE                                         r  v1/yCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  v1/yCount_reg[7]/Q
                         net (fo=17, routed)          0.231    -0.173    v1/ypos[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.128 r  v1/yCount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.128    v1/yCount[9]_i_2_n_0
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.871    -0.802    v1/pixel_clk
    SLICE_X2Y143         FDRE                                         r  v1/yCount_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.167    -0.383    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.121    -0.262    v1/yCount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.134    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.035ns  (logic 5.170ns (32.240%)  route 10.865ns (67.760%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.485    11.647    VGA_B_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    15.201 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.201    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 5.168ns (32.515%)  route 10.725ns (67.485%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.345    11.507    VGA_B_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    15.059 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.059    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.740ns  (logic 5.164ns (32.810%)  route 10.575ns (67.190%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.195    11.357    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    14.906 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.906    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.724ns  (logic 5.154ns (32.780%)  route 10.570ns (67.220%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.189    11.351    VGA_B_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    14.890 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.890    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.580ns  (logic 5.151ns (33.063%)  route 10.429ns (66.937%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.048    11.210    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    14.746 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.746    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.562ns  (logic 5.139ns (33.026%)  route 10.422ns (66.974%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.042    11.204    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    14.728 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.728    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.441ns  (logic 5.163ns (33.438%)  route 10.278ns (66.562%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.897    11.060    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    14.606 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.606    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.292ns  (logic 5.167ns (33.791%)  route 10.125ns (66.209%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.744    10.907    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    14.458 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.458    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.289ns  (logic 5.162ns (33.765%)  route 10.127ns (66.235%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.746    10.909    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.455 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.455    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.142ns  (logic 5.168ns (34.126%)  route 9.975ns (65.874%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.594    10.757    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.308 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.308    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.451ns (73.993%)  route 0.510ns (26.007%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  v1/xCount_reg[8]/Q
                         net (fo=7, routed)           0.153    -0.274    v1/xpos[8]
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  v1/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     0.128    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.393 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     1.393    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.568ns (73.480%)  route 0.566ns (26.520%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  v1/yCount_reg[1]/Q
                         net (fo=18, routed)          0.134    -0.292    v1/ypos[1]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.049    -0.243 f  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.103    -0.140    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.112    -0.028 r  v1/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.329     0.301    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.566 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     1.566    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.563ns (49.620%)  route 1.587ns (50.380%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.203     1.337    VGA_B_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.582 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.582    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.565ns (48.648%)  route 1.652ns (51.352%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.268     1.402    VGA_B_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.649 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.649    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.220ns  (logic 1.570ns (48.758%)  route 1.650ns (51.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.266     1.400    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.652 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.652    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.565ns (47.683%)  route 1.717ns (52.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.333     1.467    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.714 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.714    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.570ns (47.819%)  route 1.713ns (52.181%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.329     1.463    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.715 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.715    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.566ns (46.769%)  route 1.782ns (53.231%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.398     1.532    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.780 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.780    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.385ns  (logic 1.542ns (45.565%)  route 1.843ns (54.435%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.459     1.592    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.817 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.817    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.554ns (45.693%)  route 1.847ns (54.307%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.463     1.597    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.833 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.833    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.035ns  (logic 5.170ns (32.240%)  route 10.865ns (67.760%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.485    11.647    VGA_B_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    15.201 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.201    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 5.168ns (32.515%)  route 10.725ns (67.485%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.345    11.507    VGA_B_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    15.059 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.059    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.740ns  (logic 5.164ns (32.810%)  route 10.575ns (67.190%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.195    11.357    VGA_B_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    14.906 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.906    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.724ns  (logic 5.154ns (32.780%)  route 10.570ns (67.220%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.189    11.351    VGA_B_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    14.890 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.890    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.580ns  (logic 5.151ns (33.063%)  route 10.429ns (66.937%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.048    11.210    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    14.746 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.746    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.562ns  (logic 5.139ns (33.026%)  route 10.422ns (66.974%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.042    11.204    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    14.728 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.728    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.441ns  (logic 5.163ns (33.438%)  route 10.278ns (66.562%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.897    11.060    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    14.606 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.606    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.292ns  (logic 5.167ns (33.791%)  route 10.125ns (66.209%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.744    10.907    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    14.458 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.458    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.289ns  (logic 5.162ns (33.765%)  route 10.127ns (66.235%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.746    10.909    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.455 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.455    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.142ns  (logic 5.168ns (34.126%)  route 9.975ns (65.874%))
  Logic Levels:           8  (LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  v1/xCount_reg[6]/Q
                         net (fo=15, routed)          0.994     0.678    v1/xpos[6]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.124     0.802 f  v1/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=8, routed)           1.041     1.843    v1/VGA_R_OBUF[3]_inst_i_7_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.124     1.967 r  v1/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.842     2.809    v1/char_code1
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.150     2.959 r  v1/VGA_R_OBUF[3]_inst_i_20/O
                         net (fo=13, routed)          1.655     4.615    v1/VGA_R_OBUF[3]_inst_i_20_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.328     4.943 r  v1/VGA_R_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.500     5.443    v1/VGA_R_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  v1/VGA_R_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.806     6.373    v1/VGA_R_OBUF[3]_inst_i_12_n_0
    SLICE_X3Y140         LUT6 (Prop_lut6_I4_O)        0.124     6.497 r  v1/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.542     7.038    v1/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.124     7.162 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.594    10.757    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.308 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.308    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/xCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.451ns (73.993%)  route 0.510ns (26.007%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X1Y139         FDRE                                         r  v1/xCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  v1/xCount_reg[8]/Q
                         net (fo=7, routed)           0.153    -0.274    v1/xpos[8]
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  v1/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     0.128    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.393 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     1.393    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/yCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.568ns (73.480%)  route 0.566ns (26.520%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.567    v1/pixel_clk
    SLICE_X1Y142         FDRE                                         r  v1/yCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  v1/yCount_reg[1]/Q
                         net (fo=18, routed)          0.134    -0.292    v1/ypos[1]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.049    -0.243 f  v1/VGA_VS_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.103    -0.140    v1/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.112    -0.028 r  v1/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.329     0.301    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.566 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     1.566    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.563ns (49.620%)  route 1.587ns (50.380%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.203     1.337    VGA_B_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.582 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.582    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.565ns (48.648%)  route 1.652ns (51.352%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.268     1.402    VGA_B_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.649 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.649    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.220ns  (logic 1.570ns (48.758%)  route 1.650ns (51.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.266     1.400    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.652 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.652    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.565ns (47.683%)  route 1.717ns (52.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.333     1.467    VGA_B_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.714 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.714    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.570ns (47.819%)  route 1.713ns (52.181%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.329     1.463    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.715 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.715    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.566ns (46.769%)  route 1.782ns (53.231%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.398     1.532    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.780 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.780    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.385ns  (logic 1.542ns (45.565%)  route 1.843ns (54.435%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.459     1.592    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.817 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.817    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v1/xCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.554ns (45.693%)  route 1.847ns (54.307%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.457ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    v1/clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  v1/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    v1/clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  v1/clk_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    v1/pixel_clk
    SLICE_X2Y138         FDRE                                         r  v1/xCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  v1/xCount_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.217    v1/xpos[2]
    SLICE_X2Y138         LUT3 (Prop_lut3_I2_O)        0.043    -0.174 r  v1/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.197     0.023    v1/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.111     0.134 r  v1/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.463     1.597    VGA_B_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.833 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.833    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    v1/clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    v1/clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    v1/clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  v1/clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    v1/clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  v1/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    v1/clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  v1/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    v1/clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  v1/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





