EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# IR2010-Driver_FET
#
DEF IR2010-Driver_FET U 0 20 Y Y 1 F N
F0 "U" -1000 975 50 H V L CNN
F1 "IR2010-Driver_FET" -1000 900 50 H V L CNN
F2 "Package_DIP:DIP-14_W7.62mm" -1050 450 50 H I C CIN
F3 "" -1050 450 50 H I C CNN
$FPLIST
 DIP*W7.62mm*
$ENDFPLIST
DRAW
S -1250 50 -850 850 0 1 10 f
X LO 1 -750 150 100 L 50 50 1 1 O
X HIN 10 -1350 650 100 R 50 50 1 1 I
X SD 11 -1350 150 100 R 50 50 1 1 I
X LIN 12 -1350 350 100 R 50 50 1 1 I
X VSS 13 -1100 -50 100 U 50 50 1 1 W
X NC 14 -1250 550 100 R 50 50 1 1 N N
X COM 2 -1000 -50 100 U 50 50 1 1 W
X VCC 3 -1000 950 100 D 50 50 1 1 W
X NC 4 -1250 750 100 R 50 50 1 1 N N
X VS 5 -750 550 100 L 50 50 1 1 P
X VB 6 -750 750 100 L 50 50 1 1 P
X HO 7 -750 350 100 L 50 50 1 1 O
X NC 8 -1250 650 100 R 50 50 1 1 N N
X VDD 9 -1100 950 100 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# IRL520-IRL520
#
DEF IRL520-IRL520 Q 0 40 N N 1 L N
F0 "Q" 250 0 50 H V L BNN
F1 "IRL520-IRL520" 250 -100 50 H V L BNN
F2 "D2PAK" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
DRAW
C 100 -75 5 0 0 16 N
C 100 75 5 0 0 16 N
T 0 50 100 40 0 0 0 D Normal 0 L B
T 0 -100 -50 40 0 0 0 G Normal 0 L B
T 0 50 -125 40 0 0 0 S Normal 0 L B
S -10 -100 20 -50 0 0 0 F
S -10 -35 20 35 0 0 0 F
S -10 50 20 100 0 0 0 F
P 2 0 0 6 -44 -100 -100 -100 N
P 2 0 0 10 -44 95 -44 -100 N
P 2 0 0 6 20 -75 100 -75 N
P 2 0 0 6 20 0 70 -20 N
P 2 0 0 12 30 0 65 -10 N
P 2 0 0 12 65 -10 65 0 N
P 2 0 0 12 65 0 55 0 N
P 2 0 0 6 65 0 100 0 N
P 2 0 0 12 65 10 30 0 N
P 2 0 0 6 70 -20 70 20 N
P 2 0 0 6 70 20 20 0 N
P 2 0 0 6 100 -75 100 -100 N
P 2 0 0 6 100 0 100 -75 N
P 2 0 0 6 100 75 21 75 N
P 2 0 0 6 100 75 163 75 N
P 2 0 0 6 100 100 100 75 N
P 2 0 0 6 138 30 128 20 N
P 2 0 0 6 138 30 163 30 N
P 2 0 0 6 141 -19 163 -19 N
P 2 0 0 6 163 -75 100 -75 N
P 2 0 0 6 163 -19 163 -75 N
P 2 0 0 6 163 -19 184 -19 N
P 2 0 0 6 163 30 141 -19 N
P 2 0 0 6 163 30 188 30 N
P 2 0 0 6 163 75 163 30 N
P 2 0 0 6 184 -19 163 30 N
P 2 0 0 6 188 30 198 40 N
P 3 0 0 6 163 25 144 -16 181 -16 f
X ~ 1 -100 -100 0 R 40 40 0 0 P
X ~ 2 100 200 100 D 40 40 0 0 P
X ~ 3 100 -200 100 U 40 40 0 0 P
ENDDRAW
ENDDEF
#
# PIC16F874A-IP-MCU_Microchip_PIC16
#
DEF PIC16F874A-IP-MCU_Microchip_PIC16 U 0 40 Y Y 1 F N
F0 "U" 200 1400 50 H V L CNN
F1 "PIC16F874A-IP-MCU_Microchip_PIC16" 200 1300 50 H V L CNN
F2 "" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
$FPLIST
 DIP*
 PDIP*
$ENDFPLIST
DRAW
S -750 1250 750 -1350 0 1 10 f
X ~MCLR~/Vpp 1 -900 -800 150 R 50 50 1 1 I
X RE2/~CS~/AN7 10 -900 -600 150 R 50 50 1 1 B
X VDD 11 0 1400 150 D 50 50 1 1 W
X VSS 12 0 -1500 150 U 50 50 1 1 W
X OSC1/CLKI 13 -900 1000 150 R 50 50 1 1 I
X OSC2/CLKO 14 -900 850 150 R 50 50 1 1 O
X T1OSO/T1CKI/RC0 15 900 300 150 L 50 50 1 1 B
X T1OSI/CCP2/RC1 16 900 200 150 L 50 50 1 1 B
X CCP1/RC2 17 900 100 150 L 50 50 1 1 B
X SCK/SCL/RC3 18 900 0 150 L 50 50 1 1 B
X RD0/PSP0 19 900 -550 150 L 50 50 1 1 B
X AN0/RA0 2 -900 400 150 R 50 50 1 1 B
X RD1/PSP1 20 900 -650 150 L 50 50 1 1 B
X RD2/PSP2 21 900 -750 150 L 50 50 1 1 B
X RD3/PSP3 22 900 -850 150 L 50 50 1 1 B
X SDI/SDA/RC4 23 900 -100 150 L 50 50 1 1 B
X SDO/RC5 24 900 -200 150 L 50 50 1 1 B
X CK/TX/RC6 25 900 -300 150 L 50 50 1 1 B
X DT/RX/RC7 26 900 -400 150 L 50 50 1 1 B
X RD4/PSP4 27 900 -950 150 L 50 50 1 1 B
X RD5/PSP5 28 900 -1050 150 L 50 50 1 1 B
X RD6/PSP6 29 900 -1150 150 L 50 50 1 1 B
X AN1/RA1 3 -900 300 150 R 50 50 1 1 B
X RD7/PSP7 30 900 -1250 150 L 50 50 1 1 B
X VSS 31 100 -1500 150 U 50 50 1 1 W
X VDD 32 100 1400 150 D 50 50 1 1 W
X INT/RB0 33 900 1200 150 L 50 50 1 1 B
X RB1 34 900 1100 150 L 50 50 1 1 B
X RB2 35 900 1000 150 L 50 50 1 1 B
X PGM/RB3 36 900 900 150 L 50 50 1 1 B
X RB4 37 900 800 150 L 50 50 1 1 B
X RB5 38 900 700 150 L 50 50 1 1 B
X PGC/RB6 39 900 600 150 L 50 50 1 1 B
X CVref/Vref-/AN2/RA2 4 -900 200 150 R 50 50 1 1 B
X PGD/RB7 40 900 500 150 L 50 50 1 1 B
X Vref+/AN3/RA3 5 -900 100 150 R 50 50 1 1 B
X C1OUT/T0CKI/RA4 6 -900 0 150 R 50 50 1 1 B
X ~SS~/C2OUT/AN4/RA5 7 -900 -100 150 R 50 50 1 1 B
X RE0/~RD~/AN5 8 -900 -400 150 R 50 50 1 1 B
X RE1/~WR~/AN6 9 -900 -500 150 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
