// Seed: 2144181846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_11;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    inout wire id_2,
    input tri id_3,
    input tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    output uwire id_7,
    output wand id_8,
    input wire id_9
);
  wor id_11 = id_3 != -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_6 = id_5;
endmodule
