# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	19.386   */2.681         */0.414         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	19.377   */5.423         */0.423         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	19.386   */8.085         */0.414         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	19.387   */10.539        */0.413         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	19.406   */12.154        */0.394         ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	19.407   */12.352        */0.393         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	19.387   */12.736        */0.413         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	19.408   */12.768        */0.392         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	19.408   */13.123        */0.392         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	19.409   */13.471        */0.391         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	19.408   */13.645        */0.392         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	19.382   */13.660        */0.418         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	19.395   */13.966        */0.405         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	19.408   */13.989        */0.392         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	19.389   */14.446        */0.411         ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	19.391   */14.542        */0.409         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */14.964        */0.398         REGISTER/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */14.979        */0.401         REGISTER/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */14.979        */0.398         REGISTER/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */15.008        */0.398         REGISTER/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */15.008        */0.400         REGISTER/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */15.013        */0.398         REGISTER/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */15.014        */0.398         REGISTER/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */15.014        */0.398         REGISTER/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.396        */0.409         REGISTER/\Reg_File_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.396        */0.409         REGISTER/\Reg_File_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.398        */0.412         REGISTER/\Reg_File_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.399        */0.407         REGISTER/\Reg_File_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.403        */0.406         REGISTER/\Reg_File_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.403        */0.409         REGISTER/\Reg_File_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.406        */0.406         REGISTER/\Reg_File_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.408        */0.411         REGISTER/\Reg_File_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.409        */0.407         REGISTER/\Reg_File_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.410        */0.407         REGISTER/\Reg_File_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.412        */0.410         REGISTER/\Reg_File_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.419        */0.409         REGISTER/\Reg_File_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.420        */0.407         REGISTER/\Reg_File_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.420        */0.409         REGISTER/\Reg_File_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.420        */0.408         REGISTER/\Reg_File_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.424        */0.408         REGISTER/\Reg_File_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.425        */0.406         REGISTER/\Reg_File_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.426        */0.408         REGISTER/\Reg_File_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.426        */0.407         REGISTER/\Reg_File_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.429        */0.406         REGISTER/\Reg_File_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */15.431        */0.404         REGISTER/\Reg_File_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */15.433        */0.405         REGISTER/\Reg_File_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */15.435        */0.403         REGISTER/\Reg_File_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */15.437        */0.403         REGISTER/\Reg_File_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.442        */0.414         REGISTER/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.385   */15.454        */0.414         REGISTER/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.457        */0.411         REGISTER/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.367   */15.461        */0.433         REGISTER/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.386   */15.462        */0.414         REGISTER/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.466        */0.408         REGISTER/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.468        */0.406         REGISTER/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.468        */0.407         REGISTER/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.388   */15.472        */0.412         REGISTER/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.371   */15.472        */0.429         REGISTER/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.473        */0.411         REGISTER/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.477        */0.408         REGISTER/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.477        */0.409         REGISTER/\Reg_File_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */15.478        */0.404         REGISTER/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.478        */0.406         REGISTER/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.478        */0.406         REGISTER/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.480        */0.407         REGISTER/\Reg_File_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.481        */0.407         REGISTER/\Reg_File_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.481        */0.409         REGISTER/\Reg_File_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.481        */0.409         REGISTER/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.481        */0.409         REGISTER/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.482        */0.409         REGISTER/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.482        */0.407         REGISTER/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.483        */0.407         REGISTER/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.483        */0.407         REGISTER/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.486        */0.408         REGISTER/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.486        */0.408         REGISTER/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.487        */0.408         REGISTER/\Reg_File_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.489        */0.407         REGISTER/\Reg_File_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.490        */0.406         REGISTER/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.492        */0.407         REGISTER/\Reg_File_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.492        */0.408         REGISTER/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.494        */0.406         REGISTER/\Reg_File_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.496        */0.407         REGISTER/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */15.498        */0.404         REGISTER/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.499        */0.406         REGISTER/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */15.500        */0.405         REGISTER/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.501        */0.406         REGISTER/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.501        */0.407         REGISTER/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */15.505        */0.404         REGISTER/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.720        */0.411         REGISTER/\Reg_File_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.389   */15.728        */0.411         REGISTER/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.732        */0.410         REGISTER/\Reg_File_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.738        */0.407         REGISTER/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.741        */0.409         REGISTER/\Reg_File_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.742        */0.407         REGISTER/\Reg_File_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.743        */0.409         REGISTER/\Reg_File_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.744        */0.408         REGISTER/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.744        */0.408         REGISTER/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.745        */0.406         REGISTER/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.745        */0.408         REGISTER/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.746        */0.408         REGISTER/\Reg_File_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.747        */0.409         REGISTER/\Reg_File_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */15.748        */0.405         REGISTER/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.749        */0.406         REGISTER/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.751        */0.408         REGISTER/\Reg_File_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.751        */0.409         REGISTER/\Reg_File_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */15.752        */0.404         REGISTER/\Reg_File_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.752        */0.406         REGISTER/\Reg_File_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.753        */0.407         REGISTER/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.753        */0.406         REGISTER/\Reg_File_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.754        */0.407         REGISTER/\Reg_File_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.756        */0.409         REGISTER/\Reg_File_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */15.757        */0.405         REGISTER/\Reg_File_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */15.757        */0.404         REGISTER/\Reg_File_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.758        */0.406         REGISTER/\Reg_File_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.759        */0.406         REGISTER/\Reg_File_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */15.759        */0.404         REGISTER/\Reg_File_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.760        */0.406         REGISTER/\Reg_File_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.760        */0.406         REGISTER/\Reg_File_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.761        */0.407         REGISTER/\Reg_File_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.366   */15.763        */0.434         REGISTER/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.763        */0.406         REGISTER/\Reg_File_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.764        */0.406         REGISTER/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.765        */0.410         REGISTER/\Reg_File_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.765        */0.407         REGISTER/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.765        */0.406         REGISTER/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.766        */0.406         REGISTER/\Reg_File_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */15.768        */0.405         REGISTER/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.769        */0.406         REGISTER/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.769        */0.408         REGISTER/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */15.771        */0.404         REGISTER/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.771        */0.409         REGISTER/\Reg_File_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.772        */0.408         REGISTER/\Reg_File_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.774        */0.406         REGISTER/\Reg_File_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.774        */0.406         REGISTER/\Reg_File_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */15.781        */0.405         REGISTER/\Reg_File_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.782        */0.407         REGISTER/\Reg_File_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.783        */0.406         REGISTER/\Reg_File_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.783        */0.410         REGISTER/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.784        */0.408         REGISTER/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.785        */0.408         REGISTER/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.785        */0.410         REGISTER/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */15.786        */0.410         REGISTER/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.792        */0.407         REGISTER/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */15.793        */0.409         REGISTER/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */15.793        */0.407         REGISTER/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.794        */0.408         REGISTER/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.795        */0.406         REGISTER/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.796        */0.406         REGISTER/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */15.797        */0.408         REGISTER/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.802        */0.406         REGISTER/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */15.803        */0.406         REGISTER/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */15.808        */0.403         REGISTER/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.429   15.842/*        0.371/*         FIFO/WR/\w_binary_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.842/*        0.371/*         FIFO/MEM/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.843/*        0.371/*         FIFO/MEM/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.844/*        0.371/*         FIFO/MEM/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.844/*        0.371/*         FIFO/MEM/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.844/*        0.371/*         FIFO/MEM/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.844/*        0.371/*         FIFO/MEM/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.844/*        0.371/*         FIFO/MEM/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.844/*        0.371/*         FIFO/MEM/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.845/*        0.371/*         FIFO/MEM/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.845/*        0.371/*         FIFO/MEM/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.845/*        0.371/*         FIFO/MEM/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.845/*        0.371/*         FIFO/MEM/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.846/*        0.371/*         FIFO/MEM/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.846/*        0.371/*         FIFO/MEM/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.846/*        0.371/*         FIFO/MEM/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.847/*        0.371/*         FIFO/MEM/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.848/*        0.371/*         FIFO/MEM/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.851/*        0.371/*         FIFO/MEM/\Reg_File_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.851/*        0.371/*         FIFO/MEM/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.851/*        0.371/*         FIFO/MEM/\Reg_File_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.851/*        0.371/*         FIFO/MEM/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.854/*        0.371/*         FIFO/MEM/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.857/*        0.371/*         FIFO/MEM/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.858/*        0.371/*         FIFO/MEM/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.858/*        0.371/*         FIFO/MEM/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.859/*        0.371/*         FIFO/MEM/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.429   15.859/*        0.371/*         FIFO/MEM/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   15.863/*        0.371/*         ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   15.863/*        0.371/*         ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   15.867/*        0.371/*         ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.429   15.867/*        0.371/*         ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	19.504   16.095/*        0.296/*         FIFO/WR/wfull_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.388   */16.201        */0.412         FIFO/MEM/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */16.212        */0.410         FIFO/MEM/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */16.213        */0.410         FIFO/MEM/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.218        */0.409         FIFO/MEM/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.221        */0.408         FIFO/MEM/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.227        */0.407         FIFO/MEM/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.228        */0.407         FIFO/MEM/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.228        */0.406         FIFO/MEM/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */16.242        */0.410         FIFO/MEM/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.244        */0.409         FIFO/MEM/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */16.244        */0.410         FIFO/MEM/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.255        */0.407         FIFO/MEM/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.258        */0.407         FIFO/MEM/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.260        */0.406         FIFO/MEM/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.260        */0.406         FIFO/MEM/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.261        */0.406         FIFO/MEM/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.262        */0.406         FIFO/MEM/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */16.264        */0.405         FIFO/MEM/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.265        */0.404         FIFO/MEM/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.268        */0.404         FIFO/MEM/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.271        */0.403         FIFO/MEM/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.273        */0.403         FIFO/MEM/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.276        */0.403         FIFO/MEM/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */16.277        */0.402         FIFO/MEM/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.320        */0.407         FIFO/MEM/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.322        */0.406         FIFO/MEM/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.331        */0.404         FIFO/MEM/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.334        */0.404         FIFO/MEM/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.334        */0.404         FIFO/MEM/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.339        */0.403         FIFO/MEM/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */16.340        */0.402         FIFO/MEM/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */16.343        */0.402         FIFO/MEM/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.392        */0.409         FIFO/MEM/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.393        */0.408         FIFO/MEM/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.396        */0.409         FIFO/MEM/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.397        */0.408         FIFO/MEM/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.398        */0.408         FIFO/MEM/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.405        */0.406         FIFO/MEM/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */16.409        */0.405         FIFO/MEM/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.410        */0.406         FIFO/MEM/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.394   */16.410        */0.406         FIFO/MEM/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */16.411        */0.405         FIFO/MEM/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */16.412        */0.405         FIFO/MEM/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.412        */0.404         FIFO/MEM/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.412        */0.409         FIFO/MEM/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.414        */0.409         FIFO/MEM/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */16.414        */0.405         FIFO/MEM/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.391   */16.414        */0.409         FIFO/MEM/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.415        */0.408         FIFO/MEM/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.415        */0.408         FIFO/MEM/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.418        */0.404         FIFO/MEM/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.418        */0.407         FIFO/MEM/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.396   */16.421        */0.404         FIFO/MEM/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.422        */0.403         FIFO/MEM/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */16.430        */0.405         FIFO/MEM/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.438        */0.403         FIFO/MEM/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.468        */0.407         FIFO/MEM/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	19.395   */16.473        */0.405         FIFO/WR/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.488        */0.403         FIFO/MEM/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.488        */0.403         FIFO/MEM/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */16.488        */0.403         FIFO/MEM/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->ALU_CLK(R)	19.379   */16.489        */0.421         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.398   */16.493        */0.402         FIFO/MEM/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.398   */16.495        */0.402         FIFO/MEM/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */16.496        */0.401         FIFO/MEM/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.399   */16.496        */0.401         FIFO/MEM/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */16.599        */0.400         FIFO/WR/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */16.661        */0.400         FIFO/WR/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.438   16.750/*        0.362/*         FIFO/MEM/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.750/*        0.362/*         FIFO/MEM/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.750/*        0.362/*         FIFO/MEM/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.750/*        0.362/*         FIFO/MEM/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.750/*        0.362/*         FIFO/MEM/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.751/*        0.362/*         FIFO/MEM/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.752/*        0.362/*         FIFO/MEM/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.752/*        0.362/*         FIFO/MEM/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.753/*        0.362/*         FIFO/MEM/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.753/*        0.362/*         FIFO/MEM/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.753/*        0.362/*         FIFO/MEM/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.754/*        0.362/*         FIFO/MEM/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.754/*        0.373/*         U_system_control/\TX_P_DATA_store_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.755/*        0.362/*         FIFO/MEM/\Reg_File_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.756/*        0.362/*         FIFO/MEM/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.756/*        0.362/*         FIFO/MEM/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.758/*        0.362/*         FIFO/MEM/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.759/*        0.373/*         U_system_control/\TX_P_DATA_store_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.759/*        0.373/*         U_system_control/\TX_P_DATA_store_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.760/*        0.373/*         U_system_control/\TX_P_DATA_store_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.427   16.763/*        0.373/*         U_system_control/\TX_P_DATA_store_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.763/*        0.361/*         U_system_control/\storeadd_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.763/*        0.361/*         Data_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.763/*        0.362/*         FIFO/MEM/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.764/*        0.361/*         Data_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.764/*        0.361/*         Data_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.764/*        0.361/*         Data_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.764/*        0.361/*         Data_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.764/*        0.361/*         Data_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.764/*        0.361/*         Data_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.438   16.765/*        0.362/*         ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.438   16.765/*        0.362/*         ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.438   16.765/*        0.362/*         ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.438   16.765/*        0.362/*         ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.361/*         U_system_control/\storeadd_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.361/*         REGISTER/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.361/*         Data_sync/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.361/*         U_system_control/\storeadd_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.362/*         U_system_control/\store_ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.361/*         U_system_control/\storeadd_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.362/*         U_system_control/\store_ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.362/*         U_system_control/\store_ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.361/*         REGISTER/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.362/*         U_system_control/\store_ALU_OUT_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.765/*        0.362/*         U_system_control/\store_ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.766/*        0.362/*         FIFO/MEM/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.766/*        0.361/*         Data_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.767/*        0.361/*         Data_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.768/*        0.361/*         Data_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.768/*        0.362/*         U_system_control/\store_ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.769/*        0.361/*         Data_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.770/*        0.361/*         REGISTER/\Reg_File_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.770/*        0.361/*         REGISTER/\Reg_File_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.770/*        0.361/*         REGISTER/\Reg_File_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.770/*        0.361/*         REGISTER/\Reg_File_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.770/*        0.361/*         REGISTER/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.770/*        0.361/*         REGISTER/\Reg_File_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.770/*        0.361/*         REGISTER/\Reg_File_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.770/*        0.361/*         REGISTER/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.770/*        0.361/*         REGISTER/\Reg_File_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.771/*        0.360/*         REGISTER/\Reg_File_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.771/*        0.360/*         REGISTER/\Reg_File_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.771/*        0.361/*         REGISTER/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.772/*        0.360/*         REGISTER/\Reg_File_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.772/*        0.360/*         REGISTER/\Reg_File_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.772/*        0.361/*         U_system_control/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.772/*        0.361/*         U_system_control/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.772/*        0.361/*         REGISTER/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.772/*        0.361/*         REGISTER/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\Reg_File_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.773/*        0.360/*         REGISTER/\Reg_File_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\Reg_File_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\Reg_File_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.773/*        0.360/*         REGISTER/\Reg_File_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.773/*        0.361/*         REGISTER/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.774/*        0.361/*         REGISTER/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.774/*        0.361/*         REGISTER/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.774/*        0.361/*         REGISTER/\Reg_File_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.774/*        0.361/*         REGISTER/\Reg_File_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.774/*        0.361/*         REGISTER/\Reg_File_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.439   16.774/*        0.361/*         REGISTER/\Reg_File_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.775/*        0.360/*         REGISTER/\Reg_File_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.775/*        0.361/*         REGISTER/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.775/*        0.360/*         REGISTER/\Reg_File_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.775/*        0.360/*         REGISTER/\Reg_File_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.775/*        0.360/*         REGISTER/\Reg_File_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.775/*        0.360/*         REGISTER/\Reg_File_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.775/*        0.360/*         REGISTER/\Reg_File_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.776/*        0.360/*         REGISTER/\Reg_File_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.776/*        0.360/*         REGISTER/\Reg_File_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.776/*        0.360/*         REGISTER/\Reg_File_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.776/*        0.360/*         REGISTER/\Reg_File_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.777/*        0.360/*         REGISTER/\Reg_File_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.777/*        0.360/*         REGISTER/\Reg_File_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.777/*        0.360/*         REGISTER/\Reg_File_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.777/*        0.360/*         REGISTER/\Reg_File_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.778/*        0.361/*         REGISTER/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         REGISTER/\Reg_File_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         REGISTER/\Reg_File_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         REGISTER/\Reg_File_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         FIFO/WR/\w_binary_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         FIFO/WR/\w_binary_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.778/*        0.361/*         REGISTER/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         FIFO/WR/wfull_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         REGISTER/\Reg_File_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         FIFO/WR/\w_binary_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.778/*        0.360/*         REGISTER/\Reg_File_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.779/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.779/*        0.360/*         FIFO/WR/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.779/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.779/*        0.360/*         REGISTER/\Reg_File_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.779/*        0.361/*         REGISTER/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.779/*        0.360/*         REGISTER/\Reg_File_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.779/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.780/*        0.361/*         REGISTER/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.780/*        0.361/*         REGISTER/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.780/*        0.361/*         REGISTER/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.780/*        0.361/*         REGISTER/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.780/*        0.360/*         FIFO/WR/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.780/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.780/*        0.361/*         REGISTER/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.780/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.780/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.780/*        0.360/*         REGISTER/\Reg_File_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.780/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.780/*        0.360/*         FIFO/WR/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.781/*        0.360/*         REGISTER/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.781/*        0.361/*         REGISTER/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.781/*        0.361/*         REGISTER/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.781/*        0.361/*         REGISTER/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.781/*        0.360/*         REGISTER/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.782/*        0.360/*         FIFO/WR/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.782/*        0.360/*         REGISTER/\Reg_File_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.782/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.783/*        0.360/*         REGISTER/\Reg_File_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.783/*        0.360/*         REGISTER/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.784/*        0.361/*         REGISTER/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.784/*        0.360/*         REGISTER/\Reg_File_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.784/*        0.360/*         REGISTER/\Reg_File_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.784/*        0.360/*         REGISTER/\Reg_File_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.784/*        0.360/*         REGISTER/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.785/*        0.360/*         REGISTER/\Reg_File_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.786/*        0.360/*         REGISTER/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.438   16.786/*        0.361/*         REGISTER/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.787/*        0.360/*         REGISTER/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.787/*        0.360/*         REGISTER/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.787/*        0.360/*         REGISTER/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.787/*        0.360/*         REGISTER/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.788/*        0.360/*         REGISTER/\Reg_File_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.790/*        0.360/*         REGISTER/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.791/*        0.360/*         REGISTER/\Reg_File_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.791/*        0.360/*         REGISTER/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.792/*        0.360/*         REGISTER/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.793/*        0.360/*         REGISTER/\Reg_File_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.795/*        0.360/*         REGISTER/\Reg_File_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.795/*        0.360/*         REGISTER/\Reg_File_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.795/*        0.360/*         REGISTER/\Reg_File_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.795/*        0.360/*         REGISTER/\Reg_File_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.795/*        0.360/*         REGISTER/\Reg_File_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.795/*        0.360/*         REGISTER/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.796/*        0.360/*         REGISTER/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.796/*        0.360/*         REGISTER/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.797/*        0.360/*         REGISTER/\Reg_File_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.800/*        0.360/*         REGISTER/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.802/*        0.360/*         REGISTER/\Reg_File_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.804/*        0.360/*         REGISTER/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.804/*        0.360/*         REGISTER/\Reg_File_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.804/*        0.360/*         REGISTER/\Reg_File_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.804/*        0.360/*         REGISTER/\Reg_File_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.804/*        0.360/*         REGISTER/\Reg_File_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.806/*        0.360/*         REGISTER/\Reg_File_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.807/*        0.360/*         REGISTER/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.807/*        0.360/*         REGISTER/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.807/*        0.360/*         REGISTER/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.808/*        0.360/*         REGISTER/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.809/*        0.360/*         REGISTER/\Reg_File_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.810/*        0.360/*         REGISTER/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.440   16.814/*        0.360/*         REGISTER/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.393   */16.814        */0.407         U_system_control/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.440   16.818/*        0.360/*         REGISTER/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.819        */0.416         FIFO/WR/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.384   */16.819        */0.416         FIFO/WR/\w_binary_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.861        */0.408         FIFO/WR/\w_binary_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.392   */16.902        */0.408         FIFO/WR/\w_binary_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.514   17.000/*        0.286/*         REGISTER/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.399   */17.096        */0.401         FIFO/WR/\w_binary_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.763   17.104/*        0.037/*         REGISTER/\Reg_File_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	19.763   17.105/*        0.037/*         REGISTER/\Reg_File_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	19.387   */17.158        */0.413         U_system_control/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.374   */17.171        */0.426         U_system_control/\TX_P_DATA_store_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.373   */17.172        */0.427         U_system_control/\TX_P_DATA_store_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.375   */17.175        */0.425         U_system_control/\TX_P_DATA_store_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.375   */17.197        */0.425         U_system_control/\TX_P_DATA_store_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.375   */17.197        */0.425         U_system_control/\TX_P_DATA_store_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.374   */17.198        */0.426         U_system_control/\TX_P_DATA_store_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.376   */17.209        */0.424         U_system_control/\TX_P_DATA_store_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.378   */17.233        */0.422         U_system_control/\TX_P_DATA_store_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.390   */17.341        */0.410         U_system_control/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.516   17.454/*        0.284/*         U_system_control/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.423   18.107/*        0.377/*         U_system_control/\TX_P_DATA_store_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.108/*        0.377/*         U_system_control/\TX_P_DATA_store_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.423   18.109/*        0.377/*         U_system_control/\TX_P_DATA_store_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.721   18.113/*        0.079/*         CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.115/*        0.366/*         ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.115/*        0.366/*         ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.115/*        0.366/*         ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.115/*        0.366/*         ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.115/*        0.366/*         ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.115/*        0.366/*         ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.116/*        0.366/*         U_system_control/\current_state_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.116/*        0.366/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.116/*        0.366/*         ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	19.434   18.116/*        0.366/*         ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.117/*        0.366/*         U_system_control/\store_ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.118/*        0.366/*         U_system_control/\store_ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.122/*        0.366/*         U_system_control/RX_D_VLD_delayed_reg/RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.122/*        0.366/*         U_system_control/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.130/*        0.366/*         REGISTER/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.131/*        0.366/*         REGISTER/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.131/*        0.366/*         REGISTER/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.131/*        0.366/*         REGISTER/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.132/*        0.366/*         REGISTER/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.134/*        0.366/*         REGISTER/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.135/*        0.366/*         REGISTER/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.135/*        0.366/*         REGISTER/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.135/*        0.366/*         REGISTER/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.135/*        0.366/*         REGISTER/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.136/*        0.366/*         REGISTER/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.136/*        0.366/*         REGISTER/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.136/*        0.366/*         REGISTER/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.137/*        0.366/*         REGISTER/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.137/*        0.366/*         REGISTER/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.139/*        0.366/*         REGISTER/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	19.434   18.139/*        0.366/*         REGISTER/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	19.397   */18.151        */0.403         Data_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	19.401   */18.178        */0.399         Data_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.401   */18.179        */0.399         Data_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */18.183        */0.398         Data_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */18.183        */0.398         Data_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */18.183        */0.398         Data_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */18.183        */0.398         Data_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	19.402   */18.183        */0.398         Data_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	19.756   18.459/*        0.044/*         REGISTER/\Reg_File_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	19.396   */18.533        */0.404         Data_sync/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.382   */18.822        */0.418         U_system_control/RX_D_VLD_delayed_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.294   */18.822        */0.506         ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.295   */18.826        */0.505         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.295   */18.829        */0.505         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.295   */18.829        */0.505         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.295   */18.830        */0.504         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.296   */18.835        */0.504         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.297   */18.837        */0.503         ALU/\ALU_OUT_reg[4] /SI    1
REF_CLK(R)->REF_CLK(R)	19.385   */18.838        */0.415         U_system_control/\storeadd_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	19.297   */18.839        */0.503         ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.297   */18.841        */0.503         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.298   */18.843        */0.502         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.298   */18.844        */0.502         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.298   */18.844        */0.502         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.298   */18.844        */0.502         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.298   */18.847        */0.502         ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.299   */18.850        */0.501         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.299   */18.852        */0.501         ALU/\ALU_OUT_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	19.393   */18.875        */0.407         Data_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	19.396   */18.895        */0.403         U_system_control/\storeadd_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.397   */18.900        */0.403         U_system_control/\storeadd_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	19.400   */18.915        */0.400         U_system_control/\storeadd_reg[3] /D    1
ALU_CLK(R)->REF_CLK(R)	19.403   */18.931        */0.397         U_system_control/\store_ALU_OUT_reg[15] /D    1
ALU_CLK(R)->REF_CLK(R)	19.404   */18.939        */0.396         U_system_control/\store_ALU_OUT_reg[8] /D    1
ALU_CLK(R)->REF_CLK(R)	19.405   */18.944        */0.395         U_system_control/\store_ALU_OUT_reg[14] /D    1
ALU_CLK(R)->REF_CLK(R)	19.406   */18.950        */0.394         U_system_control/\store_ALU_OUT_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	19.406   */18.950        */0.394         Data_sync/\sync_reg_reg[1] /D    1
ALU_CLK(R)->REF_CLK(R)	19.406   */18.952        */0.394         U_system_control/\store_ALU_OUT_reg[11] /D    1
ALU_CLK(R)->REF_CLK(R)	19.406   */18.953        */0.393         U_system_control/\store_ALU_OUT_reg[10] /D    1
ALU_CLK(R)->REF_CLK(R)	19.406   */18.953        */0.393         U_system_control/\store_ALU_OUT_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	19.407   */18.956        */0.393         FIFO/sync_r2w/\sync_reg_reg[3][1] /D    1
ALU_CLK(R)->REF_CLK(R)	19.407   */18.956        */0.393         U_system_control/\store_ALU_OUT_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	19.407   */18.958        */0.393         FIFO/sync_r2w/\sync_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.407   */18.959        */0.392         FIFO/sync_r2w/\sync_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	19.408   */18.965        */0.392         RSTSYNC1/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.408   */18.966        */0.392         FIFO/sync_r2w/\sync_reg_reg[2][1] /D    1
@(R)->REF_CLK(R)	19.478   19.198/*        0.322/*         RSTSYNC1/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	19.485   19.206/*        0.315/*         RSTSYNC1/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   78.839/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   79.028/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   79.034/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   79.080/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */79.175        */0.519         RX/DUT2/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */79.222        */0.509         FIFO/MEM/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.301   */79.270        */0.499         REGISTER/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */94.666        */0.415         clock_divider_RX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.524   94.879/*        0.276/*         clock_divider_RX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.525   94.883/*        0.275/*         clock_divider_RX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.525   94.883/*        0.275/*         clock_divider_RX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.525   94.884/*        0.275/*         clock_divider_RX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.525   94.885/*        0.275/*         clock_divider_RX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.525   94.886/*        0.275/*         clock_divider_RX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.525   94.886/*        0.275/*         clock_divider_RX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.525   94.886/*        0.275/*         clock_divider_RX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.528   94.947/*        0.272/*         clock_divider_RX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.400   */95.455        */0.400         RX/DUT5/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.401   */95.466        */0.399         RX/DUT5/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */95.494        */0.414         clock_divider_TX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.555        */0.410         clock_divider_TX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.555        */0.410         clock_divider_TX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.559        */0.410         clock_divider_TX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.559        */0.410         clock_divider_TX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.560        */0.410         clock_divider_TX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.560        */0.410         clock_divider_TX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.561        */0.410         clock_divider_TX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.561        */0.410         clock_divider_TX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.412   */95.615        */0.388         clock_divider_TX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.397   */95.710        */0.403         RX/DUT5/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.401   */95.734        */0.399         RX/DUT5/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.400   */95.738        */0.400         RX/DUT5/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.401   */95.746        */0.399         RX/DUT5/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.402   */95.749        */0.398         RX/DUT5/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.400   */95.750        */0.400         RX/DUT5/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.407   */96.044        */0.393         RX/DUT5/\i_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.503   96.069/*        0.297/*         RX/DUT2/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.398   */96.103        */0.402         RX/DUT5/\i_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.412   */96.151        */0.388         RX/DUT2/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.395   */96.224        */0.405         RX/DUT2/\bit_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.507   96.257/*        0.293/*         RX/DUT5/\i_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.410   */96.275        */0.391         RX/DUT2/\bit_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.407   */96.316        */0.393         RX/DUT2/\edge_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.405   */96.319        */0.395         RX/DUT2/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.408   */96.319        */0.392         RX/DUT2/\edge_cnt_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.408   */96.321        */0.392         RX/DUT2/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.408   */96.323        */0.392         RX/DUT2/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.521   96.398/*        0.279/*         TX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.397   */96.410        */0.403         RX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.516   96.583/*        0.284/*         RX/DUT1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.399   */96.766        */0.401         RX/DUT4/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.395   */97.096        */0.405         RX/DUT3/\majority_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.399   */97.096        */0.401         RX/DUT3/\majority_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.405   */97.175        */0.396         TX/DUT1/\S_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.396   */97.176        */0.404         TX/DUT1/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.405   */97.187        */0.395         TX/DUT1/\S_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.466   97.188/*        0.334/*         FIFO/RD/rempty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.406   */97.213        */0.394         TX/DUT1/\S_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.406   */97.215        */0.395         TX/DUT1/\S_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.406   */97.258        */0.395         TX/DUT1/\S_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.405   */97.263        */0.395         TX/DUT1/\S_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.494   97.385/*        0.306/*         RX/DUT3/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.406   */97.432        */0.394         TX/DUT1/\S_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.476   97.591/*        0.324/*         TX/DUT1/\COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.399   */97.642        */0.401         FIFO/RD/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.492   97.692/*        0.309/*         TX/DUT1/\COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.396   */97.714        */0.404         FIFO/RD/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.519   97.750/*        0.281/*         RX/DUT4/expected_parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.480   97.756/*        0.320/*         TX/DUT1/\COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.404   */97.783        */0.396         RX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.398   */97.791        */0.402         FIFO/RD/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.519   97.827/*        0.281/*         TX/DUT1/SER_DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.406   */97.882        */0.394         RX/DUT6/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */97.976        */0.408         FIFO/RD/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */97.976        */0.408         FIFO/RD/\r_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.397   */97.980        */0.403         RX/DUT7/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */97.999        */0.408         FIFO/RD/\r_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.012        */0.416         FIFO/RD/\r_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.401   */98.227        */0.399         FIFO/RD/\r_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.493   98.301/*        0.307/*         Data_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.403   */98.349        */0.397         pulse_gen/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.229   */98.469        */0.571         U_system_control/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.507   98.469/*        0.293/*         TX/DUT2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.491        */0.517         U_system_control/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.223   */98.493        */0.577         U_system_control/\store_ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.512   98.512/*        0.288/*         TX/DUT2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.234   */98.541        */0.566         REGISTER/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.247   */98.552        */0.553         FIFO/RD/\r_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.246   */98.555        */0.554         RX/DUT5/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.223   */98.561        */0.577         REGISTER/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.562        */0.561         REGISTER/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.239   */98.563        */0.561         REGISTER/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.567        */0.560         REGISTER/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.568        */0.560         REGISTER/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.241   */98.572        */0.559         REGISTER/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.574        */0.508         U_system_control/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.248   */98.582        */0.552         REGISTER/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.584        */0.556         REGISTER/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.248   */98.598        */0.552         FIFO/RD/\r_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.248   */98.599        */0.552         REGISTER/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.251   */98.611        */0.549         REGISTER/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.252   */98.614        */0.548         REGISTER/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.238   */98.617        */0.562         REGISTER/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.253   */98.620        */0.547         REGISTER/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.254   */98.621        */0.546         REGISTER/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.254   */98.622        */0.547         REGISTER/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.256   */98.628        */0.544         REGISTER/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.256   */98.634        */0.544         REGISTER/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.258   */98.639        */0.542         REGISTER/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.655        */0.538         RX/DUT2/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.659        */0.538         REGISTER/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.663        */0.536         REGISTER/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.677        */0.530         REGISTER/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.267   */98.677        */0.533         REGISTER/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.287   */98.679        */0.513         RX/DUT5/\i_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.410   */98.679        */0.390         TX/DUT2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.682        */0.508         RX/DUT5/\i_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.699        */0.529         FIFO/WR/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.702        */0.528         RX/DUT2/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.705        */0.528         FIFO/WR/\w_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.709        */0.527         RX/DUT2/\edge_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.709        */0.527         RX/DUT2/\edge_cnt_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.713        */0.526         clock_divider_RX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.716        */0.526         Data_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.719        */0.525         Data_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.727        */0.523         REGISTER/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.729        */0.523         RX/DUT3/\majority_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.729        */0.523         FIFO/WR/\w_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.730        */0.522         Data_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.288   */98.734        */0.512         clock_divider_RX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.736        */0.502         RX/DUT2/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.742        */0.520         REGISTER/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.742        */0.506         RX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.746        */0.509         clock_divider_TX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.749        */0.519         RX/DUT4/expected_parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.299   */98.750        */0.501         RX/DUT2/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.751        */0.508         RX/DUT6/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.751        */0.518         REGISTER/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.752        */0.518         REGISTER/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.753        */0.533         REGISTER/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.755        */0.518         Data_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.756        */0.517         U_system_control/\storeadd_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.759        */0.517         TX/DUT1/\COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.761        */0.516         RX/DUT5/\i_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.764        */0.516         REGISTER/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.765        */0.516         TX/DUT2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.766        */0.515         FIFO/WR/\w_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.766        */0.515         FIFO/MEM/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.288   */98.767        */0.512         REGISTER/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.253   */98.768        */0.547         U_system_control/\TX_P_DATA_store_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.768        */0.515         pulse_gen/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.769        */0.518         RSTSYNC2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.770        */0.515         REGISTER/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.770        */0.515         U_system_control/\storeadd_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.286   */98.772        */0.514         REGISTER/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.773        */0.502         TX/DUT2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.779        */0.511         RX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.779        */0.505         TX/DUT1/\COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.779        */0.511         FIFO/RD/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.287   */98.780        */0.513         U_system_control/\storeadd_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.780        */0.510         RX/DUT7/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.288   */98.784        */0.512         TX/DUT1/\S_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.288   */98.786        */0.512         Data_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.788        */0.511         RX/DUT5/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.789        */0.511         clock_divider_TX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.789        */0.511         TX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.790        */0.511         clock_divider_RX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.790        */0.511         clock_divider_RX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.792        */0.511         REGISTER/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.792        */0.511         Data_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.792        */0.511         REGISTER/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.793        */0.511         clock_divider_TX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.289   */98.793        */0.511         RX/DUT2/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.794        */0.510         clock_divider_RX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.794        */0.510         REGISTER/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.794        */0.510         RX/DUT5/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.795        */0.508         FIFO/RD/\r_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.795        */0.510         Data_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.796        */0.510         REGISTER/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.797        */0.510         RX/DUT5/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.797        */0.510         RX/DUT2/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.798        */0.510         clock_divider_RX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.798        */0.510         REGISTER/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.799        */0.510         RX/DUT5/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.799        */0.510         clock_divider_TX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.799        */0.510         REGISTER/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.799        */0.509         clock_divider_TX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.800        */0.509         RX/DUT5/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.800        */0.509         clock_divider_TX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.800        */0.509         REGISTER/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.802        */0.509         FIFO/MEM/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.802        */0.509         RX/DUT5/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.803        */0.509         REGISTER/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.803        */0.509         REGISTER/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.803        */0.509         REGISTER/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.804        */0.509         FIFO/MEM/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.291   */98.804        */0.509         FIFO/MEM/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.805        */0.508         REGISTER/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.806        */0.508         FIFO/MEM/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.806        */0.508         clock_divider_RX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.806        */0.508         REGISTER/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.806        */0.508         REGISTER/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.807        */0.508         REGISTER/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.807        */0.508         Data_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.807        */0.508         clock_divider_TX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.807        */0.508         REGISTER/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.807        */0.508         FIFO/MEM/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.808        */0.508         RX/DUT5/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.808        */0.508         FIFO/MEM/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.808        */0.508         REGISTER/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.809        */0.508         REGISTER/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.809        */0.508         RX/DUT3/\majority_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.809        */0.508         REGISTER/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.809        */0.508         FIFO/MEM/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.809        */0.508         REGISTER/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.809        */0.508         FIFO/MEM/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.809        */0.508         REGISTER/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.810        */0.508         Data_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.810        */0.508         REGISTER/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.810        */0.508         FIFO/MEM/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.810        */0.508         REGISTER/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.810        */0.508         REGISTER/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.292   */98.810        */0.508         REGISTER/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.811        */0.507         FIFO/MEM/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.811        */0.507         FIFO/MEM/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.811        */0.507         TX/DUT2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.812        */0.507         REGISTER/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.812        */0.507         REGISTER/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.812        */0.523         FIFO/RD/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.812        */0.507         REGISTER/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.812        */0.507         FIFO/MEM/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.812        */0.507         FIFO/MEM/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.812        */0.507         REGISTER/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.812        */0.507         REGISTER/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.813        */0.507         FIFO/RD/\r_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.813        */0.507         REGISTER/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.813        */0.507         REGISTER/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.813        */0.507         U_system_control/RX_D_VLD_delayed_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.813        */0.507         REGISTER/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.813        */0.507         FIFO/MEM/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.813        */0.507         FIFO/MEM/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.814        */0.507         REGISTER/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.814        */0.507         REGISTER/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.814        */0.507         REGISTER/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.814        */0.507         FIFO/MEM/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.814        */0.507         REGISTER/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.814        */0.502         TX/DUT1/\COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.815        */0.507         REGISTER/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.815        */0.507         FIFO/MEM/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.815        */0.507         REGISTER/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.815        */0.507         REGISTER/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.815        */0.507         REGISTER/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.815        */0.507         FIFO/MEM/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.816        */0.507         FIFO/MEM/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.816        */0.507         REGISTER/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.816        */0.507         FIFO/MEM/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.816        */0.507         REGISTER/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.816        */0.507         FIFO/MEM/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.293   */98.816        */0.507         REGISTER/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         clock_divider_TX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         REGISTER/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         FIFO/MEM/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         REGISTER/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         REGISTER/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         REGISTER/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         REGISTER/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         REGISTER/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.817        */0.507         FIFO/MEM/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         FIFO/MEM/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         FIFO/MEM/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         FIFO/MEM/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         FIFO/sync_w2r/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         FIFO/MEM/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         FIFO/MEM/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         clock_divider_RX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         REGISTER/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.818        */0.506         FIFO/sync_w2r/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.819        */0.506         REGISTER/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.819        */0.506         clock_divider_RX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.819        */0.506         REGISTER/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.819        */0.506         RSTSYNC1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.819        */0.506         FIFO/MEM/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.819        */0.506         FIFO/MEM/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.820        */0.506         REGISTER/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.820        */0.506         REGISTER/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.820        */0.506         clock_divider_TX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.820        */0.506         REGISTER/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.820        */0.506         REGISTER/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.820        */0.506         REGISTER/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.820        */0.506         REGISTER/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.821        */0.506         FIFO/MEM/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.821        */0.506         FIFO/MEM/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.821        */0.506         FIFO/MEM/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.821        */0.506         FIFO/MEM/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         REGISTER/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         FIFO/MEM/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         REGISTER/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         FIFO/MEM/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         FIFO/MEM/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         TX/DUT1/SER_DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         REGISTER/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         REGISTER/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         TX/DUT1/\S_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         REGISTER/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         FIFO/MEM/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.822        */0.506         FIFO/MEM/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         REGISTER/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         REGISTER/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         FIFO/MEM/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         REGISTER/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         FIFO/sync_w2r/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         FIFO/MEM/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         REGISTER/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         FIFO/MEM/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         REGISTER/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.294   */98.823        */0.506         FIFO/MEM/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.823        */0.506         REGISTER/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.823        */0.506         FIFO/MEM/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.824        */0.506         FIFO/MEM/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.824        */0.506         REGISTER/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.824        */0.503         REGISTER/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.824        */0.506         FIFO/MEM/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.824        */0.505         FIFO/MEM/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.824        */0.505         FIFO/MEM/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.824        */0.505         REGISTER/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.824        */0.505         FIFO/sync_r2w/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.824        */0.505         REGISTER/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.825        */0.505         REGISTER/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.825        */0.505         FIFO/MEM/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.825        */0.505         TX/DUT1/\S_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.825        */0.505         TX/DUT1/\S_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.825        */0.505         REGISTER/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.825        */0.505         REGISTER/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.825        */0.505         REGISTER/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.826        */0.505         REGISTER/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.826        */0.505         FIFO/MEM/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.826        */0.505         FIFO/MEM/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.826        */0.505         REGISTER/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.826        */0.505         TX/DUT1/\S_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.827        */0.505         REGISTER/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.827        */0.505         REGISTER/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.827        */0.505         FIFO/MEM/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.827        */0.505         REGISTER/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.827        */0.505         TX/DUT1/\S_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.827        */0.505         FIFO/MEM/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.827        */0.505         REGISTER/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.827        */0.505         REGISTER/\Reg_File_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.828        */0.505         FIFO/sync_w2r/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.828        */0.505         U_system_control/\storeadd_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.828        */0.505         REGISTER/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.828        */0.505         REGISTER/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.828        */0.505         FIFO/MEM/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.828        */0.505         REGISTER/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.828        */0.505         REGISTER/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.829        */0.505         FIFO/MEM/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.829        */0.505         FIFO/sync_r2w/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.829        */0.505         FIFO/MEM/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.829        */0.505         REGISTER/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.829        */0.505         REGISTER/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.830        */0.505         REGISTER/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.830        */0.505         REGISTER/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.830        */0.505         FIFO/MEM/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.830        */0.505         REGISTER/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.830        */0.505         U_system_control/\store_ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.830        */0.505         FIFO/MEM/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.830        */0.504         TX/DUT1/\S_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.831        */0.504         REGISTER/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.831        */0.504         FIFO/MEM/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.831        */0.504         REGISTER/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.299   */98.831        */0.502         RX/DUT4/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.831        */0.504         FIFO/MEM/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.833        */0.504         FIFO/MEM/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.833        */0.504         REGISTER/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.833        */0.504         U_system_control/\store_ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.834        */0.504         RX/DUT3/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.834        */0.504         FIFO/MEM/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.835        */0.504         pulse_gen/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.835        */0.504         FIFO/sync_r2w/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.296   */98.836        */0.504         FIFO/WR/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.839        */0.503         FIFO/sync_r2w/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.839        */0.503         U_system_control/\store_ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.839        */0.503         FIFO/RD/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.840        */0.503         FIFO/WR/\w_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.841        */0.503         Data_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.843        */0.502         U_system_control/\store_ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.844        */0.502         FIFO/RD/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.844        */0.502         U_system_control/\store_ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.844        */0.502         FIFO/WR/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.845        */0.502         U_system_control/\store_ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.846        */0.502         Data_sync/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.847        */0.502         FIFO/sync_w2r/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.847        */0.502         FIFO/sync_w2r/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.847        */0.502         FIFO/sync_r2w/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.848        */0.502         U_system_control/\store_ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.849        */0.502         FIFO/sync_r2w/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.302   */98.849        */0.498         RSTSYNC2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.299   */98.850        */0.502         FIFO/WR/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.299   */98.850        */0.501         FIFO/sync_r2w/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.299   */98.852        */0.501         FIFO/RD/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.299   */98.852        */0.501         FIFO/WR/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.300   */98.857        */0.500         FIFO/sync_w2r/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.300   */98.857        */0.500         FIFO/sync_r2w/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.300   */98.857        */0.500         FIFO/sync_w2r/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.302   */98.860        */0.498         TX/DUT1/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.303   */98.860        */0.497         RSTSYNC1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.303   */98.878        */0.497         clock_divider_TX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.303   */98.878        */0.497         clock_divider_RX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.395   */98.886        */0.405         pulse_gen/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.887        */0.560         U_system_control/\TX_P_DATA_store_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.304   */98.893        */0.496         RX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.895        */0.558         U_system_control/\TX_P_DATA_store_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.905        */0.556         U_system_control/\TX_P_DATA_store_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.906        */0.556         U_system_control/\TX_P_DATA_store_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.245   */98.911        */0.555         U_system_control/\TX_P_DATA_store_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.245   */98.912        */0.555         U_system_control/\TX_P_DATA_store_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.246   */98.914        */0.554         U_system_control/\TX_P_DATA_store_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.405   */98.944        */0.395         FIFO/sync_w2r/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.406   */98.948        */0.394         FIFO/sync_r2w/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.285   */98.949        */0.515         U_system_control/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.406   */98.949        */0.394         FIFO/sync_r2w/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.407   */98.953        */0.394         FIFO/sync_r2w/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.407   */98.953        */0.393         FIFO/sync_w2r/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.407   */98.954        */0.393         RSTSYNC2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.407   */98.956        */0.393         FIFO/sync_w2r/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.407   */98.956        */0.393         FIFO/sync_w2r/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.407   */98.959        */0.393         FIFO/sync_w2r/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.408   */98.960        */0.392         FIFO/sync_r2w/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.408   */98.960        */0.392         FIFO/sync_w2r/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.409   */98.966        */0.392         FIFO/sync_w2r/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.409   */98.966        */0.391         FIFO/sync_w2r/\sync_reg_reg[1][1] /D    1
@(R)->SCAN_CLK(R)	99.478   99.182/*        0.322/*         RSTSYNC2/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.485   99.189/*        0.315/*         RSTSYNC2/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_RX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT7/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT6/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\i_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\i_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\i_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT5/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT4/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/SER_DONE_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\S_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\S_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\S_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\S_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\S_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\S_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/\S_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         TX/DUT1/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/RD/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/RD/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/RD/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/RD/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/RD/\r_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/RD/\r_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/RD/\r_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         FIFO/RD/\r_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT4/expected_parity_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT3/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT3/\majority_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT3/\majority_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\edge_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\edge_cnt_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         pulse_gen/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         pulse_gen/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         clock_divider_TX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT2/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.525   99.408/*        0.275/*         RX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.869   99.753/*        -0.069/*        FIFO/RD/rempty_reg/SN    1
RX_CLK(R)->RX_CLK(R)	216.838  215.379/*       54.259/*        framing_error    1
RX_CLK(R)->RX_CLK(R)	216.838  216.114/*       54.259/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	6945.004 6943.453/*      1736.300/*      UART_TX_O    1
