This is a simple assertion project to verify a state machine driver.
Language: System Verilog
Design Tool: Synopsys VCS
Command: ./sv_vcs tbsm.sv dut.sv
