Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 13:39:31 2020
| Host         : LAPTOP-LM0N8TNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_Demo_timing_summary_routed.rpt -pb Gyro_Demo_timing_summary_routed.pb -rpx Gyro_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division0/Clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division1/Clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/Flag_State_Init_reg/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 433 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 209 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.964        0.000                      0                  272        0.094        0.000                      0                  272        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_100MHz              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.964        0.000                      0                  270        0.172        0.000                      0                  270        4.500        0.000                       0                   209  
  clk_out2_clk_wiz_0         97.322        0.000                      0                    2        0.528        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.964        0.000                      0                  270        0.172        0.000                      0                  270        4.500        0.000                       0                   209  
  clk_out2_clk_wiz_0_1       97.326        0.000                      0                    2        0.528        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.964        0.000                      0                  270        0.094        0.000                      0                  270  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         97.322        0.000                      0                    2        0.413        0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.964        0.000                      0                  270        0.094        0.000                      0                  270  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       97.322        0.000                      0                    2        0.413        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.240ns (26.332%)  route 3.469ns (73.668%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.978     1.893    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     2.017 r  Driver_IIC0/IIC_Read_Data[2]_i_1/O
                         net (fo=1, routed)           0.402     2.419    Driver_IIC0/IIC_Read_Data[2]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X12Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[2]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X12Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.379ns (29.431%)  route 3.307ns (70.569%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.335     0.803    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.927 r  Driver_IIC0/SDA_Out_i_3/O
                         net (fo=1, routed)           0.799     1.727    Driver_IIC0/SDA_Out_i_3_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.851 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.545     2.396    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X11Y46         FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516     8.089    Driver_IIC0/CLK
    SLICE_X11Y46         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism             -0.405     7.684    
                         clock uncertainty           -0.077     7.607    
    SLICE_X11Y46         FDPE (Setup_fdpe_C_CE)      -0.205     7.402    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -2.396    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.240ns (27.933%)  route 3.199ns (72.067%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.496     1.411    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.535 r  Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.615     2.149    Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X13Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.379ns (29.517%)  route 3.293ns (70.483%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.911     0.297    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.623 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.661     1.285    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.409 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.849     2.258    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.382 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.031     7.621    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.407ns (29.936%)  route 3.293ns (70.064%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.911     0.297    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.623 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.661     1.285    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.409 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.849     2.258    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.152     2.410 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.410    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.075     7.665    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.240ns (28.280%)  route 3.145ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.657     1.572    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.696 r  Driver_IIC0/IIC_Read_Data[6]_i_1/O
                         net (fo=1, routed)           0.399     2.095    Driver_IIC0/IIC_Read_Data[6]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.515     8.088    Driver_IIC0/CLK
    SLICE_X10Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[6]/C
                         clock pessimism             -0.405     7.683    
                         clock uncertainty           -0.077     7.606    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169     7.437    Driver_IIC0/IIC_Read_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.240ns (28.656%)  route 3.087ns (71.344%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.479     1.394    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     1.518 r  Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.519     2.037    Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X13Y42         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X13Y42         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.240ns (28.799%)  route 3.066ns (71.201%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 8.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.598     1.513    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.637 r  Driver_IIC0/IIC_Read_Data[7]_i_1/O
                         net (fo=1, routed)           0.379     2.016    Driver_IIC0/IIC_Read_Data[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.512     8.085    Driver_IIC0/CLK
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[7]/C
                         clock pessimism             -0.419     7.666    
                         clock uncertainty           -0.077     7.589    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205     7.384    Driver_IIC0/IIC_Read_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.379ns (30.590%)  route 3.129ns (69.410%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.835     1.303    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.427 r  Driver_IIC0/bcnt[0]_i_2/O
                         net (fo=1, routed)           0.667     2.094    Driver_IIC0/bcnt[0]_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.218 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.218    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X15Y47         FDCE (Setup_fdce_C_D)        0.031     7.621    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.607ns (35.277%)  route 2.948ns (64.723%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.663     1.131    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.150     1.281 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.658     1.940    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.326     2.266 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    Driver_IIC0/n_state__0[0]
    SLICE_X14Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X14Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X14Y47         FDCE (Setup_fdce_C_D)        0.079     7.669    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  5.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_IIC0/CLK
    SLICE_X13Y46         FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.118    -0.251    Driver_IIC0/iic_wr_en_r0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.220    -0.492    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.070    -0.422    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.220    Driver_IIC0/scl_cnt[1]
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.175 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism             -0.223    -0.494    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.120    -0.374    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.433%)  route 0.159ns (45.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.566    -0.508    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=32, routed)          0.159    -0.208    Driver_IIC0/bcnt[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I1_O)        0.049    -0.159 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism             -0.220    -0.492    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.107    -0.385    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.905%)  route 0.159ns (46.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.566    -0.508    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=32, routed)          0.159    -0.208    Driver_IIC0/bcnt[0]
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism             -0.220    -0.492    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.092    -0.400    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.786%)  route 0.153ns (42.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  Driver_IIC0/scl_cnt_reg[4]/Q
                         net (fo=16, routed)          0.153    -0.191    Driver_IIC0/scl_cnt[4]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.146 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism             -0.223    -0.494    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.092    -0.402    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.563    -0.511    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  Driver_Gyro0/Clk_Division0/Clk_reg/Q
                         net (fo=6, routed)           0.168    -0.202    Driver_Gyro0/Clk_Division0/Clk
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  Driver_Gyro0/Clk_Division0/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    Driver_Gyro0/Clk_Division0/Clk_i_1__0_n_0
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.833    -0.275    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/C
                         clock pessimism             -0.236    -0.511    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.091    -0.420    Driver_Gyro0/Clk_Division0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division1/Clk_reg/Q
                         net (fo=6, routed)           0.175    -0.170    Driver_Gyro0/Clk_Division1/CLK
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.125 r  Driver_Gyro0/Clk_Division1/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.125    Driver_Gyro0/Clk_Division1/Clk_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.389    Driver_Gyro0/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_rd_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicrd_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_IIC0/CLK
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iic_rd_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iic_rd_en_r0_reg/Q
                         net (fo=2, routed)           0.170    -0.198    Driver_IIC0/iic_rd_en_r0
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  Driver_IIC0/iicrd_req_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Driver_IIC0/iicrd_req_i_1_n_0
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.835    -0.273    Driver_IIC0/CLK
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X13Y45         FDCE (Hold_fdce_C_D)         0.092    -0.417    Driver_IIC0/iicrd_req_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.280%)  route 0.170ns (47.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.197    Driver_IIC0/scl_cnt[0]
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.152 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.236    -0.507    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.091    -0.416    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.563    -0.511    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  Driver_Gyro0/Clk_Division0/Count_reg[30]/Q
                         net (fo=2, routed)           0.125    -0.222    Driver_Gyro0/Clk_Division0/Count_reg[30]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.112 r  Driver_Gyro0/Clk_Division0/Count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.112    Driver_Gyro0/Clk_Division0/Count_reg[28]_i_1__0_n_5
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.832    -0.276    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.134    -0.377    Driver_Gyro0/Clk_Division0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X17Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y40    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[29]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y40    Driver_Gyro0/Clk_Division0/Count_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y43    Driver_Gyro0/Clk_Division1/Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y43    Driver_Gyro0/Clk_Division1/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y43    Driver_Gyro0/Clk_Division1/Count_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y43    Driver_Gyro0/Clk_Division1/Count_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y44    Driver_Gyro0/Clk_Division1/Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y46    Driver_Gyro0/Clk_Division1/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y46    Driver_Gyro0/Clk_Division1/Count_reg[31]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y37     u_Gyro2ram/mem_reg[11][4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X10Y37    u_Gyro2ram/mem_reg[12][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y40    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[29]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y40    Driver_Gyro0/Clk_Division0/Count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[30]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.322ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.361%)  route 1.889ns (74.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    -2.291    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.773 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          1.551    -0.222    Driver_Gyro0/Current_State[1]
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.124    -0.098 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.339     0.241    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.516    98.089    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.031    97.563    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.563    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 97.322    

Slack (MET) :             97.533ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.668ns (31.836%)  route 1.430ns (68.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    -2.291    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.773 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.897    -0.876    Driver_Gyro0/Current_State[1]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.150    -0.726 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.534    -0.193    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.516    98.089    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.253    97.341    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.341    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                 97.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.615%)  route 0.378ns (64.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.566    -0.508    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=35, routed)          0.262    -0.082    Driver_Gyro0/Current_State[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.037 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.116     0.078    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.836    -0.272    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.059    -0.449    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.213ns (35.773%)  route 0.382ns (64.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.566    -0.508    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=35, routed)          0.200    -0.145    Driver_Gyro0/Current_State[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.049    -0.096 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.183     0.087    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.836    -0.272    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)        -0.015    -0.523    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.610    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.240ns (26.332%)  route 3.469ns (73.668%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.978     1.893    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     2.017 r  Driver_IIC0/IIC_Read_Data[2]_i_1/O
                         net (fo=1, routed)           0.402     2.419    Driver_IIC0/IIC_Read_Data[2]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X12Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[2]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.589    
    SLICE_X12Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.384    Driver_IIC0/IIC_Read_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.379ns (29.431%)  route 3.307ns (70.569%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.335     0.803    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.927 r  Driver_IIC0/SDA_Out_i_3/O
                         net (fo=1, routed)           0.799     1.727    Driver_IIC0/SDA_Out_i_3_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.851 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.545     2.396    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X11Y46         FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516     8.089    Driver_IIC0/CLK
    SLICE_X11Y46         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism             -0.405     7.684    
                         clock uncertainty           -0.077     7.608    
    SLICE_X11Y46         FDPE (Setup_fdpe_C_CE)      -0.205     7.403    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -2.396    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.240ns (27.933%)  route 3.199ns (72.067%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.496     1.411    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.535 r  Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.615     2.149    Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X13Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.589    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.384    Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.379ns (29.517%)  route 3.293ns (70.483%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.911     0.297    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.623 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.661     1.285    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.409 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.849     2.258    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.382 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.591    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.031     7.622    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.407ns (29.936%)  route 3.293ns (70.064%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.911     0.297    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.623 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.661     1.285    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.409 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.849     2.258    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.152     2.410 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.410    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.591    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.075     7.666    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.666    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.240ns (28.280%)  route 3.145ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.657     1.572    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.696 r  Driver_IIC0/IIC_Read_Data[6]_i_1/O
                         net (fo=1, routed)           0.399     2.095    Driver_IIC0/IIC_Read_Data[6]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.515     8.088    Driver_IIC0/CLK
    SLICE_X10Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[6]/C
                         clock pessimism             -0.405     7.683    
                         clock uncertainty           -0.077     7.607    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169     7.438    Driver_IIC0/IIC_Read_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          7.438    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.240ns (28.656%)  route 3.087ns (71.344%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.479     1.394    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     1.518 r  Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.519     2.037    Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X13Y42         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X13Y42         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.589    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205     7.384    Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.240ns (28.799%)  route 3.066ns (71.201%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 8.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.598     1.513    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.637 r  Driver_IIC0/IIC_Read_Data[7]_i_1/O
                         net (fo=1, routed)           0.379     2.016    Driver_IIC0/IIC_Read_Data[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.512     8.085    Driver_IIC0/CLK
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[7]/C
                         clock pessimism             -0.419     7.666    
                         clock uncertainty           -0.077     7.590    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205     7.385    Driver_IIC0/IIC_Read_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.379ns (30.590%)  route 3.129ns (69.410%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.835     1.303    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.427 r  Driver_IIC0/bcnt[0]_i_2/O
                         net (fo=1, routed)           0.667     2.094    Driver_IIC0/bcnt[0]_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.218 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.218    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.591    
    SLICE_X15Y47         FDCE (Setup_fdce_C_D)        0.031     7.622    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.607ns (35.277%)  route 2.948ns (64.723%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.663     1.131    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.150     1.281 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.658     1.940    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.326     2.266 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    Driver_IIC0/n_state__0[0]
    SLICE_X14Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X14Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.591    
    SLICE_X14Y47         FDCE (Setup_fdce_C_D)        0.079     7.670    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  5.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_IIC0/CLK
    SLICE_X13Y46         FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.118    -0.251    Driver_IIC0/iic_wr_en_r0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.220    -0.492    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.070    -0.422    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.220    Driver_IIC0/scl_cnt[1]
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.175 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism             -0.223    -0.494    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.120    -0.374    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.433%)  route 0.159ns (45.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.566    -0.508    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=32, routed)          0.159    -0.208    Driver_IIC0/bcnt[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I1_O)        0.049    -0.159 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism             -0.220    -0.492    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.107    -0.385    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.905%)  route 0.159ns (46.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.566    -0.508    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=32, routed)          0.159    -0.208    Driver_IIC0/bcnt[0]
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism             -0.220    -0.492    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.092    -0.400    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.786%)  route 0.153ns (42.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  Driver_IIC0/scl_cnt_reg[4]/Q
                         net (fo=16, routed)          0.153    -0.191    Driver_IIC0/scl_cnt[4]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.146 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism             -0.223    -0.494    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.092    -0.402    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.563    -0.511    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  Driver_Gyro0/Clk_Division0/Clk_reg/Q
                         net (fo=6, routed)           0.168    -0.202    Driver_Gyro0/Clk_Division0/Clk
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  Driver_Gyro0/Clk_Division0/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    Driver_Gyro0/Clk_Division0/Clk_i_1__0_n_0
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.833    -0.275    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/C
                         clock pessimism             -0.236    -0.511    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.091    -0.420    Driver_Gyro0/Clk_Division0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division1/Clk_reg/Q
                         net (fo=6, routed)           0.175    -0.170    Driver_Gyro0/Clk_Division1/CLK
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.125 r  Driver_Gyro0/Clk_Division1/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.125    Driver_Gyro0/Clk_Division1/Clk_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.389    Driver_Gyro0/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_rd_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicrd_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_IIC0/CLK
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iic_rd_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iic_rd_en_r0_reg/Q
                         net (fo=2, routed)           0.170    -0.198    Driver_IIC0/iic_rd_en_r0
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  Driver_IIC0/iicrd_req_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Driver_IIC0/iicrd_req_i_1_n_0
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.835    -0.273    Driver_IIC0/CLK
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X13Y45         FDCE (Hold_fdce_C_D)         0.092    -0.417    Driver_IIC0/iicrd_req_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.280%)  route 0.170ns (47.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.197    Driver_IIC0/scl_cnt[0]
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.152 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.236    -0.507    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.091    -0.416    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.563    -0.511    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  Driver_Gyro0/Clk_Division0/Count_reg[30]/Q
                         net (fo=2, routed)           0.125    -0.222    Driver_Gyro0/Clk_Division0/Count_reg[30]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.112 r  Driver_Gyro0/Clk_Division0/Count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.112    Driver_Gyro0/Clk_Division0/Count_reg[28]_i_1__0_n_5
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.832    -0.276    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.134    -0.377    Driver_Gyro0/Clk_Division0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X17Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y40    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[29]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y40    Driver_Gyro0/Clk_Division0/Count_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y43    Driver_Gyro0/Clk_Division1/Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y43    Driver_Gyro0/Clk_Division1/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y43    Driver_Gyro0/Clk_Division1/Count_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y43    Driver_Gyro0/Clk_Division1/Count_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y44    Driver_Gyro0/Clk_Division1/Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y46    Driver_Gyro0/Clk_Division1/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y46    Driver_Gyro0/Clk_Division1/Count_reg[31]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X8Y37     u_Gyro2ram/mem_reg[11][4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X10Y37    u_Gyro2ram/mem_reg[12][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y40    Driver_Gyro0/Clk_Division0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[25]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[26]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y46    Driver_Gyro0/Clk_Division0/Count_reg[27]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[29]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y40    Driver_Gyro0/Clk_Division0/Count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[30]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y47    Driver_Gyro0/Clk_Division0/Count_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.326ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.361%)  route 1.889ns (74.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    -2.291    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.773 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          1.551    -0.222    Driver_Gyro0/Current_State[1]
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.124    -0.098 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.339     0.241    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.516    98.089    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.111    97.598    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.031    97.567    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.567    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 97.326    

Slack (MET) :             97.538ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.668ns (31.836%)  route 1.430ns (68.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    -2.291    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.773 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.897    -0.876    Driver_Gyro0/Current_State[1]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.150    -0.726 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.534    -0.193    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.516    98.089    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.111    97.598    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.253    97.345    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.345    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                 97.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.615%)  route 0.378ns (64.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.566    -0.508    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=35, routed)          0.262    -0.082    Driver_Gyro0/Current_State[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.037 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.116     0.078    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.836    -0.272    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.059    -0.449    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.213ns (35.773%)  route 0.382ns (64.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.566    -0.508    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=35, routed)          0.200    -0.145    Driver_Gyro0/Current_State[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.049    -0.096 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.183     0.087    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.836    -0.272    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)        -0.015    -0.523    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.610    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.240ns (26.332%)  route 3.469ns (73.668%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.978     1.893    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     2.017 r  Driver_IIC0/IIC_Read_Data[2]_i_1/O
                         net (fo=1, routed)           0.402     2.419    Driver_IIC0/IIC_Read_Data[2]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X12Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[2]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X12Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.379ns (29.431%)  route 3.307ns (70.569%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.335     0.803    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.927 r  Driver_IIC0/SDA_Out_i_3/O
                         net (fo=1, routed)           0.799     1.727    Driver_IIC0/SDA_Out_i_3_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.851 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.545     2.396    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X11Y46         FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516     8.089    Driver_IIC0/CLK
    SLICE_X11Y46         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism             -0.405     7.684    
                         clock uncertainty           -0.077     7.607    
    SLICE_X11Y46         FDPE (Setup_fdpe_C_CE)      -0.205     7.402    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -2.396    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.240ns (27.933%)  route 3.199ns (72.067%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.496     1.411    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.535 r  Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.615     2.149    Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X13Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.379ns (29.517%)  route 3.293ns (70.483%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.911     0.297    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.623 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.661     1.285    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.409 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.849     2.258    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.382 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.031     7.621    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.407ns (29.936%)  route 3.293ns (70.064%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.911     0.297    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.623 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.661     1.285    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.409 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.849     2.258    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.152     2.410 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.410    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.075     7.665    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.240ns (28.280%)  route 3.145ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.657     1.572    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.696 r  Driver_IIC0/IIC_Read_Data[6]_i_1/O
                         net (fo=1, routed)           0.399     2.095    Driver_IIC0/IIC_Read_Data[6]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.515     8.088    Driver_IIC0/CLK
    SLICE_X10Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[6]/C
                         clock pessimism             -0.405     7.683    
                         clock uncertainty           -0.077     7.606    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169     7.437    Driver_IIC0/IIC_Read_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.240ns (28.656%)  route 3.087ns (71.344%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.479     1.394    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     1.518 r  Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.519     2.037    Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X13Y42         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X13Y42         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.240ns (28.799%)  route 3.066ns (71.201%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 8.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.598     1.513    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.637 r  Driver_IIC0/IIC_Read_Data[7]_i_1/O
                         net (fo=1, routed)           0.379     2.016    Driver_IIC0/IIC_Read_Data[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.512     8.085    Driver_IIC0/CLK
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[7]/C
                         clock pessimism             -0.419     7.666    
                         clock uncertainty           -0.077     7.589    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205     7.384    Driver_IIC0/IIC_Read_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.379ns (30.590%)  route 3.129ns (69.410%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.835     1.303    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.427 r  Driver_IIC0/bcnt[0]_i_2/O
                         net (fo=1, routed)           0.667     2.094    Driver_IIC0/bcnt[0]_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.218 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.218    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X15Y47         FDCE (Setup_fdce_C_D)        0.031     7.621    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.607ns (35.277%)  route 2.948ns (64.723%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.663     1.131    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.150     1.281 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.658     1.940    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.326     2.266 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    Driver_IIC0/n_state__0[0]
    SLICE_X14Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X14Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X14Y47         FDCE (Setup_fdce_C_D)        0.079     7.669    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  5.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_IIC0/CLK
    SLICE_X13Y46         FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.118    -0.251    Driver_IIC0/iic_wr_en_r0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.220    -0.492    
                         clock uncertainty            0.077    -0.415    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.070    -0.345    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.220    Driver_IIC0/scl_cnt[1]
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.175 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism             -0.223    -0.494    
                         clock uncertainty            0.077    -0.417    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.120    -0.297    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.433%)  route 0.159ns (45.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.566    -0.508    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=32, routed)          0.159    -0.208    Driver_IIC0/bcnt[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I1_O)        0.049    -0.159 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism             -0.220    -0.492    
                         clock uncertainty            0.077    -0.415    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.107    -0.308    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.905%)  route 0.159ns (46.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.566    -0.508    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=32, routed)          0.159    -0.208    Driver_IIC0/bcnt[0]
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism             -0.220    -0.492    
                         clock uncertainty            0.077    -0.415    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.092    -0.323    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.786%)  route 0.153ns (42.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  Driver_IIC0/scl_cnt_reg[4]/Q
                         net (fo=16, routed)          0.153    -0.191    Driver_IIC0/scl_cnt[4]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.146 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism             -0.223    -0.494    
                         clock uncertainty            0.077    -0.417    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.092    -0.325    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.563    -0.511    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  Driver_Gyro0/Clk_Division0/Clk_reg/Q
                         net (fo=6, routed)           0.168    -0.202    Driver_Gyro0/Clk_Division0/Clk
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  Driver_Gyro0/Clk_Division0/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    Driver_Gyro0/Clk_Division0/Clk_i_1__0_n_0
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.833    -0.275    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/C
                         clock pessimism             -0.236    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.091    -0.343    Driver_Gyro0/Clk_Division0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division1/Clk_reg/Q
                         net (fo=6, routed)           0.175    -0.170    Driver_Gyro0/Clk_Division1/CLK
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.125 r  Driver_Gyro0/Clk_Division1/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.125    Driver_Gyro0/Clk_Division1/Clk_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.236    -0.509    
                         clock uncertainty            0.077    -0.432    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.312    Driver_Gyro0/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_rd_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicrd_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_IIC0/CLK
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iic_rd_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iic_rd_en_r0_reg/Q
                         net (fo=2, routed)           0.170    -0.198    Driver_IIC0/iic_rd_en_r0
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  Driver_IIC0/iicrd_req_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Driver_IIC0/iicrd_req_i_1_n_0
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.835    -0.273    Driver_IIC0/CLK
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/C
                         clock pessimism             -0.236    -0.509    
                         clock uncertainty            0.077    -0.432    
    SLICE_X13Y45         FDCE (Hold_fdce_C_D)         0.092    -0.340    Driver_IIC0/iicrd_req_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.280%)  route 0.170ns (47.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.197    Driver_IIC0/scl_cnt[0]
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.152 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.236    -0.507    
                         clock uncertainty            0.077    -0.430    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.091    -0.339    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.563    -0.511    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  Driver_Gyro0/Clk_Division0/Count_reg[30]/Q
                         net (fo=2, routed)           0.125    -0.222    Driver_Gyro0/Clk_Division0/Count_reg[30]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.112 r  Driver_Gyro0/Clk_Division0/Count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.112    Driver_Gyro0/Clk_Division0/Count_reg[28]_i_1__0_n_5
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.832    -0.276    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.134    -0.300    Driver_Gyro0/Clk_Division0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.322ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.361%)  route 1.889ns (74.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    -2.291    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.773 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          1.551    -0.222    Driver_Gyro0/Current_State[1]
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.124    -0.098 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.339     0.241    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.516    98.089    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.031    97.563    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.563    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 97.322    

Slack (MET) :             97.533ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.668ns (31.836%)  route 1.430ns (68.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    -2.291    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.773 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.897    -0.876    Driver_Gyro0/Current_State[1]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.150    -0.726 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.534    -0.193    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.516    98.089    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.253    97.341    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.341    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                 97.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.615%)  route 0.378ns (64.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.566    -0.508    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=35, routed)          0.262    -0.082    Driver_Gyro0/Current_State[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.037 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.116     0.078    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.836    -0.272    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.508    
                         clock uncertainty            0.115    -0.393    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.059    -0.334    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.213ns (35.773%)  route 0.382ns (64.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.566    -0.508    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=35, routed)          0.200    -0.145    Driver_Gyro0/Current_State[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.049    -0.096 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.183     0.087    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.836    -0.272    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.508    
                         clock uncertainty            0.115    -0.393    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)        -0.015    -0.408    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.240ns (26.332%)  route 3.469ns (73.668%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.978     1.893    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     2.017 r  Driver_IIC0/IIC_Read_Data[2]_i_1/O
                         net (fo=1, routed)           0.402     2.419    Driver_IIC0/IIC_Read_Data[2]_i_1_n_0
    SLICE_X12Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X12Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[2]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X12Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.379ns (29.431%)  route 3.307ns (70.569%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.335     0.803    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.927 r  Driver_IIC0/SDA_Out_i_3/O
                         net (fo=1, routed)           0.799     1.727    Driver_IIC0/SDA_Out_i_3_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.851 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.545     2.396    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X11Y46         FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516     8.089    Driver_IIC0/CLK
    SLICE_X11Y46         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism             -0.405     7.684    
                         clock uncertainty           -0.077     7.607    
    SLICE_X11Y46         FDPE (Setup_fdpe_C_CE)      -0.205     7.402    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -2.396    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.240ns (27.933%)  route 3.199ns (72.067%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.496     1.411    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.535 r  Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.615     2.149    Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X13Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.379ns (29.517%)  route 3.293ns (70.483%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.911     0.297    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.623 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.661     1.285    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.409 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.849     2.258    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.124     2.382 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.382    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.031     7.621    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.407ns (29.936%)  route 3.293ns (70.064%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.911     0.297    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.623 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.661     1.285    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.409 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.849     2.258    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.152     2.410 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.410    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.075     7.665    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.240ns (28.280%)  route 3.145ns (71.720%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 8.088 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.657     1.572    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.696 r  Driver_IIC0/IIC_Read_Data[6]_i_1/O
                         net (fo=1, routed)           0.399     2.095    Driver_IIC0/IIC_Read_Data[6]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.515     8.088    Driver_IIC0/CLK
    SLICE_X10Y41         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[6]/C
                         clock pessimism             -0.405     7.683    
                         clock uncertainty           -0.077     7.606    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169     7.437    Driver_IIC0/IIC_Read_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          7.437    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.240ns (28.656%)  route 3.087ns (71.344%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.479     1.394    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     1.518 r  Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.519     2.037    Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X13Y42         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.511     8.084    Driver_IIC0/CLK
    SLICE_X13Y42         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism             -0.419     7.665    
                         clock uncertainty           -0.077     7.588    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205     7.383    Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.240ns (28.799%)  route 3.066ns (71.201%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 8.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.772 f  Driver_IIC0/scl_cnt_reg[8]/Q
                         net (fo=18, routed)          0.753    -1.019    Driver_IIC0/scl_cnt[8]
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.146    -0.873 f  Driver_IIC0/FSM_sequential_c_state[0]_i_6/O
                         net (fo=3, routed)           0.750    -0.123    Driver_IIC0/FSM_sequential_c_state[0]_i_6_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.328     0.205 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.586     0.791    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.915 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.598     1.513    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.637 r  Driver_IIC0/IIC_Read_Data[7]_i_1/O
                         net (fo=1, routed)           0.379     2.016    Driver_IIC0/IIC_Read_Data[7]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.512     8.085    Driver_IIC0/CLK
    SLICE_X13Y44         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[7]/C
                         clock pessimism             -0.419     7.666    
                         clock uncertainty           -0.077     7.589    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205     7.384    Driver_IIC0/IIC_Read_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.379ns (30.590%)  route 3.129ns (69.410%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.835     1.303    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.427 r  Driver_IIC0/bcnt[0]_i_2/O
                         net (fo=1, routed)           0.667     2.094    Driver_IIC0/bcnt[0]_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.218 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.218    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X15Y47         FDCE (Setup_fdce_C_D)        0.031     7.621    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.607ns (35.277%)  route 2.948ns (64.723%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.290ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.636    -2.290    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.478    -1.812 r  Driver_IIC0/scl_cnt_reg[9]/Q
                         net (fo=9, routed)           0.872    -0.940    Driver_IIC0/scl_cnt[9]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.327    -0.613 f  Driver_IIC0/scl_cnt[4]_i_3/O
                         net (fo=12, routed)          0.756     0.142    Driver_IIC0/scl_cnt[4]_i_3_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.326     0.468 f  Driver_IIC0/SDA_Dir_i_2/O
                         net (fo=10, routed)          0.663     1.131    Driver_IIC0/SDA_Dir_i_2_n_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I3_O)        0.150     1.281 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.658     1.940    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.326     2.266 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    Driver_IIC0/n_state__0[0]
    SLICE_X14Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513     8.086    Driver_IIC0/CLK
    SLICE_X14Y47         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.419     7.667    
                         clock uncertainty           -0.077     7.590    
    SLICE_X14Y47         FDCE (Setup_fdce_C_D)        0.079     7.669    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  5.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_IIC0/CLK
    SLICE_X13Y46         FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.118    -0.251    Driver_IIC0/iic_wr_en_r0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism             -0.220    -0.492    
                         clock uncertainty            0.077    -0.415    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.070    -0.345    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.220    Driver_IIC0/scl_cnt[1]
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.175 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism             -0.223    -0.494    
                         clock uncertainty            0.077    -0.417    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.120    -0.297    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.433%)  route 0.159ns (45.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.566    -0.508    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=32, routed)          0.159    -0.208    Driver_IIC0/bcnt[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I1_O)        0.049    -0.159 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism             -0.220    -0.492    
                         clock uncertainty            0.077    -0.415    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.107    -0.308    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.905%)  route 0.159ns (46.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.566    -0.508    Driver_IIC0/CLK
    SLICE_X15Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=32, routed)          0.159    -0.208    Driver_IIC0/bcnt[0]
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.836    -0.272    Driver_IIC0/CLK
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism             -0.220    -0.492    
                         clock uncertainty            0.077    -0.415    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.092    -0.323    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.786%)  route 0.153ns (42.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X10Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  Driver_IIC0/scl_cnt_reg[4]/Q
                         net (fo=16, routed)          0.153    -0.191    Driver_IIC0/scl_cnt[4]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.146 r  Driver_IIC0/scl_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    Driver_IIC0/scl_cnt[0]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
                         clock pessimism             -0.223    -0.494    
                         clock uncertainty            0.077    -0.417    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.092    -0.325    Driver_IIC0/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.563    -0.511    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  Driver_Gyro0/Clk_Division0/Clk_reg/Q
                         net (fo=6, routed)           0.168    -0.202    Driver_Gyro0/Clk_Division0/Clk
    SLICE_X17Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.157 r  Driver_Gyro0/Clk_Division0/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    Driver_Gyro0/Clk_Division0/Clk_i_1__0_n_0
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.833    -0.275    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X17Y45         FDRE                                         r  Driver_Gyro0/Clk_Division0/Clk_reg/C
                         clock pessimism             -0.236    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.091    -0.343    Driver_Gyro0/Clk_Division0/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division1/Clk_reg/Q
                         net (fo=6, routed)           0.175    -0.170    Driver_Gyro0/Clk_Division1/CLK
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.125 r  Driver_Gyro0/Clk_Division1/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.125    Driver_Gyro0/Clk_Division1/Clk_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.236    -0.509    
                         clock uncertainty            0.077    -0.432    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.312    Driver_Gyro0/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_rd_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicrd_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.565    -0.509    Driver_IIC0/CLK
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iic_rd_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iic_rd_en_r0_reg/Q
                         net (fo=2, routed)           0.170    -0.198    Driver_IIC0/iic_rd_en_r0
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  Driver_IIC0/iicrd_req_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Driver_IIC0/iicrd_req_i_1_n_0
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.835    -0.273    Driver_IIC0/CLK
    SLICE_X13Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/C
                         clock pessimism             -0.236    -0.509    
                         clock uncertainty            0.077    -0.432    
    SLICE_X13Y45         FDCE (Hold_fdce_C_D)         0.092    -0.340    Driver_IIC0/iicrd_req_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.280%)  route 0.170ns (47.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.567    -0.507    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  Driver_IIC0/scl_cnt_reg[0]/Q
                         net (fo=12, routed)          0.170    -0.197    Driver_IIC0/scl_cnt[0]
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.152 r  Driver_IIC0/scl_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    Driver_IIC0/scl_cnt[1]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.837    -0.271    Driver_IIC0/CLK
    SLICE_X11Y48         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
                         clock pessimism             -0.236    -0.507    
                         clock uncertainty            0.077    -0.430    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.091    -0.339    Driver_IIC0/scl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.563    -0.511    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  Driver_Gyro0/Clk_Division0/Count_reg[30]/Q
                         net (fo=2, routed)           0.125    -0.222    Driver_Gyro0/Clk_Division0/Count_reg[30]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.112 r  Driver_Gyro0/Clk_Division0/Count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.112    Driver_Gyro0/Clk_Division0/Count_reg[28]_i_1__0_n_5
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=207, routed)         0.832    -0.276    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X18Y47         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[30]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.134    -0.300    Driver_Gyro0/Clk_Division0/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.322ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.361%)  route 1.889ns (74.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    -2.291    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.773 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          1.551    -0.222    Driver_Gyro0/Current_State[1]
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.124    -0.098 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.339     0.241    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.516    98.089    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.031    97.563    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.563    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 97.322    

Slack (MET) :             97.533ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.668ns (31.836%)  route 1.430ns (68.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.635    -2.291    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.773 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.897    -0.876    Driver_Gyro0/Current_State[1]
    SLICE_X12Y44         LUT5 (Prop_lut5_I1_O)        0.150    -0.726 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.534    -0.193    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.516    98.089    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.253    97.341    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.341    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                 97.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.615%)  route 0.378ns (64.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.566    -0.508    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=35, routed)          0.262    -0.082    Driver_Gyro0/Current_State[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.037 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.116     0.078    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.836    -0.272    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.508    
                         clock uncertainty            0.115    -0.393    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.059    -0.334    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.213ns (35.773%)  route 0.382ns (64.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.566    -0.508    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=35, routed)          0.200    -0.145    Driver_Gyro0/Current_State[0]
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.049    -0.096 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.183     0.087    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.836    -0.272    Driver_Gyro0/clk_out2
    SLICE_X10Y44         FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.508    
                         clock uncertainty            0.115    -0.393    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)        -0.015    -0.408    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.495    





