Analysis & Synthesis report for sockit_ghrd_top
Wed Jun 23 19:05:21 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Jun 23 19:05:21 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; sockit_ghrd_top                             ;
; Top-level Entity Name       ; sockit_ghrd_top                             ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; sockit_ghrd_top    ; sockit_ghrd_top    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Auto Open-Drain Pins                                                            ; Off                ; On                 ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------+--------------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                               ; IP Include File                                                                                ;
+--------+-----------------------------------+--------------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; N/A    ; Qsys                              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0                                                                                                                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_button_pio:button_pio                                                                                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_dipsw_pio:dipsw_pio                                                                                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_jtag_avalon_master         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master                                                                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; channel_adapter                   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_b2p_adapter:b2p_adapter                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; channel_adapter                   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_p2b_adapter:p2b_adapter                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_reset_controller           ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller                                                                                                                    ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; timing_adapter                    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_timing_adt:timing_adt                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_jtag_avalon_master         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master                                                                                                                                                              ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                        ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; channel_adapter                   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|sockit_ghrd_f2sdram_only_master_b2p_adapter:b2p_adapter                                                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                        ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; channel_adapter                   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|sockit_ghrd_f2sdram_only_master_p2b_adapter:p2b_adapter                                                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_reset_controller           ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                       ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; timing_adapter                    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|sockit_ghrd_f2sdram_only_master_timing_adt:timing_adt                                                                                                        ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                    ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_hps                        ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0                                                                                                                                                                                       ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_hps_io                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io                                                                                                                                                       ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_jtag_avalon_master         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master                                                                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; channel_adapter                   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|sockit_ghrd_f2sdram_only_master_b2p_adapter:b2p_adapter                                                                                                       ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                    ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                              ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; channel_adapter                   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|sockit_ghrd_f2sdram_only_master_p2b_adapter:p2b_adapter                                                                                                       ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_reset_controller           ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                        ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; timing_adapter                    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|sockit_ghrd_f2sdram_only_master_timing_adt:timing_adt                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; interrupt_latency_counter         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|interrupt_latency_counter:ilc                                                                                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_in_system_sources_probes   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; intr_capturer                     ; 100.99.98.97 ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_irq_mapper                 ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_irq_mapper:irq_mapper                                                                                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_irq_mapper                 ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_irq_mapper_001:irq_mapper_001                                                                                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_irq_mapper                 ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_irq_mapper_002:irq_mapper_002                                                                                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_irq_mapper                 ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_irq_mapper_003:irq_mapper_003                                                                                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_jtag_uart           ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart                                                                                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_led_pio:led_pio                                                                                                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_mm_bridge           ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_mm_interconnect            ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0                                                                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_axi_master_ni       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter                                                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator                                                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_router:router                                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_router:router_001                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_router_002:router_002                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_mm_interconnect            ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1                                                                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_006                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_007                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_008                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_009                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_010                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_011                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_013                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_014                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_015                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0:error_adapter_0 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                       ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux_007:cmd_mux_007                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent                                                                                                                  ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                        ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_master_agent        ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_master_translator   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ilc_avalon_slave_agent                                                                                                              ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator                                                                                                    ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent                                                                                                ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                              ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                    ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                              ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002                                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_003                                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_master_agent        ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_master_translator   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_width_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_width_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router:router                                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_001:router_001                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_002:router_002                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_002:router_003                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_002:router_004                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_002:router_005                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_002:router_006                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_002:router_007                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_008:router_008                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_009:router_009                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux_007:rsp_demux_007                                                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_mm_interconnect            ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2                                                                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_axi_slave_ni        ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                      ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                     ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_width_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_width_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_width_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_width_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_master_agent        ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                       ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                  ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_master_translator   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                              ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                          ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_router:router                                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_router_001:router_001                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_router_001:router_002                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_mm_interconnect            ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3                                                                                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_pipeline_stage   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                            ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; error_adapter                     ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter|sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_cmd_demux:cmd_demux                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_cmd_mux:cmd_mux                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_master_agent        ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_master_translator   ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:f2sdram_only_master_master_translator                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                         ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                    ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_width_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_width_adapter       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator                                                                                               ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_router:router                                                                                                                   ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_router              ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_router_001:router_001                                                                                                           ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_cmd_demux:rsp_demux                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_rsp_mux:rsp_mux                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                 ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_reset_controller           ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|altera_reset_controller:rst_controller                                                                                                                                                                        ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_reset_controller           ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                    ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
; Altera ; altera_avalon_sysid_qsys          ; 20.1         ; N/A          ; N/A          ; |sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_sysid_qsys:sysid_qsys                                                                                                                                                                             ; /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd.qsys ;
+--------+-----------------------------------+--------------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jun 23 19:03:16 2021
Info: Command: quartus_map sockit_ghrd_top.qpf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "sockit_ghrd.qsys"
Info (12250): 2021.06.23.19:03:40 Progress: Loading complete_source/sockit_ghrd.qsys
Info (12250): 2021.06.23.19:03:40 Progress: Reading input file
Info (12250): 2021.06.23.19:03:40 Progress: Adding ILC [interrupt_latency_counter 20.1]
Info (12250): 2021.06.23.19:03:40 Progress: Parameterizing module ILC
Info (12250): 2021.06.23.19:03:40 Progress: Adding button_pio [altera_avalon_pio 20.1]
Info (12250): 2021.06.23.19:03:40 Progress: Parameterizing module button_pio
Info (12250): 2021.06.23.19:03:40 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2021.06.23.19:03:41 Progress: Parameterizing module clk_0
Info (12250): 2021.06.23.19:03:41 Progress: Adding dipsw_pio [altera_avalon_pio 20.1]
Info (12250): 2021.06.23.19:03:41 Progress: Parameterizing module dipsw_pio
Info (12250): 2021.06.23.19:03:41 Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 20.1]
Info (12250): 2021.06.23.19:03:41 Progress: Parameterizing module f2sdram_only_master
Info (12250): 2021.06.23.19:03:41 Progress: Adding fpga_only_master [altera_jtag_avalon_master 20.1]
Info (12250): 2021.06.23.19:03:41 Progress: Parameterizing module fpga_only_master
Info (12250): 2021.06.23.19:03:41 Progress: Adding hps_0 [altera_hps 20.1]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module hps_0
Info (12250): 2021.06.23.19:03:42 Progress: Adding hps_only_master [altera_jtag_avalon_master 20.1]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module hps_only_master
Info (12250): 2021.06.23.19:03:42 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2021.06.23.19:03:42 Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module intr_capturer_0
Info (12250): 2021.06.23.19:03:42 Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module jtag_uart
Info (12250): 2021.06.23.19:03:42 Progress: Adding led_pio [altera_avalon_pio 20.1]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module led_pio
Info (12250): 2021.06.23.19:03:42 Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 20.1]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module mm_bridge_0
Info (12250): 2021.06.23.19:03:42 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2021.06.23.19:03:42 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing module sysid_qsys
Info (12250): 2021.06.23.19:03:42 Progress: Building connections
Info (12250): 2021.06.23.19:03:42 Progress: Parameterizing connections
Info (12250): 2021.06.23.19:03:42 Progress: Validating
Info (12250): 2021.06.23.19:03:54 Progress: Done reading input file
Info (12250): Sockit_ghrd.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Sockit_ghrd.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Sockit_ghrd.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Sockit_ghrd.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Sockit_ghrd.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Sockit_ghrd.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Sockit_ghrd.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Sockit_ghrd: Generating sockit_ghrd "sockit_ghrd" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info (12250): Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info (12250): Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info (12250): Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info (12250): Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info (12250): Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning (12251): Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning (12251): Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning (12251): Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning (12251): Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info (12250): ILC: "sockit_ghrd" instantiated interrupt_latency_counter "ILC"
Info (12250): Button_pio: Starting RTL generation for module 'sockit_ghrd_button_pio'
Info (12250): Button_pio:   Generation command is [exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_button_pio --dir=/tmp/alt8801_2775773372572602354.dir/0003_button_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0003_button_pio_gen//sockit_ghrd_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Button_pio: Done RTL generation for module 'sockit_ghrd_button_pio'
Info (12250): Button_pio: "sockit_ghrd" instantiated altera_avalon_pio "button_pio"
Info (12250): Dipsw_pio: Starting RTL generation for module 'sockit_ghrd_dipsw_pio'
Info (12250): Dipsw_pio:   Generation command is [exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_dipsw_pio --dir=/tmp/alt8801_2775773372572602354.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0004_dipsw_pio_gen//sockit_ghrd_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Dipsw_pio: Done RTL generation for module 'sockit_ghrd_dipsw_pio'
Info (12250): Dipsw_pio: "sockit_ghrd" instantiated altera_avalon_pio "dipsw_pio"
Info (12250): F2sdram_only_master: "sockit_ghrd" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Hps_0: "sockit_ghrd" instantiated altera_hps "hps_0"
Info (12250): In_system_sources_probes_0: "sockit_ghrd" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Intr_capturer_0: "sockit_ghrd" instantiated intr_capturer "intr_capturer_0"
Info (12250): Jtag_uart: Starting RTL generation for module 'sockit_ghrd_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sockit_ghrd_jtag_uart --dir=/tmp/alt8801_2775773372572602354.dir/0007_jtag_uart_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0007_jtag_uart_gen//sockit_ghrd_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'sockit_ghrd_jtag_uart'
Info (12250): Jtag_uart: "sockit_ghrd" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Led_pio: Starting RTL generation for module 'sockit_ghrd_led_pio'
Info (12250): Led_pio:   Generation command is [exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_led_pio --dir=/tmp/alt8801_2775773372572602354.dir/0008_led_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0008_led_pio_gen//sockit_ghrd_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led_pio: Done RTL generation for module 'sockit_ghrd_led_pio'
Info (12250): Led_pio: "sockit_ghrd" instantiated altera_avalon_pio "led_pio"
Info (12250): Mm_bridge_0: "sockit_ghrd" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'sockit_ghrd_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sockit_ghrd_onchip_memory2_0 --dir=/tmp/alt8801_2775773372572602354.dir/0010_onchip_memory2_0_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0010_onchip_memory2_0_gen//sockit_ghrd_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'sockit_ghrd_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "sockit_ghrd" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sysid_qsys: "sockit_ghrd" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "sockit_ghrd" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "sockit_ghrd" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Mm_interconnect_2: "sockit_ghrd" instantiated altera_mm_interconnect "mm_interconnect_2"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_3: "sockit_ghrd" instantiated altera_mm_interconnect "mm_interconnect_3"
Info (12250): Irq_mapper: "sockit_ghrd" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_mapper_001: "sockit_ghrd" instantiated altera_irq_mapper "irq_mapper_001"
Info (12250): Irq_mapper_002: "sockit_ghrd" instantiated altera_irq_mapper "irq_mapper_002"
Info (12250): Irq_mapper_003: "sockit_ghrd" instantiated altera_irq_mapper "irq_mapper_003"
Info (12250): Rst_controller: "sockit_ghrd" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Mm_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info (12250): Hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info (12250): Mm_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Mm_bridge_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Agent_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "agent_pipeline"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Mm_bridge_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info (12250): Mm_bridge_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Router_008: "mm_interconnect_1" instantiated altera_merlin_router "router_008"
Info (12250): Router_009: "mm_interconnect_1" instantiated altera_merlin_router "router_009"
Info (12250): Mm_bridge_0_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "mm_bridge_0_m0_limiter"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_007: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_007: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_cmd_width_adapter"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter_006: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info (12250): Hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv
Info (12250): Router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Sockit_ghrd: Done "sockit_ghrd" with 79 modules, 147 files
Info (12249): Finished elaborating Platform Designer system entity "sockit_ghrd.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file sockit_ghrd_top.v
    Info (12023): Found entity 1: sockit_ghrd_top File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v Line: 137
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/sockit_ghrd.v
    Info (12023): Found entity 1: sockit_ghrd File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v
    Info (12023): Found entity 1: interrupt_latency_counter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/intr_capturer.v
    Info (12023): Found entity 1: intr_capturer File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/intr_capturer.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/irq_detector.v
    Info (12023): Found entity 1: irq_detector File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/irq_detector.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_button_pio.v
    Info (12023): Found entity 1: sockit_ghrd_button_pio File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_button_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_dipsw_pio.v
    Info (12023): Found entity 1: sockit_ghrd_dipsw_pio File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_dipsw_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v
    Info (12023): Found entity 1: sockit_ghrd_f2sdram_only_master File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv
    Info (12023): Found entity 1: sockit_ghrd_f2sdram_only_master_b2p_adapter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_p2b_adapter.sv
    Info (12023): Found entity 1: sockit_ghrd_f2sdram_only_master_p2b_adapter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv
    Info (12023): Found entity 1: sockit_ghrd_f2sdram_only_master_timing_adt File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v
    Info (12023): Found entity 1: sockit_ghrd_hps_0 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: sockit_ghrd_hps_0_fpga_interfaces File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v
    Info (12023): Found entity 1: sockit_ghrd_hps_0_hps_io File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: sockit_ghrd_hps_0_hps_io_border File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper.sv
    Info (12023): Found entity 1: sockit_ghrd_irq_mapper File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_001.sv
    Info (12023): Found entity 1: sockit_ghrd_irq_mapper_001 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_002.sv
    Info (12023): Found entity 1: sockit_ghrd_irq_mapper_002 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_002.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_003.sv
    Info (12023): Found entity 1: sockit_ghrd_irq_mapper_003 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_003.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v
    Info (12023): Found entity 1: sockit_ghrd_jtag_uart_sim_scfifo_w File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 21
    Info (12023): Found entity 2: sockit_ghrd_jtag_uart_scfifo_w File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 78
    Info (12023): Found entity 3: sockit_ghrd_jtag_uart_sim_scfifo_r File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 164
    Info (12023): Found entity 4: sockit_ghrd_jtag_uart_scfifo_r File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 243
    Info (12023): Found entity 5: sockit_ghrd_jtag_uart File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_led_pio.v
    Info (12023): Found entity 1: sockit_ghrd_led_pio File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_led_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0_avalon_st_adapter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0_cmd_demux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0_cmd_mux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0_router_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_0_router File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0_router_002_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_0_router_002 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0_rsp_demux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_0_rsp_mux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_cmd_demux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_cmd_demux_001 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_cmd_mux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux_007.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_cmd_mux_007 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux_007.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_router_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_1_router File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_router_001_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_1_router_001 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_router_002_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_1_router_002 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_router_008_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_1_router_008 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_router_009_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_1_router_009 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_rsp_demux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux_007.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_rsp_demux_007 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_rsp_mux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_1_rsp_mux_001 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_2 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_2_cmd_demux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_2_cmd_mux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_2_router_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_2_router File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_2_router_001_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_2_router_001 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_2_rsp_demux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_2_rsp_mux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_3 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_3_avalon_st_adapter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_demux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_3_cmd_demux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_mux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_3_cmd_mux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_3_router_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_3_router File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_3_router_001_default_decode File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv Line: 45
    Info (12023): Found entity 2: sockit_ghrd_mm_interconnect_3_router_001 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_rsp_mux.sv
    Info (12023): Found entity 1: sockit_ghrd_mm_interconnect_3_rsp_mux File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v
    Info (12023): Found entity 1: sockit_ghrd_onchip_memory2_0 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_sysid_qsys.v
    Info (12023): Found entity 1: sockit_ghrd_sysid_qsys File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/state_machine_counter.v
    Info (12023): Found entity 1: state_machine_counter File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/state_machine_counter.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "sockit_ghrd_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sockit_ghrd_top.v(258): truncated value with size 30 to match size of target (28) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v Line: 258
Warning (10034): Output port "clk_i2c_sclk" at sockit_ghrd_top.v(233) has no driver File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v Line: 233
Warning (10034): Output port "fan_ctrl" at sockit_ghrd_top.v(243) has no driver File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v Line: 243
Info (12128): Elaborating entity "sockit_ghrd" for hierarchy "sockit_ghrd:u0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v Line: 353
Info (12128): Elaborating entity "interrupt_latency_counter" for hierarchy "sockit_ghrd:u0|interrupt_latency_counter:ilc" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 286
Warning (10230): Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v Line: 93
Warning (10230): Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v Line: 94
Info (12128): Elaborating entity "irq_detector" for hierarchy "sockit_ghrd:u0|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v Line: 235
Info (12128): Elaborating entity "state_machine_counter" for hierarchy "sockit_ghrd:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v Line: 277
Info (12128): Elaborating entity "sockit_ghrd_button_pio" for hierarchy "sockit_ghrd:u0|sockit_ghrd_button_pio:button_pio" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 298
Info (12128): Elaborating entity "sockit_ghrd_dipsw_pio" for hierarchy "sockit_ghrd:u0|sockit_ghrd_dipsw_pio:dipsw_pio" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 310
Info (12128): Elaborating entity "sockit_ghrd_f2sdram_only_master" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 328
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "sockit_ghrd_f2sdram_only_master_timing_adt" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_timing_adt:timing_adt" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at sockit_ghrd_f2sdram_only_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_bytes_to_packets:b2p" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_packets_to_bytes:p2b" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "sockit_ghrd_f2sdram_only_master_b2p_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_b2p_adapter:b2p_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at sockit_ghrd_f2sdram_only_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at sockit_ghrd_f2sdram_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "sockit_ghrd_f2sdram_only_master_p2b_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_p2b_adapter:p2b_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "sockit_ghrd_hps_0" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 558
Info (12128): Elaborating entity "sockit_ghrd_hps_0_fpga_interfaces" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_fpga_interfaces:fpga_interfaces" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v Line: 378
Info (12128): Elaborating entity "sockit_ghrd_hps_0_hps_io" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v Line: 457
Info (12128): Elaborating entity "sockit_ghrd_hps_0_hps_io_border" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v Line: 165
Info (12128): Elaborating entity "hps_sdram" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv Line: 472
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 590
Info (12128): Elaborating entity "altsource_probe" for hierarchy "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "RST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "3"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "sockit_ghrd:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "intr_capturer" for hierarchy "sockit_ghrd:u0|intr_capturer:intr_capturer_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 601
Info (12128): Elaborating entity "sockit_ghrd_jtag_uart" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 614
Info (12128): Elaborating entity "sockit_ghrd_jtag_uart_scfifo_w" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "sockit_ghrd_jtag_uart_scfifo_r" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|sockit_ghrd_jtag_uart_scfifo_r:the_sockit_ghrd_jtag_uart_scfifo_r" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sockit_ghrd:u0|sockit_ghrd_jtag_uart:jtag_uart|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sockit_ghrd_led_pio" for hierarchy "sockit_ghrd:u0|sockit_ghrd_led_pio:led_pio" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 625
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "sockit_ghrd:u0|altera_avalon_mm_bridge:mm_bridge_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 659
Info (12128): Elaborating entity "sockit_ghrd_onchip_memory2_0" for hierarchy "sockit_ghrd:u0|sockit_ghrd_onchip_memory2_0:onchip_memory2_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 673
Info (12128): Elaborating entity "altsyncram" for hierarchy "sockit_ghrd:u0|sockit_ghrd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "sockit_ghrd:u0|sockit_ghrd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "sockit_ghrd:u0|sockit_ghrd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "sockit_ghrd_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dpn1.tdf
    Info (12023): Found entity 1: altsyncram_dpn1 File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/altsyncram_dpn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dpn1" for hierarchy "sockit_ghrd:u0|sockit_ghrd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dpn1:auto_generated" File: /home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sockit_ghrd_sysid_qsys" for hierarchy "sockit_ghrd:u0|sockit_ghrd_sysid_qsys:sysid_qsys" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 680
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 732
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 247
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 375
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 459
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 500
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 541
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_router" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_router:router" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 557
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_router_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_router:router|sockit_ghrd_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_router_002" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_router_002:router_002" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 589
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_router_002_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_router_002:router_002|sockit_ghrd_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 639
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_cmd_demux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 656
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_cmd_mux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_rsp_demux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 719
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_rsp_mux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 736
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 784
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 815
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_avalon_st_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v Line: 844
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_0:mm_interconnect_0|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 795
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 875
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 935
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 999
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ilc_avalon_slave_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 1063
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 1127
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 1191
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 1383
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 1528
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 1609
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 1693
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 1734
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2443
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2484
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router:router" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2625
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router:router|sockit_ghrd_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv Line: 190
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_001" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_001:router_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2641
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_001_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_001:router_001|sockit_ghrd_mm_interconnect_1_router_001_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv Line: 191
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_002" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_002:router_002" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2657
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_002_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_002:router_002|sockit_ghrd_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_008" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_008:router_008" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2753
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_008_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_008:router_008|sockit_ghrd_mm_interconnect_1_router_008_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv Line: 173
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_009" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_009:router_009" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2769
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_router_009_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_router_009:router_009|sockit_ghrd_mm_interconnect_1_router_009_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2819
Warning (10230): Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 8 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv Line: 721
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_cmd_demux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2922
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_cmd_demux_001" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_demux_001:cmd_demux_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 2981
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_cmd_mux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3004
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_cmd_mux_007" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_cmd_mux_007:cmd_mux_007" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3159
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_rsp_demux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3182
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_rsp_demux_007" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_demux_007:rsp_demux_007" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3337
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_rsp_mux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3390
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_rsp_mux_001" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3449
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3515
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3581
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3612
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 3767
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 4108
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_013" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 4139
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v Line: 4404
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 848
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 358
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 477
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2_router" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_router:router" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 493
Warning (10036): Verilog HDL or VHDL warning at sockit_ghrd_mm_interconnect_2_router.sv(154): object "address" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv Line: 154
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2_router_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_router:router|sockit_ghrd_mm_interconnect_2_router_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv Line: 188
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2_router_001" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_router_001:router_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 509
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2_router_001_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_router_001:router_001|sockit_ghrd_mm_interconnect_2_router_001_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 575
Warning (10230): Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1) File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv Line: 721
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2_cmd_demux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_cmd_demux:cmd_demux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 598
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2_cmd_mux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_cmd_mux:cmd_mux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 615
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2_rsp_demux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_rsp_demux:rsp_demux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 649
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_2_rsp_mux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_rsp_mux:rsp_mux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 689
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 755
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 887
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 984
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 1046
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v Line: 1108
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 872
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 264
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:f2sdram_only_master_master_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 345
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 429
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 470
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_router" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_router:router" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 486
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_router_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_router:router|sockit_ghrd_mm_interconnect_3_router_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv Line: 174
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_router_001" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_router_001:router_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 502
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_router_001_default_decode" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_router_001:router_001|sockit_ghrd_mm_interconnect_3_router_001_default_decode:the_default_decode" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv Line: 173
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_cmd_demux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_cmd_demux:cmd_demux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 519
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_cmd_mux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_cmd_mux:cmd_mux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 536
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_rsp_mux" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_rsp_mux:rsp_mux" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 570
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 636
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 702
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 733
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 764
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_avalon_st_adapter" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v Line: 793
Info (12128): Elaborating entity "sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0" for hierarchy "sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|sockit_ghrd_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter|sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "sockit_ghrd_irq_mapper" for hierarchy "sockit_ghrd:u0|sockit_ghrd_irq_mapper:irq_mapper" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 881
Info (12128): Elaborating entity "sockit_ghrd_irq_mapper_001" for hierarchy "sockit_ghrd:u0|sockit_ghrd_irq_mapper_001:irq_mapper_001" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 890
Info (12128): Elaborating entity "sockit_ghrd_irq_mapper_002" for hierarchy "sockit_ghrd:u0|sockit_ghrd_irq_mapper_002:irq_mapper_002" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 896
Info (12128): Elaborating entity "sockit_ghrd_irq_mapper_003" for hierarchy "sockit_ghrd:u0|sockit_ghrd_irq_mapper_003:irq_mapper_003" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 905
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sockit_ghrd:u0|altera_reset_controller:rst_controller" File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v Line: 968
Error (12006): Node instance "pulse_cold_reset" instantiates undefined entity "altera_edge_detector". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v Line: 361
Error (12006): Node instance "pulse_warm_reset" instantiates undefined entity "altera_edge_detector". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v Line: 371
Error (12006): Node instance "pulse_debug_reset" instantiates undefined entity "altera_edge_detector". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v Line: 381
Info (144001): Generated suppressed messages file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/output_files/sockit_ghrd_top.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 43 warnings
    Error: Peak virtual memory: 823 megabytes
    Error: Processing ended: Wed Jun 23 19:05:22 2021
    Error: Elapsed time: 00:02:06
    Error: Total CPU time (on all processors): 00:03:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/output_files/sockit_ghrd_top.map.smsg.


