// Seed: 4103748313
module module_0;
  logic [7:0]
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23 = id_11[1'b0];
  assign id_7[1'h0] = 1'd0;
  wire id_24;
  wire id_25, id_26;
  wire id_27;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    output wire id_3,
    input supply0 id_4,
    input wand id_5,
    output wire id_6,
    output tri id_7,
    input wand id_8,
    output wand id_9
);
  always
  fork
    assert (1);
    #1 id_6 = 1;
    #1 id_9 = id_0;
  join
  module_0();
endmodule
