Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Oct 12 14:47:26 2023


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/ov7725_lcd.v                           
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/ov7725_dri/i2c_dri.v                   
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/ov7725_dri/i2c_ov7725_rgb565_cfg.v     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/ov7725_dri/ov7725_dri.v                
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/lcd_rgb_top/clk_div.v                  
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/lcd_rgb_top/lcd_display.v              
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/lcd_rgb_top/lcd_driver.v               
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/lcd_rgb_top/lcd_rgb_top.v              
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/lcd_rgb_top/rd_id.v                    
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/ddr3_ctrl_top/aq_axi_master.v          
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/ddr3_ctrl_top/ctrl_fifo.v              
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/ddr3_ctrl_top/ddr3_ctrl_top.v          
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/ddr3_ctrl_top/ddr3_rw_ctrl.v           
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/cmos_data_top/cmos_capture_data.v      
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/cmos_data_top/cmos_data_top.v          
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/rtl/cmos_data_top/cmos_tailor.v            
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/ipcore/ddr3_ip/ddr3_ip.idf             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/ipcore/rd_fifo/rd_fifo.idf             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/ipcore/wr_fifo/wr_fifo.idf             
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/compile/ov7725_lcd_comp.adf            
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/compile/ov7725_lcd.cmr                 
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj/compile/cmr.db                         
+-----------------------------------------------------------------------------------------------------------+


Flow Command: compile -include_path {E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_lcd/prj} -top_module ov7725_lcd
Peak memory: 196 MB
Total CPU time to compile completion : 0h:0m:5s
Process Total CPU time to compile completion : 0h:0m:5s
Total real time to compile completion : 0h:0m:14s
