
---------- Begin Simulation Statistics ----------
final_tick                               501477261000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106124                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686144                       # Number of bytes of host memory used
host_op_rate                                   195453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   942.30                       # Real time elapsed on the host
host_tick_rate                              532185443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.501477                       # Number of seconds simulated
sim_ticks                                501477261000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956094                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560999                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565638                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562103                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 26                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              187                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570331                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2721                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.014773                       # CPI: cycles per instruction
system.cpu.discardedOps                          4299                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895224                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086483                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169153                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       282728694                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.199411                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        501477261                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       218748567                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2623689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5255870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2727200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5455224                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            365                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2623436                       # Transaction distribution
system.membus.trans_dist::CleanEvict              241                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           587                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7888063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7888063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672720512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672720512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632193                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632193    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632193                       # Request fanout histogram
system.membus.respLayer1.occupancy        24418755500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26243358000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             94582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5302770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2633442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2633442                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        94131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8182207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8183248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        75520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    692084096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              692159616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2624042                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335799808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5352066                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000127                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011288                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5351384     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    682      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5352066                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16173116000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13637872992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2255999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   63                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                95759                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95822                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  63                       # number of overall hits
system.l2.overall_hits::.cpu.data               95759                       # number of overall hits
system.l2.overall_hits::total                   95822                       # number of overall hits
system.l2.demand_misses::.cpu.inst                388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631814                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632202                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               388                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631814                       # number of overall misses
system.l2.overall_misses::total               2632202                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 299830994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     299872622000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41628000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 299830994000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    299872622000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2727573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2728024                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2727573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2728024                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.860310                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.964892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964875                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.860310                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.964892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964875                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107288.659794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113925.601885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113924.623566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107288.659794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113925.601885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113924.623566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2623436                       # number of writebacks
system.l2.writebacks::total                   2623436                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632193                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632193                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 247194147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247227933000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 247194147000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247227933000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.858093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.964889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964872                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.858093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.964889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964872                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87302.325581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93925.671953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93924.698151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87302.325581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93925.671953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93924.698151                       # average overall mshr miss latency
system.l2.replacements                        2624042                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2679334                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2679334                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2679334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2679334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              137                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          137                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1836                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 299807162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  299807162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2633442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2633442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113925.550405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113925.550405                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 247175042000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247175042000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93925.550405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93925.550405                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.860310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.860310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107288.659794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107288.659794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33786000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33786000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.858093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.858093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87302.325581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87302.325581                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         93923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        94131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         94131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114576.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114576.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        95525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        95525                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8050.343137                       # Cycle average of tags in use
system.l2.tags.total_refs                     5454898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632234                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.072345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.087451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.483913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8044.771772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982708                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2843                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13542048                       # Number of tag accesses
system.l2.tags.data_accesses                 13542048                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          49536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336871168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336920704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335799808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335799808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2623436                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2623436                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             98780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         671757613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             671856394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        98780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            98780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      669621205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            669621205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      669621205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            98780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        671757613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1341477599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5246872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000696200750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       291770                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       291770                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10422734                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4966007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632193                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2623436                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5246872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           327966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           327948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           327890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327834                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 112140891750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26321930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            210848129250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21301.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40051.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4674226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4662575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5246872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 288347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 288373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 292065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 292061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 291770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 291770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 291776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 292366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 292361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 291772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 291771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 291771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 291775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 291775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 291771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 291770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 291770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 291770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1174437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    572.801300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.595281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.581660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17330      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       476655     40.59%     42.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39413      3.36%     45.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33506      2.85%     48.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29128      2.48%     50.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29468      2.51%     53.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34071      2.90%     56.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32596      2.78%     58.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       482270     41.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1174437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       291770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.042917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.984276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.406282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        291766    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        291770                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       291770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.982839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.981126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.242523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3404      1.17%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           287453     98.52%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.00%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              896      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        291770                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336920704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335798592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336920704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335799808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       671.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       669.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    671.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    669.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  501477198000                       # Total gap between requests
system.mem_ctrls.avgGap                      95417.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336871168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    335798592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 98780.151868142231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 671757613.352681994438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 669618780.581159830093                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5246872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25861000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 210822268250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11539622851500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33412.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40052.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2199333.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4192136760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2228173530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18790866360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13691861640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39585889200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115792482990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      95057808960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       289339219440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.973757                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 242056023500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16745300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 242675937500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4193350560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2228814885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18796849680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13696711020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39585889200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115782950310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      95065836480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       289350402135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.996057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 242078098000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16745300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 242653863000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    501477261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31779916                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31779916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31779916                       # number of overall hits
system.cpu.icache.overall_hits::total        31779916                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          451                       # number of overall misses
system.cpu.icache.overall_misses::total           451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45314000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45314000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45314000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45314000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31780367                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31780367                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31780367                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31780367                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100474.501109                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100474.501109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100474.501109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100474.501109                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          139                       # number of writebacks
system.cpu.icache.writebacks::total               139                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44412000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44412000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98474.501109                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98474.501109                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98474.501109                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98474.501109                       # average overall mshr miss latency
system.cpu.icache.replacements                    139                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31779916                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31779916                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45314000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45314000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31780367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31780367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100474.501109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100474.501109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44412000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98474.501109                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98474.501109                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           271.328398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31780367                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          70466.445676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   271.328398                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.529938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.529938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31780818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31780818                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81022483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81022483                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81022524                       # number of overall hits
system.cpu.dcache.overall_hits::total        81022524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5357960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5357960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5357990                       # number of overall misses
system.cpu.dcache.overall_misses::total       5357990                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 637801140000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 637801140000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 637801140000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 637801140000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380514                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380514                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 119038.055529                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 119038.055529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 119037.389021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 119037.389021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2679334                       # number of writebacks
system.cpu.dcache.writebacks::total           2679334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630406                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630406                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2727554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2727554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2727573                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2727573                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 311644326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 311644326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 311646265000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 311646265000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031576                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031576                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114257.802412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114257.802412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114257.717392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114257.717392                       # average overall mshr miss latency
system.cpu.dcache.replacements                2727061                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1949688                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1949688                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        94162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         94162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4077207000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4077207000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43299.919288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43299.919288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        94112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        94112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3885497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3885497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.046046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41285.882778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41285.882778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79072795                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79072795                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5263798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5263798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 633723933000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 633723933000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120392.905085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120392.905085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630356                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630356                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2633442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2633442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 307758829000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 307758829000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116865.618836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116865.618836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            41                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.422535                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.422535                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1939000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1939000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.267606                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.267606                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102052.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102052.631579                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.441174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2727573                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.705013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.441174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          458                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89108155                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89108155                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 501477261000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
