// Seed: 1643007474
module module_0 #(
    parameter id_6 = 32'd37
) (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  wor   id_3
    , _id_6,
    output uwire id_4
);
  wire [id_6 : 1] id_7;
  assign module_1.id_5 = 0;
  always repeat (id_3) @(posedge -1'b0);
endmodule
module module_1 #(
    parameter id_4 = 32'd68,
    parameter id_5 = 32'd67
) (
    output uwire id_0,
    output supply0 id_1,
    input tri id_2,
    output tri id_3,
    input uwire _id_4,
    output uwire _id_5,
    input wor id_6
);
  string id_8 = "";
  parameter [id_4 : 1] id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_2,
      id_3
  );
  parameter id_10 = id_9;
  parameter id_11 = id_9.id_10;
  logic [{  id_5  !=  1  ,  -1  } : -1] id_12;
  ;
endmodule
