Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 19:27:37 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_iodelay_if_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of sys_top_iodelay_if_0_2 (ENCLab:user:iodelay_if:1.0.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'sys_top_iodelay_if_0_2'. These changes may impact your design.


-Upgraded port 'iodly_00__tap' width 9 differs from original width 8

-Upgraded port 'iodly_00__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_01__tap' width 9 differs from original width 8

-Upgraded port 'iodly_01__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_02__tap' width 9 differs from original width 8

-Upgraded port 'iodly_02__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_03__tap' width 9 differs from original width 8

-Upgraded port 'iodly_03__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_04__tap' width 9 differs from original width 8

-Upgraded port 'iodly_04__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_05__tap' width 9 differs from original width 8

-Upgraded port 'iodly_05__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_06__tap' width 9 differs from original width 8

-Upgraded port 'iodly_06__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_07__tap' width 9 differs from original width 8

-Upgraded port 'iodly_07__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_08__tap' width 9 differs from original width 8

-Upgraded port 'iodly_08__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_09__tap' width 9 differs from original width 8

-Upgraded port 'iodly_09__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_10__tap' width 9 differs from original width 8

-Upgraded port 'iodly_10__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_11__tap' width 9 differs from original width 8

-Upgraded port 'iodly_11__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_12__tap' width 9 differs from original width 8

-Upgraded port 'iodly_12__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_13__tap' width 9 differs from original width 8

-Upgraded port 'iodly_13__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_14__tap' width 9 differs from original width 8

-Upgraded port 'iodly_14__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_15__tap' width 9 differs from original width 8

-Upgraded port 'iodly_15__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_16__tap' width 9 differs from original width 8

-Upgraded port 'iodly_16__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_17__tap' width 9 differs from original width 8

-Upgraded port 'iodly_17__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_18__tap' width 9 differs from original width 8

-Upgraded port 'iodly_18__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_19__tap' width 9 differs from original width 8

-Upgraded port 'iodly_19__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_20__tap' width 9 differs from original width 8

-Upgraded port 'iodly_20__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_21__tap' width 9 differs from original width 8

-Upgraded port 'iodly_21__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_22__tap' width 9 differs from original width 8

-Upgraded port 'iodly_22__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_23__tap' width 9 differs from original width 8

-Upgraded port 'iodly_23__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_24__tap' width 9 differs from original width 8

-Upgraded port 'iodly_24__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_25__tap' width 9 differs from original width 8

-Upgraded port 'iodly_25__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_26__tap' width 9 differs from original width 8

-Upgraded port 'iodly_26__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_27__tap' width 9 differs from original width 8

-Upgraded port 'iodly_27__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_28__tap' width 9 differs from original width 8

-Upgraded port 'iodly_28__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_29__tap' width 9 differs from original width 8

-Upgraded port 'iodly_29__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_30__tap' width 9 differs from original width 8

-Upgraded port 'iodly_30__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_31__tap' width 9 differs from original width 8

-Upgraded port 'iodly_31__tap_load' width 2 differs from original width 1







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 19:27:37 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_iodelay_if_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of sys_top_iodelay_if_0_0 (ENCLab:user:iodelay_if:1.0.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'sys_top_iodelay_if_0_0'. These changes may impact your design.


-Upgraded port 'iodly_00__tap' width 9 differs from original width 8

-Upgraded port 'iodly_00__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_01__tap' width 9 differs from original width 8

-Upgraded port 'iodly_01__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_02__tap' width 9 differs from original width 8

-Upgraded port 'iodly_02__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_03__tap' width 9 differs from original width 8

-Upgraded port 'iodly_03__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_04__tap' width 9 differs from original width 8

-Upgraded port 'iodly_04__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_05__tap' width 9 differs from original width 8

-Upgraded port 'iodly_05__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_06__tap' width 9 differs from original width 8

-Upgraded port 'iodly_06__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_07__tap' width 9 differs from original width 8

-Upgraded port 'iodly_07__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_08__tap' width 9 differs from original width 8

-Upgraded port 'iodly_08__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_09__tap' width 9 differs from original width 8

-Upgraded port 'iodly_09__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_10__tap' width 9 differs from original width 8

-Upgraded port 'iodly_10__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_11__tap' width 9 differs from original width 8

-Upgraded port 'iodly_11__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_12__tap' width 9 differs from original width 8

-Upgraded port 'iodly_12__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_13__tap' width 9 differs from original width 8

-Upgraded port 'iodly_13__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_14__tap' width 9 differs from original width 8

-Upgraded port 'iodly_14__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_15__tap' width 9 differs from original width 8

-Upgraded port 'iodly_15__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_16__tap' width 9 differs from original width 8

-Upgraded port 'iodly_16__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_17__tap' width 9 differs from original width 8

-Upgraded port 'iodly_17__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_18__tap' width 9 differs from original width 8

-Upgraded port 'iodly_18__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_19__tap' width 9 differs from original width 8

-Upgraded port 'iodly_19__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_20__tap' width 9 differs from original width 8

-Upgraded port 'iodly_20__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_21__tap' width 9 differs from original width 8

-Upgraded port 'iodly_21__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_22__tap' width 9 differs from original width 8

-Upgraded port 'iodly_22__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_23__tap' width 9 differs from original width 8

-Upgraded port 'iodly_23__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_24__tap' width 9 differs from original width 8

-Upgraded port 'iodly_24__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_25__tap' width 9 differs from original width 8

-Upgraded port 'iodly_25__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_26__tap' width 9 differs from original width 8

-Upgraded port 'iodly_26__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_27__tap' width 9 differs from original width 8

-Upgraded port 'iodly_27__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_28__tap' width 9 differs from original width 8

-Upgraded port 'iodly_28__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_29__tap' width 9 differs from original width 8

-Upgraded port 'iodly_29__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_30__tap' width 9 differs from original width 8

-Upgraded port 'iodly_30__tap_load' width 2 differs from original width 1

-Upgraded port 'iodly_31__tap' width 9 differs from original width 8

-Upgraded port 'iodly_31__tap_load' width 2 differs from original width 1







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 19:22:05 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of sys_top_v2nfc_2_0 (enclab:user:v2nfc:1.4.1) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'sys_top_v2nfc_2_0'. These changes may impact your design.


-Upgraded port 'iDQ0IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ0IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ1IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ1IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ2IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ2IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ3IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ3IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ4IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ4IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ5IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ5IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ6IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ6IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ7IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ7IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQSIDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQSIDelayTapLoad' width 2 differs from original width 1







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 19:22:05 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of sys_top_v2nfc_0_2 (enclab:user:v2nfc:1.4.1) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'sys_top_v2nfc_0_2'. These changes may impact your design.


-Upgraded port 'iDQ0IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ0IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ1IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ1IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ2IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ2IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ3IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ3IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ4IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ4IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ5IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ5IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ6IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ6IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ7IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ7IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQSIDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQSIDelayTapLoad' width 2 differs from original width 1







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 19:22:05 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of sys_top_v2nfc_0_1 (enclab:user:v2nfc:1.4.1) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'sys_top_v2nfc_0_1'. These changes may impact your design.


-Upgraded port 'iDQ0IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ0IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ1IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ1IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ2IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ2IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ3IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ3IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ4IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ4IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ5IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ5IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ6IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ6IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ7IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ7IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQSIDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQSIDelayTapLoad' width 2 differs from original width 1







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 19:22:05 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of sys_top_v2nfc_0_0 (enclab:user:v2nfc:1.4.1) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'sys_top_v2nfc_0_0'. These changes may impact your design.


-Upgraded port 'iDQ0IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ0IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ1IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ1IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ2IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ2IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ3IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ3IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ4IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ4IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ5IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ5IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ6IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ6IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQ7IDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQ7IDelayTapLoad' width 2 differs from original width 1

-Upgraded port 'iDQSIDelayTap' width 9 differs from original width 8

-Upgraded port 'iDQSIDelayTapLoad' width 2 differs from original width 1







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 17:51:24 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_2_0'

1. Summary
----------

SUCCESS in the upgrade of sys_top_v2nfc_2_0 (enclab:user:v2nfc:1.4.1) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 17:51:24 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_2'

1. Summary
----------

SUCCESS in the upgrade of sys_top_v2nfc_0_2 (enclab:user:v2nfc:1.4.1) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 17:51:24 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_1'

1. Summary
----------

SUCCESS in the upgrade of sys_top_v2nfc_0_1 (enclab:user:v2nfc:1.4.1) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 17:51:24 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_0'

1. Summary
----------

SUCCESS in the upgrade of sys_top_v2nfc_0_0 (enclab:user:v2nfc:1.4.1) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 17:09:47 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_2_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_v2nfc_2_0 (enclab:user:v2nfc:1.4.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 17:09:47 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_2'

1. Summary
----------

SUCCESS in the conversion of sys_top_v2nfc_0_2 (enclab:user:v2nfc:1.4.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 17:09:47 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_1'

1. Summary
----------

SUCCESS in the conversion of sys_top_v2nfc_0_1 (enclab:user:v2nfc:1.4.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 17:09:47 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_v2nfc_0_0 (enclab:user:v2nfc:1.4.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:56:25 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_bch_skes_256B_21B_13b_0_0'

1. Summary
----------

SUCCESS in the upgrade of sys_top_bch_skes_256B_21B_13b_0_0 (enclab:user:bch_skes_256B_21B_13b:1.0.2) from (Rev. 1) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_2_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_v2nfc_2_0 (enclab:user:v2nfc:1.4.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_2'

1. Summary
----------

SUCCESS in the conversion of sys_top_v2nfc_0_2 (enclab:user:v2nfc:1.4.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_1'

1. Summary
----------

SUCCESS in the conversion of sys_top_v2nfc_0_1 (enclab:user:v2nfc:1.4.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_v2nfc_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_v2nfc_0_0 (enclab:user:v2nfc:1.4.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_t4nfc_hlper_3_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_t4nfc_hlper_3_0 (enclab:user:t4nfc_hlper:1.0.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_t4nfc_hlper_2_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_t4nfc_hlper_2_0 (enclab:user:t4nfc_hlper:1.0.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_t4nfc_hlper_1_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_t4nfc_hlper_1_0 (enclab:user:t4nfc_hlper:1.0.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_t4nfc_hlper_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_t4nfc_hlper_0_0 (enclab:user:t4nfc_hlper:1.0.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_proc_sys_reset_2_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_proc_sys_reset_2_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_proc_sys_reset_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_pll_bank13_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of sys_top_pll_bank13_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'sys_top_pll_bank13_0'.


-Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)


4. Connection Warnings
----------------------

Detected external port differences while upgrading 'sys_top_pll_bank13_0'. These changes may impact your design.


-Upgrade has added port 'locked'

-Upgrade has added port 'reset'


5. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'sys_top_pll_bank13_0'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name sys_top_pll_bank13_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {149.99} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFH} \
  CONFIG.CLKOUT1_JITTER {135.777} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {107.401} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {133.333} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {119.459} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {100.585} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {sys_top_pll_bank13_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {15.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {15.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {66.667} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Global_buffer} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} " [get_ips sys_top_pll_bank13_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_pll_bank12_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of sys_top_pll_bank12_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'sys_top_pll_bank12_0'.


-Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)


4. Connection Warnings
----------------------

Detected external port differences while upgrading 'sys_top_pll_bank12_0'. These changes may impact your design.


-Upgrade has added port 'locked'

-Upgrade has added port 'reset'


5. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'sys_top_pll_bank12_0'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name sys_top_pll_bank12_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {149.99} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFH} \
  CONFIG.CLKOUT1_JITTER {93.983} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {113.762} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {133.333} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {119.459} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {100.585} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {sys_top_pll_bank12_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {Min_O_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {HIGH} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {23.750} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {15.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {11.875} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {66.667} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {No_buffer} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} " [get_ips sys_top_pll_bank12_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_pll_bank11_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of sys_top_pll_bank11_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLKOUT3_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'sys_top_pll_bank11_0'

An attempt to modify the value of disabled parameter 'CLKOUT4_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'sys_top_pll_bank11_0'

An attempt to modify the value of disabled parameter 'CLKOUT5_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'sys_top_pll_bank11_0'

An attempt to modify the value of disabled parameter 'CLKOUT6_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'sys_top_pll_bank11_0'

An attempt to modify the value of disabled parameter 'CLKOUT7_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'sys_top_pll_bank11_0'

An attempt to modify the value of disabled parameter 'MMCM_COMPENSATION' from 'AUTO' to 'ZHOLD' has been ignored for IP 'sys_top_pll_bank11_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name sys_top_pll_bank11_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {149.99} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {106.032} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {122.499} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {133.333} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {99.160} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {122.499} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {sys_top_pll_bank11_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {Min_O_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {HIGH} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {21.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {15.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.500} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {7} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {66.667} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {No_buffer} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} " [get_ips sys_top_pll_bank11_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_iodelay_if_0_2'

1. Summary
----------

SUCCESS in the conversion of sys_top_iodelay_if_0_2 (ENCLab:user:iodelay_if:1.0.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_iodelay_if_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_iodelay_if_0_0 (ENCLab:user:iodelay_if:1.0.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_hpic_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_hpic_0_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 20)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_gpic_1_1'

1. Summary
----------

SUCCESS in the conversion of sys_top_gpic_1_1 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 20)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_gpic_1_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_gpic_1_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 20)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_gpic_0_sub_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_gpic_0_sub_0_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 20)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_gpic_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_gpic_0_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 20)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_blk_mem_gen_3_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_blk_mem_gen_3_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_blk_mem_gen_2_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_blk_mem_gen_2_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_blk_mem_gen_1_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_blk_mem_gen_1_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_bch_sccs_256B_21B_13b_3_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_bch_sccs_256B_21B_13b_3_0 (enclab:user:bch_sccs_256B_21B_13b:1.0.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_bch_sccs_256B_21B_13b_2_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_bch_sccs_256B_21B_13b_2_0 (enclab:user:bch_sccs_256B_21B_13b:1.0.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_bch_sccs_256B_21B_13b_1_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_bch_sccs_256B_21B_13b_1_0 (enclab:user:bch_sccs_256B_21B_13b:1.0.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_bch_sccs_256B_21B_13b_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_bch_sccs_256B_21B_13b_0_0 (enclab:user:bch_sccs_256B_21B_13b:1.0.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_axi_bram_ctrl_3_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_axi_bram_ctrl_3_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 1)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_axi_bram_ctrl_2_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_axi_bram_ctrl_2_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 1)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_axi_bram_ctrl_1_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_axi_bram_ctrl_1_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 1)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 22 16:21:42 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu17eg-ffvc1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 1)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep  3 11:36:08 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z045ffg900-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_nvme_ctrl_0_0'

1. Summary
----------

SUCCESS in the upgrade of sys_top_nvme_ctrl_0_0 (enclab:user:nvme_ctrl:1.1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep  3 11:17:21 2021
| Host         : DESKTOP-KFMNFE2 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z045ffg900-3
------------------------------------------------------------------------------------

Upgrade Log for IP 'sys_top_nvme_ctrl_0_0'

1. Summary
----------

SUCCESS in the conversion of sys_top_nvme_ctrl_0_0 (enclab:user:nvme_ctrl:1.1.0 (Rev. 1)) to Vivado generation flows.

