m255
K4
z2
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/bin
valsu
!s110 1753370834
!i10b 1
!s100 @`6iWneV4F3Y4[@MPg_<^1
IRZA^b24A7?bFRN34>JU@f3
R0
w1753367037
8E:/Projects/Verilog/Assignments/Assignments/Assignment4/Q1/code.v
FE:/Projects/Verilog/Assignments/Assignments/Assignment4/Q1/code.v
!i122 0
L0 1 213
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 OL;L;2021.1;73
r1
!s85 0
31
!s108 1753370834.000000
!s107 E:/Projects/Verilog/Assignments/Assignments/Assignment4/Q1/code.v|
!s90 E:/Projects/Verilog/Assignments/Assignments/Assignment4/Q1/code.v|-work|work|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z4 tCvgOpt 0
vAPB_SLAVE
!s110 1757076600
!i10b 1
!s100 LK;<dU2azRe;hkf5RlT^:0
IgB0MeQVGEnVA:cMZNk8J12
R0
w1757076088
8E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v
FE:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v
!i122 120
L0 1 106
R1
R2
r1
!s85 0
31
!s108 1757076600.000000
!s107 E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v|
!s90 E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v|-work|work|
!i113 0
R3
R4
n@a@p@b_@s@l@a@v@e
vbmux
Z5 !s110 1754261217
!i10b 1
!s100 ?<UAE=Y=9HZhdVo56bN[N1
IaUQGSPI9YUFk6OHZO=07@2
R0
w1754258341
8E:/Projects/Verilog/Projects/Project1/bmux.v
FE:/Projects/Verilog/Projects/Project1/bmux.v
!i122 92
L0 1 13
R1
R2
r1
!s85 0
31
Z6 !s108 1754261217.000000
!s107 E:/Projects/Verilog/Projects/Project1/bmux.v|
!s90 E:/Projects/Verilog/Projects/Project1/bmux.v|-work|work|
!i113 0
R3
R4
vcarrycasecade
R5
!i10b 1
!s100 :nC9MKl8>YiW6SD5X5PYT1
IPek_F8VzafEPeamlm]F`R2
R0
w1754258377
8E:/Projects/Verilog/Projects/Project1/carrycasecade.v
FE:/Projects/Verilog/Projects/Project1/carrycasecade.v
!i122 93
L0 1 10
R1
R2
r1
!s85 0
31
R6
!s107 E:/Projects/Verilog/Projects/Project1/carrycasecade.v|
!s90 E:/Projects/Verilog/Projects/Project1/carrycasecade.v|-work|work|
!i113 0
R3
R4
vdsp
!s110 1753383555
!i10b 1
!s100 @62iFUdmZ<?Bi4e<Z[ebf3
I<nV8CRJVA4d>]15;TIBSO3
R0
w1753381421
8E:/Projects/Verilog/Assignments/Assignments/Assignment4/Q2/code.v
FE:/Projects/Verilog/Assignments/Assignments/Assignment4/Q2/code.v
!i122 3
L0 1 52
R1
R2
r1
!s85 0
31
!s108 1753383555.000000
!s107 E:/Projects/Verilog/Assignments/Assignments/Assignment4/Q2/code.v|
!s90 E:/Projects/Verilog/Assignments/Assignments/Assignment4/Q2/code.v|-work|work|
!i113 0
R3
R4
vlfsr
!s110 1753396966
!i10b 1
!s100 k3KOdzPgoiIiJ@J@kFoDf0
IToM=CUBCkl<LfA28zRNY>2
R0
w1753396840
8E:/Projects/Verilog/Assignments/EXTRA/Assignment4E/Q1/code.v
FE:/Projects/Verilog/Assignments/EXTRA/Assignment4E/Q1/code.v
!i122 7
L0 1 19
R1
R2
r1
!s85 0
31
!s108 1753396966.000000
!s107 E:/Projects/Verilog/Assignments/EXTRA/Assignment4E/Q1/code.v|
!s90 E:/Projects/Verilog/Assignments/EXTRA/Assignment4E/Q1/code.v|-work|work|
!i113 0
R3
R4
vmaindsp48a1
Z7 !s110 1754261218
!i10b 1
!s100 a`@ijIU9Z=a]nlE]1igWz2
I5IFO<c??d>AdQ4J7;gcjA0
R0
w1754260798
8E:/Projects/Verilog/Projects/Project1/maindsp48a1.v
FE:/Projects/Verilog/Projects/Project1/maindsp48a1.v
!i122 94
L0 1 168
R1
R2
r1
!s85 0
31
Z8 !s108 1754261218.000000
!s107 E:/Projects/Verilog/Projects/Project1/maindsp48a1.v|
!s90 E:/Projects/Verilog/Projects/Project1/maindsp48a1.v|-work|work|
!i113 0
R3
R4
vmultiplier
R7
!i10b 1
!s100 2BP19Q`S_7__l_lUR@ZUd0
IX[WPK=TXCgGH`kG9<4N;R1
R0
w1754261209
8E:/Projects/Verilog/Projects/Project1/multiplier.v
FE:/Projects/Verilog/Projects/Project1/multiplier.v
!i122 95
L0 1 12
R1
R2
r1
!s85 0
31
R8
!s107 E:/Projects/Verilog/Projects/Project1/multiplier.v|
!s90 E:/Projects/Verilog/Projects/Project1/multiplier.v|-work|work|
!i113 0
R3
R4
vmux4x1
Z9 !s110 1754261219
!i10b 1
!s100 dH8alTZZdIO:BPDDf^GB>0
Im4EOK:=Z<[d:EAHWlJ4NY0
R0
w1754255522
8E:/Projects/Verilog/Projects/Project1/mux4x1.v
FE:/Projects/Verilog/Projects/Project1/mux4x1.v
!i122 99
Z10 L0 1 14
R1
R2
r1
!s85 0
31
Z11 !s108 1754261219.000000
!s107 E:/Projects/Verilog/Projects/Project1/mux4x1.v|
!s90 E:/Projects/Verilog/Projects/Project1/mux4x1.v|-work|work|
!i113 0
R3
R4
vmux_reg_async
R7
!i10b 1
!s100 A1?;J9ScPO6@GUeF:mP_`3
IlXGnA>]YZJ4V80_22>>>g2
R0
w1754254749
8E:/Projects/Verilog/Projects/Project1/mux_reg_async.v
FE:/Projects/Verilog/Projects/Project1/mux_reg_async.v
!i122 97
L0 2 25
R1
R2
r1
!s85 0
31
R8
!s107 E:/Projects/Verilog/Projects/Project1/mux_reg_async.v|
!s90 E:/Projects/Verilog/Projects/Project1/mux_reg_async.v|-work|work|
!i113 0
R3
R4
vmux_reg_operation
R7
!i10b 1
!s100 QFIVH]f_dL7H5Qhf^MKk>0
I6gHeeEGIh:gbOiHBoGNQL0
R0
w1754243312
8E:/Projects/Verilog/Projects/Project1/mux_reg.v
FE:/Projects/Verilog/Projects/Project1/mux_reg.v
!i122 96
L0 1 24
R1
R2
r1
!s85 0
31
R8
!s107 E:/Projects/Verilog/Projects/Project1/mux_reg.v|
!s90 E:/Projects/Verilog/Projects/Project1/mux_reg.v|-work|work|
!i113 0
R3
R4
vmux_reg_sync
R7
!i10b 1
!s100 AZzNPUN35_`7ZokjL400C1
Io2]n6JYlETaDkKaGX>cXT3
R0
w1754258252
8E:/Projects/Verilog/Projects/Project1/mux_reg_sync.v
FE:/Projects/Verilog/Projects/Project1/mux_reg_sync.v
!i122 98
L0 1 26
R1
R2
r1
!s85 0
31
R8
!s107 E:/Projects/Verilog/Projects/Project1/mux_reg_sync.v|
!s90 E:/Projects/Verilog/Projects/Project1/mux_reg_sync.v|-work|work|
!i113 0
R3
R4
vpost_adder
R9
!i10b 1
!s100 @NC[0cgUVOWg:]O<iz2d;0
IJYPGLL5?^ZS2RWMVUN0hi3
R0
w1754255345
8E:/Projects/Verilog/Projects/Project1/post_adder.v
FE:/Projects/Verilog/Projects/Project1/post_adder.v
!i122 100
R10
R1
R2
r1
!s85 0
31
R11
!s107 E:/Projects/Verilog/Projects/Project1/post_adder.v|
!s90 E:/Projects/Verilog/Projects/Project1/post_adder.v|-work|work|
!i113 0
R3
R4
vpre_adder
R9
!i10b 1
!s100 @;E]E08Sd@_cALjoLhlKC2
I^[C0IK5So0N9EJ7fbb9Y:0
R0
w1754258185
8E:/Projects/Verilog/Projects/Project1/pre_adder.v
FE:/Projects/Verilog/Projects/Project1/pre_adder.v
!i122 101
R10
R1
R2
r1
!s85 0
31
R11
!s107 E:/Projects/Verilog/Projects/Project1/pre_adder.v|
!s90 E:/Projects/Verilog/Projects/Project1/pre_adder.v|-work|work|
!i113 0
R3
R4
vSINGLE_PORT_RAM
Z12 !s110 1754418432
!i10b 1
!s100 ;Jj_BGGIhEm0Y061kXDQ43
IgzZB]gLhA92;oH;[<S5kH3
R0
w1754417236
8E:/Projects/Verilog/Projects/Project2/SINGLE_PORT_RAM.v
FE:/Projects/Verilog/Projects/Project2/SINGLE_PORT_RAM.v
!i122 108
L0 1 65
R1
R2
r1
!s85 0
31
Z13 !s108 1754418432.000000
!s107 E:/Projects/Verilog/Projects/Project2/SINGLE_PORT_RAM.v|
!s90 E:/Projects/Verilog/Projects/Project2/SINGLE_PORT_RAM.v|-work|work|
!i113 0
R3
R4
n@s@i@n@g@l@e_@p@o@r@t_@r@a@m
vspi_ram
Z14 !s110 1755543903
!i10b 1
!s100 mzI5k6f0z:OkO5CQJV=[g2
I``DbIW>T=i0:jgo8IM4V12
R0
w1755472951
8E:/Projects/Verilog/Projects/SPI_SPR_Async/spi_ram.v
FE:/Projects/Verilog/Projects/SPI_SPR_Async/spi_ram.v
!i122 118
L0 1 32
R1
R2
r1
!s85 0
31
Z15 !s108 1755543903.000000
!s107 E:/Projects/Verilog/Projects/SPI_SPR_Async/spi_ram.v|
!s90 E:/Projects/Verilog/Projects/SPI_SPR_Async/spi_ram.v|-work|work|
!i113 0
R3
R4
vSPI_Slave
R12
!i10b 1
!s100 GL=5aQ;BEoICfPA8``k313
INT3TUkJMgAT:<eQ[zA=a93
R0
w1754417239
8E:/Projects/Verilog/Projects/Project2/SPI_Slave.v
FE:/Projects/Verilog/Projects/Project2/SPI_Slave.v
!i122 109
L0 1 147
R1
R2
r1
!s85 0
31
R13
!s107 E:/Projects/Verilog/Projects/Project2/SPI_Slave.v|
!s90 E:/Projects/Verilog/Projects/Project2/SPI_Slave.v|-work|work|
!i113 0
R3
R4
n@s@p@i_@slave
vSPI_SLAVE_WITH_SINGLE_PORT_RAM
R12
!i10b 1
!s100 5zoi[OLO_U5YAFUEnFJd01
IoGAd82<EffP746WK@5oDB0
R0
w1754417244
8E:/Projects/Verilog/Projects/Project2/SPI_SLAVE_WITH_SINGLE_PORT_RAM.v
FE:/Projects/Verilog/Projects/Project2/SPI_SLAVE_WITH_SINGLE_PORT_RAM.v
!i122 110
L0 1 42
R1
R2
r1
!s85 0
31
R13
!s107 E:/Projects/Verilog/Projects/Project2/SPI_SLAVE_WITH_SINGLE_PORT_RAM.v|
!s90 E:/Projects/Verilog/Projects/Project2/SPI_SLAVE_WITH_SINGLE_PORT_RAM.v|-work|work|
!i113 0
R3
R4
n@s@p@i_@s@l@a@v@e_@w@i@t@h_@s@i@n@g@l@e_@p@o@r@t_@r@a@m
vspi_slve
R14
!i10b 1
!s100 C;UEh4`7jYTIWf4UVW7i10
IojYWB<I6DGGGb5Un[a>oo3
R0
w1755543392
8E:/Projects/Verilog/Projects/SPI_SPR_Async/SPI_Slave.v
FE:/Projects/Verilog/Projects/SPI_SPR_Async/SPI_Slave.v
!i122 119
L0 1 166
R1
R2
r1
!s85 0
31
R15
!s107 E:/Projects/Verilog/Projects/SPI_SPR_Async/SPI_Slave.v|
!s90 E:/Projects/Verilog/Projects/SPI_SPR_Async/SPI_Slave.v|-work|work|
!i113 0
R3
R4
vspr_sync
!s110 1755543902
!i10b 1
!s100 G1d;PgePYO6QKWi[9