

================================================================
== Vivado HLS Report for 'duplicateMat'
================================================================
* Date:           Wed Mar 18 11:35:30 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    58144|    58144| 2.907 ms | 2.907 ms |  58142|  58142| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                           |                        |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |          Instance         |         Module         |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +---------------------------+------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |xFDuplicate_U0             |xFDuplicate             |    43741|    43741|  2.187 ms | 2.187 ms |  43741|  43741|   none  |
        |duplicateMat_Loop_Re_1_U0  |duplicateMat_Loop_Re_1  |      721|    58141| 36.050 us | 2.907 ms |    721|  58141|   none  |
        |duplicateMat_Loop_2_1_U0   |duplicateMat_Loop_2_1   |    58141|    58141|  2.907 ms | 2.907 ms |  58141|  58141|   none  |
        |duplicateMat_Block_1_U0    |duplicateMat_Block_1    |        0|        0|    0 ns   |   0 ns   |      0|      0|   none  |
        +---------------------------+------------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      25|    152|    -|
|Instance         |        -|      -|     138|    621|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     169|    841|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------+------------------------+---------+-------+----+-----+-----+
    |duplicateMat_Block_1_U0    |duplicateMat_Block_1    |        0|      0|   2|   20|    0|
    |duplicateMat_Loop_2_1_U0   |duplicateMat_Loop_2_1   |        0|      0|  37|  217|    0|
    |duplicateMat_Loop_Re_1_U0  |duplicateMat_Loop_Re_1  |        0|      0|  46|  202|    0|
    |xFDuplicate_U0             |xFDuplicate             |        0|      0|  53|  182|    0|
    +---------------------------+------------------------+---------+-------+----+-----+-----+
    |Total                      |                        |        0|      0| 138|  621|    0|
    +---------------------------+------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |dst1_V_V_U                 |        0|  5|   0|    -|     2|   24|       48|
    |dst_V_V_U                  |        0|  5|   0|    -|     2|   24|       48|
    |p_src_cols_load10_loc_2_U  |        0|  5|   0|    -|     2|   10|       20|
    |p_src_cols_load10_loc_U    |        0|  5|   0|    -|     2|   10|       20|
    |src_V_V_U                  |        0|  5|   0|    -|     2|   24|       48|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |Total                      |        0| 25|   0|    0|    10|   92|      184|
    +---------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |duplicateMat_Block_1_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |duplicateMat_Loop_Re_1_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                               |    and   |      0|  0|   2|           1|           1|
    |duplicateMat_Block_1_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |duplicateMat_Loop_Re_1_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_duplicateMat_Block_1_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_duplicateMat_Loop_Re_1_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  32|          10|           8|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_duplicateMat_Block_1_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready  |   9|          2|    1|          2|
    |duplicateMat_Block_1_U0_ap_ready_count          |   9|          2|    2|          4|
    |duplicateMat_Loop_Re_1_U0_ap_ready_count        |   9|          2|    2|          4|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  36|          8|    6|         12|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_duplicateMat_Block_1_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready  |  1|   0|    1|          0|
    |duplicateMat_Block_1_U0_ap_ready_count          |  2|   0|    2|          0|
    |duplicateMat_Loop_Re_1_U0_ap_ready_count        |  2|   0|    2|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  6|   0|    6|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|p_src_data_V_dout     |  in |   24|   ap_fifo  |  p_src_data_V |    pointer   |
|p_src_data_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_V |    pointer   |
|p_src_data_V_read     | out |    1|   ap_fifo  |  p_src_data_V |    pointer   |
|p_dst1_data_V_din     | out |   24|   ap_fifo  | p_dst1_data_V |    pointer   |
|p_dst1_data_V_full_n  |  in |    1|   ap_fifo  | p_dst1_data_V |    pointer   |
|p_dst1_data_V_write   | out |    1|   ap_fifo  | p_dst1_data_V |    pointer   |
|p_dst2_data_V_din     | out |   24|   ap_fifo  | p_dst2_data_V |    pointer   |
|p_dst2_data_V_full_n  |  in |    1|   ap_fifo  | p_dst2_data_V |    pointer   |
|p_dst2_data_V_write   | out |    1|   ap_fifo  | p_dst2_data_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_done               | out |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  duplicateMat | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  duplicateMat | return value |
+----------------------+-----+-----+------------+---------------+--------------+

