# 32 bit Microprocessor without Interlocked Pipeline Stages (MIPS) Single cycle
The RTL Design of 32 bit MIPS architecture for a single cycle operation.
