
HumidSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004100  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08004240  08004240  00014240  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080044d8  080044d8  000144d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080044dc  080044dc  000144dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001d4  20000000  080044e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d4  200001d4  080046b4  000201d4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200002a8  080046b4  000202a8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bc4a  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000019f0  00000000  00000000  0002be47  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000022ae  00000000  00000000  0002d837  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000460  00000000  00000000  0002fae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000007b0  00000000  00000000  0002ff48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003266  00000000  00000000  000306f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001ef2  00000000  00000000  0003395e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00035850  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001458  00000000  00000000  000358cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001d4 	.word	0x200001d4
 800015c:	00000000 	.word	0x00000000
 8000160:	08004228 	.word	0x08004228

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001d8 	.word	0x200001d8
 800017c:	08004228 	.word	0x08004228

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ce:	f1a4 0401 	sub.w	r4, r4, #1
 80002d2:	d1e9      	bne.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f092 0f00 	teq	r2, #0
 800047a:	bf14      	ite	ne
 800047c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e720      	b.n	80002d4 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aedc 	beq.w	8000282 <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6c1      	b.n	8000282 <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__aeabi_dmul>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000506:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800050a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800050e:	bf1d      	ittte	ne
 8000510:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000514:	ea94 0f0c 	teqne	r4, ip
 8000518:	ea95 0f0c 	teqne	r5, ip
 800051c:	f000 f8de 	bleq	80006dc <__aeabi_dmul+0x1dc>
 8000520:	442c      	add	r4, r5
 8000522:	ea81 0603 	eor.w	r6, r1, r3
 8000526:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800052a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800052e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000532:	bf18      	it	ne
 8000534:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000538:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800053c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000540:	d038      	beq.n	80005b4 <__aeabi_dmul+0xb4>
 8000542:	fba0 ce02 	umull	ip, lr, r0, r2
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800054e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000552:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000556:	f04f 0600 	mov.w	r6, #0
 800055a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800055e:	f09c 0f00 	teq	ip, #0
 8000562:	bf18      	it	ne
 8000564:	f04e 0e01 	orrne.w	lr, lr, #1
 8000568:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800056c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000570:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000574:	d204      	bcs.n	8000580 <__aeabi_dmul+0x80>
 8000576:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800057a:	416d      	adcs	r5, r5
 800057c:	eb46 0606 	adc.w	r6, r6, r6
 8000580:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000584:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000588:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800058c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000590:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000594:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000598:	bf88      	it	hi
 800059a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800059e:	d81e      	bhi.n	80005de <__aeabi_dmul+0xde>
 80005a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005a4:	bf08      	it	eq
 80005a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005aa:	f150 0000 	adcs.w	r0, r0, #0
 80005ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005b2:	bd70      	pop	{r4, r5, r6, pc}
 80005b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b8:	ea46 0101 	orr.w	r1, r6, r1
 80005bc:	ea40 0002 	orr.w	r0, r0, r2
 80005c0:	ea81 0103 	eor.w	r1, r1, r3
 80005c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c8:	bfc2      	ittt	gt
 80005ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005d2:	bd70      	popgt	{r4, r5, r6, pc}
 80005d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d8:	f04f 0e00 	mov.w	lr, #0
 80005dc:	3c01      	subs	r4, #1
 80005de:	f300 80ab 	bgt.w	8000738 <__aeabi_dmul+0x238>
 80005e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005e6:	bfde      	ittt	le
 80005e8:	2000      	movle	r0, #0
 80005ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd70      	pople	{r4, r5, r6, pc}
 80005f0:	f1c4 0400 	rsb	r4, r4, #0
 80005f4:	3c20      	subs	r4, #32
 80005f6:	da35      	bge.n	8000664 <__aeabi_dmul+0x164>
 80005f8:	340c      	adds	r4, #12
 80005fa:	dc1b      	bgt.n	8000634 <__aeabi_dmul+0x134>
 80005fc:	f104 0414 	add.w	r4, r4, #20
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f305 	lsl.w	r3, r0, r5
 8000608:	fa20 f004 	lsr.w	r0, r0, r4
 800060c:	fa01 f205 	lsl.w	r2, r1, r5
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000618:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800061c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000620:	fa21 f604 	lsr.w	r6, r1, r4
 8000624:	eb42 0106 	adc.w	r1, r2, r6
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 040c 	rsb	r4, r4, #12
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f304 	lsl.w	r3, r0, r4
 8000640:	fa20 f005 	lsr.w	r0, r0, r5
 8000644:	fa01 f204 	lsl.w	r2, r1, r4
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000650:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000654:	f141 0100 	adc.w	r1, r1, #0
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f205 	lsl.w	r2, r0, r5
 800066c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000670:	fa20 f304 	lsr.w	r3, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea43 0302 	orr.w	r3, r3, r2
 800067c:	fa21 f004 	lsr.w	r0, r1, r4
 8000680:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000684:	fa21 f204 	lsr.w	r2, r1, r4
 8000688:	ea20 0002 	bic.w	r0, r0, r2
 800068c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f094 0f00 	teq	r4, #0
 80006a0:	d10f      	bne.n	80006c2 <__aeabi_dmul+0x1c2>
 80006a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006a6:	0040      	lsls	r0, r0, #1
 80006a8:	eb41 0101 	adc.w	r1, r1, r1
 80006ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b0:	bf08      	it	eq
 80006b2:	3c01      	subeq	r4, #1
 80006b4:	d0f7      	beq.n	80006a6 <__aeabi_dmul+0x1a6>
 80006b6:	ea41 0106 	orr.w	r1, r1, r6
 80006ba:	f095 0f00 	teq	r5, #0
 80006be:	bf18      	it	ne
 80006c0:	4770      	bxne	lr
 80006c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006c6:	0052      	lsls	r2, r2, #1
 80006c8:	eb43 0303 	adc.w	r3, r3, r3
 80006cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d0:	bf08      	it	eq
 80006d2:	3d01      	subeq	r5, #1
 80006d4:	d0f7      	beq.n	80006c6 <__aeabi_dmul+0x1c6>
 80006d6:	ea43 0306 	orr.w	r3, r3, r6
 80006da:	4770      	bx	lr
 80006dc:	ea94 0f0c 	teq	r4, ip
 80006e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006e4:	bf18      	it	ne
 80006e6:	ea95 0f0c 	teqne	r5, ip
 80006ea:	d00c      	beq.n	8000706 <__aeabi_dmul+0x206>
 80006ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f0:	bf18      	it	ne
 80006f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f6:	d1d1      	bne.n	800069c <__aeabi_dmul+0x19c>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	bd70      	pop	{r4, r5, r6, pc}
 8000706:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070a:	bf06      	itte	eq
 800070c:	4610      	moveq	r0, r2
 800070e:	4619      	moveq	r1, r3
 8000710:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000714:	d019      	beq.n	800074a <__aeabi_dmul+0x24a>
 8000716:	ea94 0f0c 	teq	r4, ip
 800071a:	d102      	bne.n	8000722 <__aeabi_dmul+0x222>
 800071c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000720:	d113      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000722:	ea95 0f0c 	teq	r5, ip
 8000726:	d105      	bne.n	8000734 <__aeabi_dmul+0x234>
 8000728:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800072c:	bf1c      	itt	ne
 800072e:	4610      	movne	r0, r2
 8000730:	4619      	movne	r1, r3
 8000732:	d10a      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000734:	ea81 0103 	eor.w	r1, r1, r3
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000740:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	bd70      	pop	{r4, r5, r6, pc}
 800074a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800074e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000752:	bd70      	pop	{r4, r5, r6, pc}

08000754 <__aeabi_ddiv>:
 8000754:	b570      	push	{r4, r5, r6, lr}
 8000756:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800075a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800075e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000762:	bf1d      	ittte	ne
 8000764:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000768:	ea94 0f0c 	teqne	r4, ip
 800076c:	ea95 0f0c 	teqne	r5, ip
 8000770:	f000 f8a7 	bleq	80008c2 <__aeabi_ddiv+0x16e>
 8000774:	eba4 0405 	sub.w	r4, r4, r5
 8000778:	ea81 0e03 	eor.w	lr, r1, r3
 800077c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000780:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000784:	f000 8088 	beq.w	8000898 <__aeabi_ddiv+0x144>
 8000788:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800078c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000790:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000794:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000798:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800079c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ac:	429d      	cmp	r5, r3
 80007ae:	bf08      	it	eq
 80007b0:	4296      	cmpeq	r6, r2
 80007b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007ba:	d202      	bcs.n	80007c2 <__aeabi_ddiv+0x6e>
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	1ab6      	subs	r6, r6, r2
 80007c4:	eb65 0503 	sbc.w	r5, r5, r3
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000830:	ea55 0e06 	orrs.w	lr, r5, r6
 8000834:	d018      	beq.n	8000868 <__aeabi_ddiv+0x114>
 8000836:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800083a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800083e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000842:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000846:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800084a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800084e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000852:	d1c0      	bne.n	80007d6 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	d10b      	bne.n	8000872 <__aeabi_ddiv+0x11e>
 800085a:	ea41 0100 	orr.w	r1, r1, r0
 800085e:	f04f 0000 	mov.w	r0, #0
 8000862:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000866:	e7b6      	b.n	80007d6 <__aeabi_ddiv+0x82>
 8000868:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800086c:	bf04      	itt	eq
 800086e:	4301      	orreq	r1, r0
 8000870:	2000      	moveq	r0, #0
 8000872:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000876:	bf88      	it	hi
 8000878:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800087c:	f63f aeaf 	bhi.w	80005de <__aeabi_dmul+0xde>
 8000880:	ebb5 0c03 	subs.w	ip, r5, r3
 8000884:	bf04      	itt	eq
 8000886:	ebb6 0c02 	subseq.w	ip, r6, r2
 800088a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800088e:	f150 0000 	adcs.w	r0, r0, #0
 8000892:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000896:	bd70      	pop	{r4, r5, r6, pc}
 8000898:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800089c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008a4:	bfc2      	ittt	gt
 80008a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ae:	bd70      	popgt	{r4, r5, r6, pc}
 80008b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008b4:	f04f 0e00 	mov.w	lr, #0
 80008b8:	3c01      	subs	r4, #1
 80008ba:	e690      	b.n	80005de <__aeabi_dmul+0xde>
 80008bc:	ea45 0e06 	orr.w	lr, r5, r6
 80008c0:	e68d      	b.n	80005de <__aeabi_dmul+0xde>
 80008c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	bf08      	it	eq
 80008cc:	ea95 0f0c 	teqeq	r5, ip
 80008d0:	f43f af3b 	beq.w	800074a <__aeabi_dmul+0x24a>
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	d10a      	bne.n	80008f0 <__aeabi_ddiv+0x19c>
 80008da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008de:	f47f af34 	bne.w	800074a <__aeabi_dmul+0x24a>
 80008e2:	ea95 0f0c 	teq	r5, ip
 80008e6:	f47f af25 	bne.w	8000734 <__aeabi_dmul+0x234>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e72c      	b.n	800074a <__aeabi_dmul+0x24a>
 80008f0:	ea95 0f0c 	teq	r5, ip
 80008f4:	d106      	bne.n	8000904 <__aeabi_ddiv+0x1b0>
 80008f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008fa:	f43f aefd 	beq.w	80006f8 <__aeabi_dmul+0x1f8>
 80008fe:	4610      	mov	r0, r2
 8000900:	4619      	mov	r1, r3
 8000902:	e722      	b.n	800074a <__aeabi_dmul+0x24a>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	f47f aec5 	bne.w	800069c <__aeabi_dmul+0x19c>
 8000912:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000916:	f47f af0d 	bne.w	8000734 <__aeabi_dmul+0x234>
 800091a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800091e:	f47f aeeb 	bne.w	80006f8 <__aeabi_dmul+0x1f8>
 8000922:	e712      	b.n	800074a <__aeabi_dmul+0x24a>

08000924 <__gedf2>:
 8000924:	f04f 3cff 	mov.w	ip, #4294967295
 8000928:	e006      	b.n	8000938 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__ledf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	e002      	b.n	8000938 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__cmpdf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	f84d cd04 	str.w	ip, [sp, #-4]!
 800093c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000940:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000944:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800094e:	d01b      	beq.n	8000988 <__cmpdf2+0x54>
 8000950:	b001      	add	sp, #4
 8000952:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000956:	bf0c      	ite	eq
 8000958:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800095c:	ea91 0f03 	teqne	r1, r3
 8000960:	bf02      	ittt	eq
 8000962:	ea90 0f02 	teqeq	r0, r2
 8000966:	2000      	moveq	r0, #0
 8000968:	4770      	bxeq	lr
 800096a:	f110 0f00 	cmn.w	r0, #0
 800096e:	ea91 0f03 	teq	r1, r3
 8000972:	bf58      	it	pl
 8000974:	4299      	cmppl	r1, r3
 8000976:	bf08      	it	eq
 8000978:	4290      	cmpeq	r0, r2
 800097a:	bf2c      	ite	cs
 800097c:	17d8      	asrcs	r0, r3, #31
 800097e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000982:	f040 0001 	orr.w	r0, r0, #1
 8000986:	4770      	bx	lr
 8000988:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d102      	bne.n	8000998 <__cmpdf2+0x64>
 8000992:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000996:	d107      	bne.n	80009a8 <__cmpdf2+0x74>
 8000998:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800099c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a0:	d1d6      	bne.n	8000950 <__cmpdf2+0x1c>
 80009a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009a6:	d0d3      	beq.n	8000950 <__cmpdf2+0x1c>
 80009a8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdrcmple>:
 80009b0:	4684      	mov	ip, r0
 80009b2:	4610      	mov	r0, r2
 80009b4:	4662      	mov	r2, ip
 80009b6:	468c      	mov	ip, r1
 80009b8:	4619      	mov	r1, r3
 80009ba:	4663      	mov	r3, ip
 80009bc:	e000      	b.n	80009c0 <__aeabi_cdcmpeq>
 80009be:	bf00      	nop

080009c0 <__aeabi_cdcmpeq>:
 80009c0:	b501      	push	{r0, lr}
 80009c2:	f7ff ffb7 	bl	8000934 <__cmpdf2>
 80009c6:	2800      	cmp	r0, #0
 80009c8:	bf48      	it	mi
 80009ca:	f110 0f00 	cmnmi.w	r0, #0
 80009ce:	bd01      	pop	{r0, pc}

080009d0 <__aeabi_dcmpeq>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff fff4 	bl	80009c0 <__aeabi_cdcmpeq>
 80009d8:	bf0c      	ite	eq
 80009da:	2001      	moveq	r0, #1
 80009dc:	2000      	movne	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmplt>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffea 	bl	80009c0 <__aeabi_cdcmpeq>
 80009ec:	bf34      	ite	cc
 80009ee:	2001      	movcc	r0, #1
 80009f0:	2000      	movcs	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmple>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffe0 	bl	80009c0 <__aeabi_cdcmpeq>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpge>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffce 	bl	80009b0 <__aeabi_cdrcmple>
 8000a14:	bf94      	ite	ls
 8000a16:	2001      	movls	r0, #1
 8000a18:	2000      	movhi	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpgt>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff ffc4 	bl	80009b0 <__aeabi_cdrcmple>
 8000a28:	bf34      	ite	cc
 8000a2a:	2001      	movcc	r0, #1
 8000a2c:	2000      	movcs	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmpun>:
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	d102      	bne.n	8000a44 <__aeabi_dcmpun+0x10>
 8000a3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a42:	d10a      	bne.n	8000a5a <__aeabi_dcmpun+0x26>
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	d102      	bne.n	8000a54 <__aeabi_dcmpun+0x20>
 8000a4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a52:	d102      	bne.n	8000a5a <__aeabi_dcmpun+0x26>
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	f04f 0001 	mov.w	r0, #1
 8000a5e:	4770      	bx	lr

08000a60 <__aeabi_d2iz>:
 8000a60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a68:	d215      	bcs.n	8000a96 <__aeabi_d2iz+0x36>
 8000a6a:	d511      	bpl.n	8000a90 <__aeabi_d2iz+0x30>
 8000a6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a74:	d912      	bls.n	8000a9c <__aeabi_d2iz+0x3c>
 8000a76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a86:	fa23 f002 	lsr.w	r0, r3, r2
 8000a8a:	bf18      	it	ne
 8000a8c:	4240      	negne	r0, r0
 8000a8e:	4770      	bx	lr
 8000a90:	f04f 0000 	mov.w	r0, #0
 8000a94:	4770      	bx	lr
 8000a96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a9a:	d105      	bne.n	8000aa8 <__aeabi_d2iz+0x48>
 8000a9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	bf08      	it	eq
 8000aa2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aa6:	4770      	bx	lr
 8000aa8:	f04f 0000 	mov.w	r0, #0
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <HAL_InitTick+0x24>)
{
 8000ab2:	b510      	push	{r4, lr}
 8000ab4:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 8000ab6:	6818      	ldr	r0, [r3, #0]
 8000ab8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000abc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ac0:	f000 f878 	bl	8000bb4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	4621      	mov	r1, r4
 8000ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8000acc:	f000 f83e 	bl	8000b4c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	bd10      	pop	{r4, pc}
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <HAL_Init>:
{
 8000ad8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ada:	2003      	movs	r0, #3
 8000adc:	f000 f824 	bl	8000b28 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f7ff ffe5 	bl	8000ab0 <HAL_InitTick>
  HAL_MspInit();
 8000ae6:	f001 fa33 	bl	8001f50 <HAL_MspInit>
}
 8000aea:	2000      	movs	r0, #0
 8000aec:	bd08      	pop	{r3, pc}
	...

08000af0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000af0:	4a02      	ldr	r2, [pc, #8]	; (8000afc <HAL_IncTick+0xc>)
 8000af2:	6813      	ldr	r3, [r2, #0]
 8000af4:	3301      	adds	r3, #1
 8000af6:	6013      	str	r3, [r2, #0]
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000200 	.word	0x20000200

08000b00 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b00:	4b01      	ldr	r3, [pc, #4]	; (8000b08 <HAL_GetTick+0x8>)
 8000b02:	6818      	ldr	r0, [r3, #0]
}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	20000200 	.word	0x20000200

08000b0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000b0c:	b513      	push	{r0, r1, r4, lr}
 8000b0e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8000b10:	f7ff fff6 	bl	8000b00 <HAL_GetTick>
 8000b14:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000b16:	f7ff fff3 	bl	8000b00 <HAL_GetTick>
 8000b1a:	9b01      	ldr	r3, [sp, #4]
 8000b1c:	1b00      	subs	r0, r0, r4
 8000b1e:	4298      	cmp	r0, r3
 8000b20:	d3f9      	bcc.n	8000b16 <HAL_Delay+0xa>
  {
  }
}
 8000b22:	b002      	add	sp, #8
 8000b24:	bd10      	pop	{r4, pc}
	...

08000b28 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b28:	4a07      	ldr	r2, [pc, #28]	; (8000b48 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b2a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b2c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b2e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b36:	041b      	lsls	r3, r3, #16
 8000b38:	0c1b      	lsrs	r3, r3, #16
 8000b3a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000b42:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000b44:	60d3      	str	r3, [r2, #12]
 8000b46:	4770      	bx	lr
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b4c:	4b17      	ldr	r3, [pc, #92]	; (8000bac <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b4e:	b530      	push	{r4, r5, lr}
 8000b50:	68dc      	ldr	r4, [r3, #12]
 8000b52:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b56:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b5a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b5c:	2b04      	cmp	r3, #4
 8000b5e:	bf28      	it	cs
 8000b60:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b62:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b64:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b68:	bf98      	it	ls
 8000b6a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b6c:	fa05 f303 	lsl.w	r3, r5, r3
 8000b70:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b74:	bf88      	it	hi
 8000b76:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b78:	4019      	ands	r1, r3
 8000b7a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b7c:	fa05 f404 	lsl.w	r4, r5, r4
 8000b80:	3c01      	subs	r4, #1
 8000b82:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000b84:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b86:	ea42 0201 	orr.w	r2, r2, r1
 8000b8a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b8e:	bfaf      	iteee	ge
 8000b90:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b94:	4b06      	ldrlt	r3, [pc, #24]	; (8000bb0 <HAL_NVIC_SetPriority+0x64>)
 8000b96:	f000 000f 	andlt.w	r0, r0, #15
 8000b9a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9c:	bfa5      	ittet	ge
 8000b9e:	b2d2      	uxtbge	r2, r2
 8000ba0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000baa:	bd30      	pop	{r4, r5, pc}
 8000bac:	e000ed00 	.word	0xe000ed00
 8000bb0:	e000ed14 	.word	0xe000ed14

08000bb4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb4:	3801      	subs	r0, #1
 8000bb6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bba:	d20a      	bcs.n	8000bd2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbc:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc0:	4a06      	ldr	r2, [pc, #24]	; (8000bdc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bc2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bc8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bca:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bcc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000bd2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	e000e010 	.word	0xe000e010
 8000bdc:	e000ed00 	.word	0xe000ed00

08000be0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000be0:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000be2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	bf0c      	ite	eq
 8000be8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000bec:	f022 0204 	bicne.w	r2, r2, #4
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	4770      	bx	lr
 8000bf4:	e000e010 	.word	0xe000e010

08000bf8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000bf8:	4770      	bx	lr

08000bfa <HAL_SYSTICK_IRQHandler>:
{
 8000bfa:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000bfc:	f7ff fffc 	bl	8000bf8 <HAL_SYSTICK_Callback>
 8000c00:	bd08      	pop	{r3, pc}
	...

08000c04 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00;
 8000c04:	2300      	movs	r3, #0
{ 
 8000c06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c0a:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0e:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8000da4 <HAL_GPIO_Init+0x1a0>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c12:	4a62      	ldr	r2, [pc, #392]	; (8000d9c <HAL_GPIO_Init+0x198>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c14:	fa38 f403 	lsrs.w	r4, r8, r3
 8000c18:	d102      	bne.n	8000c20 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  } 
}
 8000c1a:	b003      	add	sp, #12
 8000c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c20:	f04f 0e01 	mov.w	lr, #1
 8000c24:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 8000c28:	ea18 060e 	ands.w	r6, r8, lr
 8000c2c:	f000 80a8 	beq.w	8000d80 <HAL_GPIO_Init+0x17c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000c30:	684c      	ldr	r4, [r1, #4]
 8000c32:	f024 0710 	bic.w	r7, r4, #16
 8000c36:	2f02      	cmp	r7, #2
 8000c38:	d116      	bne.n	8000c68 <HAL_GPIO_Init+0x64>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000c3a:	f04f 0c0f 	mov.w	ip, #15
        temp = GPIOx->AFR[position >> 3];
 8000c3e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000c42:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000c46:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000c4a:	f8da 5020 	ldr.w	r5, [sl, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000c4e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000c52:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000c56:	ea25 0c0c 	bic.w	ip, r5, ip
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8000c5a:	690d      	ldr	r5, [r1, #16]
 8000c5c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000c60:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000c64:	f8ca 5020 	str.w	r5, [sl, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000c68:	2503      	movs	r5, #3
 8000c6a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 8000c6e:	fa05 f50a 	lsl.w	r5, r5, sl
 8000c72:	43ed      	mvns	r5, r5
      temp = GPIOx->MODER;
 8000c74:	f8d0 b000 	ldr.w	fp, [r0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c78:	f004 0c03 	and.w	ip, r4, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000c7c:	ea0b 0b05 	and.w	fp, fp, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c80:	fa0c fc0a 	lsl.w	ip, ip, sl
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c84:	3f01      	subs	r7, #1
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c86:	ea4c 0c0b 	orr.w	ip, ip, fp
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c8a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000c8c:	f8c0 c000 	str.w	ip, [r0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c90:	d811      	bhi.n	8000cb6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR; 
 8000c92:	6887      	ldr	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000c94:	ea07 0b05 	and.w	fp, r7, r5
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000c98:	68cf      	ldr	r7, [r1, #12]
 8000c9a:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000c9e:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000ca2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000ca4:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000ca6:	ea27 0e0e 	bic.w	lr, r7, lr
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000caa:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000cae:	409f      	lsls	r7, r3
 8000cb0:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000cb4:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000cb6:	68c7      	ldr	r7, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000cb8:	403d      	ands	r5, r7
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000cba:	688f      	ldr	r7, [r1, #8]
 8000cbc:	fa07 f70a 	lsl.w	r7, r7, sl
 8000cc0:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000cc2:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000cc4:	00e5      	lsls	r5, r4, #3
 8000cc6:	d55b      	bpl.n	8000d80 <HAL_GPIO_Init+0x17c>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000cc8:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ccc:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8000cd0:	f023 0703 	bic.w	r7, r3, #3
 8000cd4:	f045 0501 	orr.w	r5, r5, #1
 8000cd8:	f8c9 5020 	str.w	r5, [r9, #32]
 8000cdc:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8000ce0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000ce4:	f005 0501 	and.w	r5, r5, #1
 8000ce8:	9501      	str	r5, [sp, #4]
 8000cea:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000cee:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000cf4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = SYSCFG->EXTICR[position >> 2];
 8000cf8:	f8d7 a008 	ldr.w	sl, [r7, #8]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000cfc:	fa0c f50e 	lsl.w	r5, ip, lr
 8000d00:	ea2a 0c05 	bic.w	ip, sl, r5
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000d04:	4d26      	ldr	r5, [pc, #152]	; (8000da0 <HAL_GPIO_Init+0x19c>)
 8000d06:	42a8      	cmp	r0, r5
 8000d08:	d03c      	beq.n	8000d84 <HAL_GPIO_Init+0x180>
 8000d0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d0e:	42a8      	cmp	r0, r5
 8000d10:	d03a      	beq.n	8000d88 <HAL_GPIO_Init+0x184>
 8000d12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d16:	42a8      	cmp	r0, r5
 8000d18:	d038      	beq.n	8000d8c <HAL_GPIO_Init+0x188>
 8000d1a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d1e:	42a8      	cmp	r0, r5
 8000d20:	d036      	beq.n	8000d90 <HAL_GPIO_Init+0x18c>
 8000d22:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d26:	42a8      	cmp	r0, r5
 8000d28:	d034      	beq.n	8000d94 <HAL_GPIO_Init+0x190>
 8000d2a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d2e:	42a8      	cmp	r0, r5
 8000d30:	d032      	beq.n	8000d98 <HAL_GPIO_Init+0x194>
 8000d32:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d36:	42a8      	cmp	r0, r5
 8000d38:	bf14      	ite	ne
 8000d3a:	2507      	movne	r5, #7
 8000d3c:	2506      	moveq	r5, #6
 8000d3e:	fa05 f50e 	lsl.w	r5, r5, lr
 8000d42:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000d46:	60bd      	str	r5, [r7, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000d48:	43f7      	mvns	r7, r6
        temp = EXTI->IMR;
 8000d4a:	6815      	ldr	r5, [r2, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d4c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000d50:	bf0c      	ite	eq
 8000d52:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000d54:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8000d56:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000d58:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d5a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000d5e:	bf0c      	ite	eq
 8000d60:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000d62:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8000d64:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000d66:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d68:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000d6c:	bf0c      	ite	eq
 8000d6e:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000d70:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8000d72:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000d74:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d76:	02a4      	lsls	r4, r4, #10
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000d78:	bf54      	ite	pl
 8000d7a:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent); 
 8000d7c:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8000d7e:	60d5      	str	r5, [r2, #12]
    position++;
 8000d80:	3301      	adds	r3, #1
 8000d82:	e747      	b.n	8000c14 <HAL_GPIO_Init+0x10>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000d84:	2500      	movs	r5, #0
 8000d86:	e7da      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d88:	2501      	movs	r5, #1
 8000d8a:	e7d8      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d8c:	2502      	movs	r5, #2
 8000d8e:	e7d6      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d90:	2503      	movs	r5, #3
 8000d92:	e7d4      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d94:	2504      	movs	r5, #4
 8000d96:	e7d2      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d98:	2505      	movs	r5, #5
 8000d9a:	e7d0      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d9c:	40010400 	.word	0x40010400
 8000da0:	40020000 	.word	0x40020000
 8000da4:	40023800 	.word	0x40023800

08000da8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000da8:	6903      	ldr	r3, [r0, #16]
 8000daa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000dac:	bf14      	ite	ne
 8000dae:	2001      	movne	r0, #1
 8000db0:	2000      	moveq	r0, #0
 8000db2:	4770      	bx	lr

08000db4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000db4:	b10a      	cbz	r2, 8000dba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000db6:	6181      	str	r1, [r0, #24]
 8000db8:	4770      	bx	lr
 8000dba:	0409      	lsls	r1, r1, #16
 8000dbc:	e7fb      	b.n	8000db6 <HAL_GPIO_WritePin+0x2>
	...

08000dc0 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0U;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000dc0:	4b1c      	ldr	r3, [pc, #112]	; (8000e34 <RCC_SetFlashLatencyFromMSIRange+0x74>)
{
 8000dc2:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8000dca:	d00c      	beq.n	8000de6 <RCC_SetFlashLatencyFromMSIRange+0x26>
{
 8000dcc:	2200      	movs	r2, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8000dce:	491a      	ldr	r1, [pc, #104]	; (8000e38 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8000dd0:	680b      	ldr	r3, [r1, #0]
 8000dd2:	f023 0301 	bic.w	r3, r3, #1
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8000dda:	6808      	ldr	r0, [r1, #0]
 8000ddc:	f000 0001 	and.w	r0, r0, #1
 8000de0:	4050      	eors	r0, r2
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8000de2:	b002      	add	sp, #8
 8000de4:	4770      	bx	lr
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000de6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000de8:	4914      	ldr	r1, [pc, #80]	; (8000e3c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000dea:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8000dee:	d00f      	beq.n	8000e10 <RCC_SetFlashLatencyFromMSIRange+0x50>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000df0:	680a      	ldr	r2, [r1, #0]
 8000df2:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8000df6:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8000dfa:	d1e7      	bne.n	8000dcc <RCC_SetFlashLatencyFromMSIRange+0xc>
 8000dfc:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8000e00:	d1e4      	bne.n	8000dcc <RCC_SetFlashLatencyFromMSIRange+0xc>
  __HAL_FLASH_SET_LATENCY(latency);
 8000e02:	4a0d      	ldr	r2, [pc, #52]	; (8000e38 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8000e04:	6813      	ldr	r3, [r2, #0]
 8000e06:	f043 0304 	orr.w	r3, r3, #4
 8000e0a:	6013      	str	r3, [r2, #0]
      latency = FLASH_LATENCY_1; /* 1WS */
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	e7de      	b.n	8000dce <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e16:	625a      	str	r2, [r3, #36]	; 0x24
 8000e18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e1a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000e1e:	9201      	str	r2, [sp, #4]
 8000e20:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000e22:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e24:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000e26:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e2a:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
 8000e2e:	6259      	str	r1, [r3, #36]	; 0x24
 8000e30:	e7e1      	b.n	8000df6 <RCC_SetFlashLatencyFromMSIRange+0x36>
 8000e32:	bf00      	nop
 8000e34:	40023800 	.word	0x40023800
 8000e38:	40023c00 	.word	0x40023c00
 8000e3c:	40007000 	.word	0x40007000

08000e40 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e40:	6803      	ldr	r3, [r0, #0]
{
 8000e42:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e46:	07d9      	lsls	r1, r3, #31
{
 8000e48:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e4a:	d46a      	bmi.n	8000f22 <HAL_RCC_OscConfig+0xe2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e4c:	6823      	ldr	r3, [r4, #0]
 8000e4e:	079a      	lsls	r2, r3, #30
 8000e50:	f100 80e6 	bmi.w	8001020 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e54:	6823      	ldr	r3, [r4, #0]
 8000e56:	06de      	lsls	r6, r3, #27
 8000e58:	d555      	bpl.n	8000f06 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8000e5a:	4dc1      	ldr	r5, [pc, #772]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000e5c:	68ab      	ldr	r3, [r5, #8]
 8000e5e:	f013 0f0c 	tst.w	r3, #12
 8000e62:	f040 8183 	bne.w	800116c <HAL_RCC_OscConfig+0x32c>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e6a:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e6e:	6829      	ldr	r1, [r5, #0]
 8000e70:	fa93 f3a3 	rbit	r3, r3
 8000e74:	fab3 f383 	clz	r3, r3
 8000e78:	2201      	movs	r2, #1
 8000e7a:	f003 031f 	and.w	r3, r3, #31
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	420b      	tst	r3, r1
 8000e84:	d002      	beq.n	8000e8c <HAL_RCC_OscConfig+0x4c>
 8000e86:	69a3      	ldr	r3, [r4, #24]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d06e      	beq.n	8000f6a <HAL_RCC_OscConfig+0x12a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e8c:	4db4      	ldr	r5, [pc, #720]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000e8e:	6a20      	ldr	r0, [r4, #32]
 8000e90:	686b      	ldr	r3, [r5, #4]
 8000e92:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000e96:	4298      	cmp	r0, r3
 8000e98:	f240 814a 	bls.w	8001130 <HAL_RCC_OscConfig+0x2f0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e9c:	f7ff ff90 	bl	8000dc0 <RCC_SetFlashLatencyFromMSIRange>
 8000ea0:	2800      	cmp	r0, #0
 8000ea2:	d162      	bne.n	8000f6a <HAL_RCC_OscConfig+0x12a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ea4:	686b      	ldr	r3, [r5, #4]
 8000ea6:	6a22      	ldr	r2, [r4, #32]
 8000ea8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000eac:	4313      	orrs	r3, r2
 8000eae:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eb0:	6869      	ldr	r1, [r5, #4]
 8000eb2:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000eb6:	fa93 f3a3 	rbit	r3, r3
 8000eba:	fab3 f283 	clz	r2, r3
 8000ebe:	69e3      	ldr	r3, [r4, #28]
 8000ec0:	4093      	lsls	r3, r2
 8000ec2:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	606b      	str	r3, [r5, #4]
 8000eca:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ece:	fa93 f3a3 	rbit	r3, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000ed2:	fab3 f083 	clz	r0, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ed6:	4ba2      	ldr	r3, [pc, #648]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000ed8:	21f0      	movs	r1, #240	; 0xf0
 8000eda:	689a      	ldr	r2, [r3, #8]
 8000edc:	fa91 f1a1 	rbit	r1, r1
 8000ee0:	fab1 f181 	clz	r1, r1
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000ee4:	6a23      	ldr	r3, [r4, #32]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ee6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000eea:	40c3      	lsrs	r3, r0
 8000eec:	1c58      	adds	r0, r3, #1
 8000eee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ef2:	40ca      	lsrs	r2, r1
 8000ef4:	499b      	ldr	r1, [pc, #620]	; (8001164 <HAL_RCC_OscConfig+0x324>)
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000ef6:	4083      	lsls	r3, r0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ef8:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000efa:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000efc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000efe:	4a9a      	ldr	r2, [pc, #616]	; (8001168 <HAL_RCC_OscConfig+0x328>)
 8000f00:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000f02:	f7ff fdd5 	bl	8000ab0 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f06:	6823      	ldr	r3, [r4, #0]
 8000f08:	071d      	lsls	r5, r3, #28
 8000f0a:	f100 8191 	bmi.w	8001230 <HAL_RCC_OscConfig+0x3f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f0e:	6823      	ldr	r3, [r4, #0]
 8000f10:	0758      	lsls	r0, r3, #29
 8000f12:	f100 81d3 	bmi.w	80012bc <HAL_RCC_OscConfig+0x47c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f16:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f18:	2a00      	cmp	r2, #0
 8000f1a:	f040 8257 	bne.w	80013cc <HAL_RCC_OscConfig+0x58c>
  return HAL_OK;
 8000f1e:	2000      	movs	r0, #0
 8000f20:	e024      	b.n	8000f6c <HAL_RCC_OscConfig+0x12c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f22:	4b8f      	ldr	r3, [pc, #572]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000f24:	689a      	ldr	r2, [r3, #8]
 8000f26:	f002 020c 	and.w	r2, r2, #12
 8000f2a:	2a08      	cmp	r2, #8
 8000f2c:	d007      	beq.n	8000f3e <HAL_RCC_OscConfig+0xfe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	f002 020c 	and.w	r2, r2, #12
 8000f34:	2a0c      	cmp	r2, #12
 8000f36:	d11c      	bne.n	8000f72 <HAL_RCC_OscConfig+0x132>
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	03db      	lsls	r3, r3, #15
 8000f3c:	d519      	bpl.n	8000f72 <HAL_RCC_OscConfig+0x132>
 8000f3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f42:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f46:	4a86      	ldr	r2, [pc, #536]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000f48:	6811      	ldr	r1, [r2, #0]
 8000f4a:	fa93 f3a3 	rbit	r3, r3
 8000f4e:	fab3 f383 	clz	r3, r3
 8000f52:	2201      	movs	r2, #1
 8000f54:	f003 031f 	and.w	r3, r3, #31
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	420b      	tst	r3, r1
 8000f5e:	f43f af75 	beq.w	8000e4c <HAL_RCC_OscConfig+0xc>
 8000f62:	6863      	ldr	r3, [r4, #4]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	f47f af71 	bne.w	8000e4c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000f6a:	2001      	movs	r0, #1
}
 8000f6c:	b003      	add	sp, #12
 8000f6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f72:	6863      	ldr	r3, [r4, #4]
 8000f74:	4d7a      	ldr	r5, [pc, #488]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d120      	bne.n	8000fbc <HAL_RCC_OscConfig+0x17c>
 8000f7a:	682b      	ldr	r3, [r5, #0]
 8000f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f80:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f82:	f7ff fdbd 	bl	8000b00 <HAL_GetTick>
 8000f86:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 8000f8a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f8c:	2601      	movs	r6, #1
 8000f8e:	4f74      	ldr	r7, [pc, #464]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000f90:	fa95 f3a5 	rbit	r3, r5
 8000f94:	683a      	ldr	r2, [r7, #0]
 8000f96:	fa95 f3a5 	rbit	r3, r5
 8000f9a:	fab3 f383 	clz	r3, r3
 8000f9e:	f003 031f 	and.w	r3, r3, #31
 8000fa2:	fa06 f303 	lsl.w	r3, r6, r3
 8000fa6:	4213      	tst	r3, r2
 8000fa8:	f47f af50 	bne.w	8000e4c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fac:	f7ff fda8 	bl	8000b00 <HAL_GetTick>
 8000fb0:	eba0 0008 	sub.w	r0, r0, r8
 8000fb4:	2864      	cmp	r0, #100	; 0x64
 8000fb6:	d9eb      	bls.n	8000f90 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8000fb8:	2003      	movs	r0, #3
 8000fba:	e7d7      	b.n	8000f6c <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fbc:	bb13      	cbnz	r3, 8001004 <HAL_RCC_OscConfig+0x1c4>
 8000fbe:	682b      	ldr	r3, [r5, #0]
 8000fc0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000fc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fc8:	602b      	str	r3, [r5, #0]
 8000fca:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fcc:	2701      	movs	r7, #1
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fd2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000fd4:	f7ff fd94 	bl	8000b00 <HAL_GetTick>
 8000fd8:	4680      	mov	r8, r0
 8000fda:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fde:	682a      	ldr	r2, [r5, #0]
 8000fe0:	fa96 f3a6 	rbit	r3, r6
 8000fe4:	fab3 f383 	clz	r3, r3
 8000fe8:	f003 031f 	and.w	r3, r3, #31
 8000fec:	fa07 f303 	lsl.w	r3, r7, r3
 8000ff0:	4213      	tst	r3, r2
 8000ff2:	f43f af2b 	beq.w	8000e4c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ff6:	f7ff fd83 	bl	8000b00 <HAL_GetTick>
 8000ffa:	eba0 0008 	sub.w	r0, r0, r8
 8000ffe:	2864      	cmp	r0, #100	; 0x64
 8001000:	d9eb      	bls.n	8000fda <HAL_RCC_OscConfig+0x19a>
 8001002:	e7d9      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001004:	2b05      	cmp	r3, #5
 8001006:	682b      	ldr	r3, [r5, #0]
 8001008:	d103      	bne.n	8001012 <HAL_RCC_OscConfig+0x1d2>
 800100a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800100e:	602b      	str	r3, [r5, #0]
 8001010:	e7b3      	b.n	8000f7a <HAL_RCC_OscConfig+0x13a>
 8001012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001016:	602b      	str	r3, [r5, #0]
 8001018:	682b      	ldr	r3, [r5, #0]
 800101a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800101e:	e7af      	b.n	8000f80 <HAL_RCC_OscConfig+0x140>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001020:	4b4f      	ldr	r3, [pc, #316]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	f002 020c 	and.w	r2, r2, #12
 8001028:	2a04      	cmp	r2, #4
 800102a:	d007      	beq.n	800103c <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800102c:	689a      	ldr	r2, [r3, #8]
 800102e:	f002 020c 	and.w	r2, r2, #12
 8001032:	2a0c      	cmp	r2, #12
 8001034:	d124      	bne.n	8001080 <HAL_RCC_OscConfig+0x240>
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	03df      	lsls	r7, r3, #15
 800103a:	d421      	bmi.n	8001080 <HAL_RCC_OscConfig+0x240>
 800103c:	2302      	movs	r3, #2
 800103e:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001042:	4a47      	ldr	r2, [pc, #284]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8001044:	6810      	ldr	r0, [r2, #0]
 8001046:	fa93 f3a3 	rbit	r3, r3
 800104a:	fab3 f383 	clz	r3, r3
 800104e:	2101      	movs	r1, #1
 8001050:	f003 031f 	and.w	r3, r3, #31
 8001054:	fa01 f303 	lsl.w	r3, r1, r3
 8001058:	4203      	tst	r3, r0
 800105a:	4613      	mov	r3, r2
 800105c:	d002      	beq.n	8001064 <HAL_RCC_OscConfig+0x224>
 800105e:	68e2      	ldr	r2, [r4, #12]
 8001060:	428a      	cmp	r2, r1
 8001062:	d182      	bne.n	8000f6a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001064:	6858      	ldr	r0, [r3, #4]
 8001066:	f44f 52f8 	mov.w	r2, #7936	; 0x1f00
 800106a:	fa92 f2a2 	rbit	r2, r2
 800106e:	fab2 f182 	clz	r1, r2
 8001072:	6922      	ldr	r2, [r4, #16]
 8001074:	408a      	lsls	r2, r1
 8001076:	f420 51f8 	bic.w	r1, r0, #7936	; 0x1f00
 800107a:	430a      	orrs	r2, r1
 800107c:	605a      	str	r2, [r3, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800107e:	e6e9      	b.n	8000e54 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001080:	68e2      	ldr	r2, [r4, #12]
 8001082:	2501      	movs	r5, #1
 8001084:	b382      	cbz	r2, 80010e8 <HAL_RCC_OscConfig+0x2a8>
 8001086:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 800108a:	fab3 f383 	clz	r3, r3
 800108e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001092:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800109a:	f7ff fd31 	bl	8000b00 <HAL_GetTick>
 800109e:	2702      	movs	r7, #2
 80010a0:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a2:	4e2f      	ldr	r6, [pc, #188]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 80010a4:	fa97 f3a7 	rbit	r3, r7
 80010a8:	6832      	ldr	r2, [r6, #0]
 80010aa:	fa97 f3a7 	rbit	r3, r7
 80010ae:	fab3 f383 	clz	r3, r3
 80010b2:	f003 031f 	and.w	r3, r3, #31
 80010b6:	fa05 f303 	lsl.w	r3, r5, r3
 80010ba:	4213      	tst	r3, r2
 80010bc:	d00d      	beq.n	80010da <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010be:	6871      	ldr	r1, [r6, #4]
 80010c0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80010c4:	fa93 f3a3 	rbit	r3, r3
 80010c8:	fab3 f283 	clz	r2, r3
 80010cc:	6923      	ldr	r3, [r4, #16]
 80010ce:	4093      	lsls	r3, r2
 80010d0:	f421 52f8 	bic.w	r2, r1, #7936	; 0x1f00
 80010d4:	4313      	orrs	r3, r2
 80010d6:	6073      	str	r3, [r6, #4]
 80010d8:	e6bc      	b.n	8000e54 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010da:	f7ff fd11 	bl	8000b00 <HAL_GetTick>
 80010de:	eba0 0008 	sub.w	r0, r0, r8
 80010e2:	2802      	cmp	r0, #2
 80010e4:	d9de      	bls.n	80010a4 <HAL_RCC_OscConfig+0x264>
 80010e6:	e767      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 80010e8:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 80010ec:	fab3 f383 	clz	r3, r3
 80010f0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010f4:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80010fc:	f7ff fd00 	bl	8000b00 <HAL_GetTick>
 8001100:	2602      	movs	r6, #2
 8001102:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001104:	4f16      	ldr	r7, [pc, #88]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8001106:	fa96 f3a6 	rbit	r3, r6
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	fa96 f3a6 	rbit	r3, r6
 8001110:	fab3 f383 	clz	r3, r3
 8001114:	f003 031f 	and.w	r3, r3, #31
 8001118:	fa05 f303 	lsl.w	r3, r5, r3
 800111c:	4213      	tst	r3, r2
 800111e:	f43f ae99 	beq.w	8000e54 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001122:	f7ff fced 	bl	8000b00 <HAL_GetTick>
 8001126:	eba0 0008 	sub.w	r0, r0, r8
 800112a:	2802      	cmp	r0, #2
 800112c:	d9eb      	bls.n	8001106 <HAL_RCC_OscConfig+0x2c6>
 800112e:	e743      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001130:	686b      	ldr	r3, [r5, #4]
 8001132:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001136:	4303      	orrs	r3, r0
 8001138:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800113a:	6869      	ldr	r1, [r5, #4]
 800113c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	fab3 f283 	clz	r2, r3
 8001148:	69e3      	ldr	r3, [r4, #28]
 800114a:	4093      	lsls	r3, r2
 800114c:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8001150:	4313      	orrs	r3, r2
 8001152:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001154:	f7ff fe34 	bl	8000dc0 <RCC_SetFlashLatencyFromMSIRange>
 8001158:	2800      	cmp	r0, #0
 800115a:	f43f aeb6 	beq.w	8000eca <HAL_RCC_OscConfig+0x8a>
 800115e:	e704      	b.n	8000f6a <HAL_RCC_OscConfig+0x12a>
 8001160:	40023800 	.word	0x40023800
 8001164:	08004258 	.word	0x08004258
 8001168:	20000000 	.word	0x20000000
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800116c:	69a2      	ldr	r2, [r4, #24]
 800116e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001172:	2a00      	cmp	r2, #0
 8001174:	d037      	beq.n	80011e6 <HAL_RCC_OscConfig+0x3a6>
 8001176:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_ENABLE();
 800117a:	fab3 f383 	clz	r3, r3
 800117e:	2601      	movs	r6, #1
 8001180:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001184:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800118c:	f7ff fcb8 	bl	8000b00 <HAL_GetTick>
 8001190:	f44f 7700 	mov.w	r7, #512	; 0x200
 8001194:	4680      	mov	r8, r0
 8001196:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 800119a:	682a      	ldr	r2, [r5, #0]
 800119c:	fa97 f3a7 	rbit	r3, r7
 80011a0:	fab3 f383 	clz	r3, r3
 80011a4:	f003 031f 	and.w	r3, r3, #31
 80011a8:	fa06 f303 	lsl.w	r3, r6, r3
 80011ac:	4213      	tst	r3, r2
 80011ae:	d013      	beq.n	80011d8 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011b0:	686b      	ldr	r3, [r5, #4]
 80011b2:	6a22      	ldr	r2, [r4, #32]
 80011b4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80011b8:	4313      	orrs	r3, r2
 80011ba:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011bc:	6869      	ldr	r1, [r5, #4]
 80011be:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80011c2:	fa93 f3a3 	rbit	r3, r3
 80011c6:	fab3 f283 	clz	r2, r3
 80011ca:	69e3      	ldr	r3, [r4, #28]
 80011cc:	4093      	lsls	r3, r2
 80011ce:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 80011d2:	4313      	orrs	r3, r2
 80011d4:	606b      	str	r3, [r5, #4]
 80011d6:	e696      	b.n	8000f06 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011d8:	f7ff fc92 	bl	8000b00 <HAL_GetTick>
 80011dc:	eba0 0008 	sub.w	r0, r0, r8
 80011e0:	2802      	cmp	r0, #2
 80011e2:	d9d8      	bls.n	8001196 <HAL_RCC_OscConfig+0x356>
 80011e4:	e6e8      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 80011e6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_DISABLE();
 80011ea:	fab3 f383 	clz	r3, r3
 80011ee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011f2:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011fa:	f7ff fc81 	bl	8000b00 <HAL_GetTick>
 80011fe:	f44f 7600 	mov.w	r6, #512	; 0x200
 8001202:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8001204:	2701      	movs	r7, #1
 8001206:	fa96 f3a6 	rbit	r3, r6
 800120a:	682a      	ldr	r2, [r5, #0]
 800120c:	fa96 f3a6 	rbit	r3, r6
 8001210:	fab3 f383 	clz	r3, r3
 8001214:	f003 031f 	and.w	r3, r3, #31
 8001218:	fa07 f303 	lsl.w	r3, r7, r3
 800121c:	4213      	tst	r3, r2
 800121e:	f43f ae72 	beq.w	8000f06 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001222:	f7ff fc6d 	bl	8000b00 <HAL_GetTick>
 8001226:	eba0 0008 	sub.w	r0, r0, r8
 800122a:	2802      	cmp	r0, #2
 800122c:	d9eb      	bls.n	8001206 <HAL_RCC_OscConfig+0x3c6>
 800122e:	e6c3      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001230:	6962      	ldr	r2, [r4, #20]
 8001232:	2501      	movs	r5, #1
 8001234:	49a9      	ldr	r1, [pc, #676]	; (80014dc <HAL_RCC_OscConfig+0x69c>)
 8001236:	b302      	cbz	r2, 800127a <HAL_RCC_OscConfig+0x43a>
 8001238:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_ENABLE();
 800123c:	fab3 f383 	clz	r3, r3
 8001240:	440b      	add	r3, r1
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 8001246:	f7ff fc5b 	bl	8000b00 <HAL_GetTick>
 800124a:	2602      	movs	r6, #2
 800124c:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800124e:	4fa4      	ldr	r7, [pc, #656]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 8001250:	fa96 f3a6 	rbit	r3, r6
 8001254:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001256:	fa96 f3a6 	rbit	r3, r6
 800125a:	fab3 f383 	clz	r3, r3
 800125e:	f003 031f 	and.w	r3, r3, #31
 8001262:	fa05 f303 	lsl.w	r3, r5, r3
 8001266:	4213      	tst	r3, r2
 8001268:	f47f ae51 	bne.w	8000f0e <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800126c:	f7ff fc48 	bl	8000b00 <HAL_GetTick>
 8001270:	eba0 0008 	sub.w	r0, r0, r8
 8001274:	2802      	cmp	r0, #2
 8001276:	d9eb      	bls.n	8001250 <HAL_RCC_OscConfig+0x410>
 8001278:	e69e      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 800127a:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_DISABLE();
 800127e:	fab3 f383 	clz	r3, r3
 8001282:	440b      	add	r3, r1
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001288:	f7ff fc3a 	bl	8000b00 <HAL_GetTick>
 800128c:	2602      	movs	r6, #2
 800128e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001290:	4f93      	ldr	r7, [pc, #588]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 8001292:	fa96 f3a6 	rbit	r3, r6
 8001296:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001298:	fa96 f3a6 	rbit	r3, r6
 800129c:	fab3 f383 	clz	r3, r3
 80012a0:	f003 031f 	and.w	r3, r3, #31
 80012a4:	fa05 f303 	lsl.w	r3, r5, r3
 80012a8:	4213      	tst	r3, r2
 80012aa:	f43f ae30 	beq.w	8000f0e <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012ae:	f7ff fc27 	bl	8000b00 <HAL_GetTick>
 80012b2:	eba0 0008 	sub.w	r0, r0, r8
 80012b6:	2802      	cmp	r0, #2
 80012b8:	d9eb      	bls.n	8001292 <HAL_RCC_OscConfig+0x452>
 80012ba:	e67d      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012bc:	4b88      	ldr	r3, [pc, #544]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 80012be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012c0:	00d1      	lsls	r1, r2, #3
 80012c2:	d434      	bmi.n	800132e <HAL_RCC_OscConfig+0x4ee>
      pwrclkchanged = SET;
 80012c4:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80012c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24
 80012ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d4:	9301      	str	r3, [sp, #4]
 80012d6:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d8:	4d82      	ldr	r5, [pc, #520]	; (80014e4 <HAL_RCC_OscConfig+0x6a4>)
 80012da:	682b      	ldr	r3, [r5, #0]
 80012dc:	05da      	lsls	r2, r3, #23
 80012de:	d528      	bpl.n	8001332 <HAL_RCC_OscConfig+0x4f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012e0:	68a3      	ldr	r3, [r4, #8]
 80012e2:	4d7f      	ldr	r5, [pc, #508]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d134      	bne.n	8001352 <HAL_RCC_OscConfig+0x512>
 80012e8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80012ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012ee:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80012f0:	f7ff fc06 	bl	8000b00 <HAL_GetTick>
 80012f4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80012f8:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012fa:	2701      	movs	r7, #1
 80012fc:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 80014e0 <HAL_RCC_OscConfig+0x6a0>
 8001300:	fa95 f3a5 	rbit	r3, r5
 8001304:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
 8001308:	fa95 f3a5 	rbit	r3, r5
 800130c:	fab3 f383 	clz	r3, r3
 8001310:	f003 031f 	and.w	r3, r3, #31
 8001314:	fa07 f303 	lsl.w	r3, r7, r3
 8001318:	4213      	tst	r3, r2
 800131a:	d04e      	beq.n	80013ba <HAL_RCC_OscConfig+0x57a>
    if(pwrclkchanged == SET)
 800131c:	2e00      	cmp	r6, #0
 800131e:	f43f adfa 	beq.w	8000f16 <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001322:	4a6f      	ldr	r2, [pc, #444]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 8001324:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001326:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800132a:	6253      	str	r3, [r2, #36]	; 0x24
 800132c:	e5f3      	b.n	8000f16 <HAL_RCC_OscConfig+0xd6>
    FlagStatus       pwrclkchanged = RESET;
 800132e:	2600      	movs	r6, #0
 8001330:	e7d2      	b.n	80012d8 <HAL_RCC_OscConfig+0x498>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001332:	682b      	ldr	r3, [r5, #0]
 8001334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001338:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800133a:	f7ff fbe1 	bl	8000b00 <HAL_GetTick>
 800133e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001340:	682b      	ldr	r3, [r5, #0]
 8001342:	05db      	lsls	r3, r3, #23
 8001344:	d4cc      	bmi.n	80012e0 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001346:	f7ff fbdb 	bl	8000b00 <HAL_GetTick>
 800134a:	1bc0      	subs	r0, r0, r7
 800134c:	2864      	cmp	r0, #100	; 0x64
 800134e:	d9f7      	bls.n	8001340 <HAL_RCC_OscConfig+0x500>
 8001350:	e632      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001352:	bb23      	cbnz	r3, 800139e <HAL_RCC_OscConfig+0x55e>
 8001354:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001356:	f44f 7700 	mov.w	r7, #512	; 0x200
 800135a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800135e:	636b      	str	r3, [r5, #52]	; 0x34
 8001360:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001362:	f04f 0801 	mov.w	r8, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001366:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800136a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800136c:	f7ff fbc8 	bl	8000b00 <HAL_GetTick>
 8001370:	4681      	mov	r9, r0
 8001372:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001376:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001378:	fa97 f3a7 	rbit	r3, r7
 800137c:	fab3 f383 	clz	r3, r3
 8001380:	f003 031f 	and.w	r3, r3, #31
 8001384:	fa08 f303 	lsl.w	r3, r8, r3
 8001388:	4213      	tst	r3, r2
 800138a:	d0c7      	beq.n	800131c <HAL_RCC_OscConfig+0x4dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800138c:	f7ff fbb8 	bl	8000b00 <HAL_GetTick>
 8001390:	f241 3388 	movw	r3, #5000	; 0x1388
 8001394:	eba0 0009 	sub.w	r0, r0, r9
 8001398:	4298      	cmp	r0, r3
 800139a:	d9ea      	bls.n	8001372 <HAL_RCC_OscConfig+0x532>
 800139c:	e60c      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800139e:	2b05      	cmp	r3, #5
 80013a0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80013a2:	d103      	bne.n	80013ac <HAL_RCC_OscConfig+0x56c>
 80013a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013a8:	636b      	str	r3, [r5, #52]	; 0x34
 80013aa:	e79d      	b.n	80012e8 <HAL_RCC_OscConfig+0x4a8>
 80013ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013b0:	636b      	str	r3, [r5, #52]	; 0x34
 80013b2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80013b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80013b8:	e799      	b.n	80012ee <HAL_RCC_OscConfig+0x4ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ba:	f7ff fba1 	bl	8000b00 <HAL_GetTick>
 80013be:	f241 3388 	movw	r3, #5000	; 0x1388
 80013c2:	eba0 0009 	sub.w	r0, r0, r9
 80013c6:	4298      	cmp	r0, r3
 80013c8:	d99a      	bls.n	8001300 <HAL_RCC_OscConfig+0x4c0>
 80013ca:	e5f5      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013cc:	4d44      	ldr	r5, [pc, #272]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 80013ce:	68ab      	ldr	r3, [r5, #8]
 80013d0:	f003 030c 	and.w	r3, r3, #12
 80013d4:	2b0c      	cmp	r3, #12
 80013d6:	f43f adc8 	beq.w	8000f6a <HAL_RCC_OscConfig+0x12a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013da:	2a02      	cmp	r2, #2
 80013dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013e0:	d156      	bne.n	8001490 <HAL_RCC_OscConfig+0x650>
 80013e2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	2200      	movs	r2, #0
 80013ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013f0:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013f8:	f7ff fb82 	bl	8000b00 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013fc:	462e      	mov	r6, r5
        tickstart = HAL_GetTick();
 80013fe:	4680      	mov	r8, r0
 8001400:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001404:	2501      	movs	r5, #1
 8001406:	fa97 f3a7 	rbit	r3, r7
 800140a:	6832      	ldr	r2, [r6, #0]
 800140c:	fa97 f3a7 	rbit	r3, r7
 8001410:	fab3 f383 	clz	r3, r3
 8001414:	f003 031f 	and.w	r3, r3, #31
 8001418:	fa05 f303 	lsl.w	r3, r5, r3
 800141c:	4213      	tst	r3, r2
 800141e:	d130      	bne.n	8001482 <HAL_RCC_OscConfig+0x642>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001420:	68b2      	ldr	r2, [r6, #8]
 8001422:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001424:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001426:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 800142a:	430b      	orrs	r3, r1
 800142c:	4313      	orrs	r3, r2
 800142e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001430:	4313      	orrs	r3, r2
 8001432:	60b3      	str	r3, [r6, #8]
 8001434:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001438:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800143c:	fab3 f383 	clz	r3, r3
 8001440:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001444:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800144c:	f7ff fb58 	bl	8000b00 <HAL_GetTick>
 8001450:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001454:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001456:	2501      	movs	r5, #1
 8001458:	4e21      	ldr	r6, [pc, #132]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 800145a:	fa94 f3a4 	rbit	r3, r4
 800145e:	6832      	ldr	r2, [r6, #0]
 8001460:	fa94 f3a4 	rbit	r3, r4
 8001464:	fab3 f383 	clz	r3, r3
 8001468:	f003 031f 	and.w	r3, r3, #31
 800146c:	fa05 f303 	lsl.w	r3, r5, r3
 8001470:	4213      	tst	r3, r2
 8001472:	f47f ad54 	bne.w	8000f1e <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001476:	f7ff fb43 	bl	8000b00 <HAL_GetTick>
 800147a:	1bc0      	subs	r0, r0, r7
 800147c:	2802      	cmp	r0, #2
 800147e:	d9ec      	bls.n	800145a <HAL_RCC_OscConfig+0x61a>
 8001480:	e59a      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001482:	f7ff fb3d 	bl	8000b00 <HAL_GetTick>
 8001486:	eba0 0008 	sub.w	r0, r0, r8
 800148a:	2802      	cmp	r0, #2
 800148c:	d9bb      	bls.n	8001406 <HAL_RCC_OscConfig+0x5c6>
 800148e:	e593      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 8001490:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001494:	fab3 f383 	clz	r3, r3
 8001498:	2200      	movs	r2, #0
 800149a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800149e:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014a6:	f7ff fb2b 	bl	8000b00 <HAL_GetTick>
 80014aa:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 80014ae:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b0:	2601      	movs	r6, #1
 80014b2:	fa94 f3a4 	rbit	r3, r4
 80014b6:	682a      	ldr	r2, [r5, #0]
 80014b8:	fa94 f3a4 	rbit	r3, r4
 80014bc:	fab3 f383 	clz	r3, r3
 80014c0:	f003 031f 	and.w	r3, r3, #31
 80014c4:	fa06 f303 	lsl.w	r3, r6, r3
 80014c8:	4213      	tst	r3, r2
 80014ca:	f43f ad28 	beq.w	8000f1e <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ce:	f7ff fb17 	bl	8000b00 <HAL_GetTick>
 80014d2:	1bc0      	subs	r0, r0, r7
 80014d4:	2802      	cmp	r0, #2
 80014d6:	d9ec      	bls.n	80014b2 <HAL_RCC_OscConfig+0x672>
 80014d8:	e56e      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 80014da:	bf00      	nop
 80014dc:	1091c1a0 	.word	0x1091c1a0
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40007000 	.word	0x40007000

080014e8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80014e8:	491e      	ldr	r1, [pc, #120]	; (8001564 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 80014ea:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80014ec:	688b      	ldr	r3, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 80014ee:	f003 020c 	and.w	r2, r3, #12
 80014f2:	2a08      	cmp	r2, #8
 80014f4:	d005      	beq.n	8001502 <HAL_RCC_GetSysClockFreq+0x1a>
 80014f6:	2a0c      	cmp	r2, #12
 80014f8:	d005      	beq.n	8001506 <HAL_RCC_GetSysClockFreq+0x1e>
 80014fa:	2a04      	cmp	r2, #4
 80014fc:	d122      	bne.n	8001544 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSI_VALUE;
 80014fe:	481a      	ldr	r0, [pc, #104]	; (8001568 <HAL_RCC_GetSysClockFreq+0x80>)
}
 8001500:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8001502:	481a      	ldr	r0, [pc, #104]	; (800156c <HAL_RCC_GetSysClockFreq+0x84>)
 8001504:	bd10      	pop	{r4, pc}
 8001506:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800150a:	fa92 f2a2 	rbit	r2, r2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800150e:	fab2 f282 	clz	r2, r2
 8001512:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8001516:	fa20 f202 	lsr.w	r2, r0, r2
 800151a:	4815      	ldr	r0, [pc, #84]	; (8001570 <HAL_RCC_GetSysClockFreq+0x88>)
 800151c:	5c84      	ldrb	r4, [r0, r2]
 800151e:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8001522:	fa90 f0a0 	rbit	r0, r0
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8001526:	fab0 f280 	clz	r2, r0
 800152a:	f403 0040 	and.w	r0, r3, #12582912	; 0xc00000
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800152e:	688b      	ldr	r3, [r1, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8001530:	40d0      	lsrs	r0, r2
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001532:	03db      	lsls	r3, r3, #15
        pllvco = (HSE_VALUE * pllm) / plld;
 8001534:	bf4c      	ite	mi
 8001536:	4b0d      	ldrmi	r3, [pc, #52]	; (800156c <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE * pllm) / plld;
 8001538:	4b0b      	ldrpl	r3, [pc, #44]	; (8001568 <HAL_RCC_GetSysClockFreq+0x80>)
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 800153a:	3001      	adds	r0, #1
        pllvco = (HSI_VALUE * pllm) / plld;
 800153c:	4363      	muls	r3, r4
 800153e:	fbb3 f0f0 	udiv	r0, r3, r0
 8001542:	bd10      	pop	{r4, pc}
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8001544:	6848      	ldr	r0, [r1, #4]
 8001546:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800154a:	fa93 f3a3 	rbit	r3, r3
 800154e:	fab3 f383 	clz	r3, r3
 8001552:	f400 4060 	and.w	r0, r0, #57344	; 0xe000
 8001556:	40d8      	lsrs	r0, r3
      sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 8001558:	1c43      	adds	r3, r0, #1
 800155a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800155e:	4098      	lsls	r0, r3
 8001560:	bd10      	pop	{r4, pc}
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800
 8001568:	00f42400 	.word	0x00f42400
 800156c:	007a1200 	.word	0x007a1200
 8001570:	08004270 	.word	0x08004270

08001574 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001574:	4b6a      	ldr	r3, [pc, #424]	; (8001720 <HAL_RCC_ClockConfig+0x1ac>)
{
 8001576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800157a:	681a      	ldr	r2, [r3, #0]
{
 800157c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800157e:	f002 0201 	and.w	r2, r2, #1
 8001582:	428a      	cmp	r2, r1
{
 8001584:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001586:	d330      	bcc.n	80015ea <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001588:	6832      	ldr	r2, [r6, #0]
 800158a:	0794      	lsls	r4, r2, #30
 800158c:	d440      	bmi.n	8001610 <HAL_RCC_ClockConfig+0x9c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800158e:	07d0      	lsls	r0, r2, #31
 8001590:	d446      	bmi.n	8001620 <HAL_RCC_ClockConfig+0xac>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001592:	4b63      	ldr	r3, [pc, #396]	; (8001720 <HAL_RCC_ClockConfig+0x1ac>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	f002 0201 	and.w	r2, r2, #1
 800159a:	4295      	cmp	r5, r2
 800159c:	f0c0 80ae 	bcc.w	80016fc <HAL_RCC_ClockConfig+0x188>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015a0:	6832      	ldr	r2, [r6, #0]
 80015a2:	0751      	lsls	r1, r2, #29
 80015a4:	f100 80b3 	bmi.w	800170e <HAL_RCC_ClockConfig+0x19a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a8:	0713      	lsls	r3, r2, #28
 80015aa:	d507      	bpl.n	80015bc <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015ac:	4a5d      	ldr	r2, [pc, #372]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 80015ae:	6931      	ldr	r1, [r6, #16]
 80015b0:	6893      	ldr	r3, [r2, #8]
 80015b2:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80015b6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80015ba:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80015bc:	f7ff ff94 	bl	80014e8 <HAL_RCC_GetSysClockFreq>
 80015c0:	4b58      	ldr	r3, [pc, #352]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 80015c2:	22f0      	movs	r2, #240	; 0xf0
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	fa92 f2a2 	rbit	r2, r2
 80015ca:	fab2 f282 	clz	r2, r2
 80015ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015d2:	40d3      	lsrs	r3, r2
 80015d4:	4a54      	ldr	r2, [pc, #336]	; (8001728 <HAL_RCC_ClockConfig+0x1b4>)
 80015d6:	5cd3      	ldrb	r3, [r2, r3]
 80015d8:	40d8      	lsrs	r0, r3
 80015da:	4b54      	ldr	r3, [pc, #336]	; (800172c <HAL_RCC_ClockConfig+0x1b8>)
 80015dc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80015de:	2000      	movs	r0, #0
 80015e0:	f7ff fa66 	bl	8000ab0 <HAL_InitTick>
  return HAL_OK;
 80015e4:	2000      	movs	r0, #0
}
 80015e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ea:	2901      	cmp	r1, #1
 80015ec:	bf02      	ittt	eq
 80015ee:	681a      	ldreq	r2, [r3, #0]
 80015f0:	f042 0204 	orreq.w	r2, r2, #4
 80015f4:	601a      	streq	r2, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	f022 0201 	bic.w	r2, r2, #1
 80015fc:	430a      	orrs	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	4299      	cmp	r1, r3
 8001608:	d0be      	beq.n	8001588 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800160a:	2001      	movs	r0, #1
 800160c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001610:	4944      	ldr	r1, [pc, #272]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 8001612:	68b0      	ldr	r0, [r6, #8]
 8001614:	688b      	ldr	r3, [r1, #8]
 8001616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800161a:	4303      	orrs	r3, r0
 800161c:	608b      	str	r3, [r1, #8]
 800161e:	e7b6      	b.n	800158e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001620:	6872      	ldr	r2, [r6, #4]
 8001622:	4940      	ldr	r1, [pc, #256]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 8001624:	2a02      	cmp	r2, #2
 8001626:	d10f      	bne.n	8001648 <HAL_RCC_ClockConfig+0xd4>
 8001628:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800162c:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001630:	6808      	ldr	r0, [r1, #0]
 8001632:	fa93 f3a3 	rbit	r3, r3
 8001636:	fab3 f383 	clz	r3, r3
 800163a:	2101      	movs	r1, #1
 800163c:	f003 031f 	and.w	r3, r3, #31
 8001640:	fa01 f303 	lsl.w	r3, r1, r3
 8001644:	4203      	tst	r3, r0
 8001646:	e013      	b.n	8001670 <HAL_RCC_ClockConfig+0xfc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001648:	2a03      	cmp	r2, #3
 800164a:	d102      	bne.n	8001652 <HAL_RCC_ClockConfig+0xde>
 800164c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001650:	e7ec      	b.n	800162c <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001652:	2a01      	cmp	r2, #1
 8001654:	d129      	bne.n	80016aa <HAL_RCC_ClockConfig+0x136>
 8001656:	2302      	movs	r3, #2
 8001658:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800165c:	6809      	ldr	r1, [r1, #0]
 800165e:	fa93 f3a3 	rbit	r3, r3
 8001662:	fab3 f383 	clz	r3, r3
 8001666:	f003 031f 	and.w	r3, r3, #31
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001670:	d0cb      	beq.n	800160a <HAL_RCC_ClockConfig+0x96>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001672:	4c2c      	ldr	r4, [pc, #176]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001674:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001678:	68a3      	ldr	r3, [r4, #8]
 800167a:	f023 0303 	bic.w	r3, r3, #3
 800167e:	431a      	orrs	r2, r3
 8001680:	60a2      	str	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8001682:	f7ff fa3d 	bl	8000b00 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001686:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001688:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800168a:	2b02      	cmp	r3, #2
 800168c:	d110      	bne.n	80016b0 <HAL_RCC_ClockConfig+0x13c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800168e:	68a3      	ldr	r3, [r4, #8]
 8001690:	f003 030c 	and.w	r3, r3, #12
 8001694:	2b08      	cmp	r3, #8
 8001696:	f43f af7c 	beq.w	8001592 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800169a:	f7ff fa31 	bl	8000b00 <HAL_GetTick>
 800169e:	1bc0      	subs	r0, r0, r7
 80016a0:	4540      	cmp	r0, r8
 80016a2:	d9f4      	bls.n	800168e <HAL_RCC_ClockConfig+0x11a>
          return HAL_TIMEOUT;
 80016a4:	2003      	movs	r0, #3
 80016a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016ae:	e7bd      	b.n	800162c <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	d10b      	bne.n	80016cc <HAL_RCC_ClockConfig+0x158>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016b4:	68a3      	ldr	r3, [r4, #8]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b0c      	cmp	r3, #12
 80016bc:	f43f af69 	beq.w	8001592 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c0:	f7ff fa1e 	bl	8000b00 <HAL_GetTick>
 80016c4:	1bc0      	subs	r0, r0, r7
 80016c6:	4540      	cmp	r0, r8
 80016c8:	d9f4      	bls.n	80016b4 <HAL_RCC_ClockConfig+0x140>
 80016ca:	e7eb      	b.n	80016a4 <HAL_RCC_ClockConfig+0x130>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d110      	bne.n	80016f2 <HAL_RCC_ClockConfig+0x17e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80016d0:	68a3      	ldr	r3, [r4, #8]
 80016d2:	f003 030c 	and.w	r3, r3, #12
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	f43f af5b 	beq.w	8001592 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016dc:	f7ff fa10 	bl	8000b00 <HAL_GetTick>
 80016e0:	1bc0      	subs	r0, r0, r7
 80016e2:	4540      	cmp	r0, r8
 80016e4:	d9f4      	bls.n	80016d0 <HAL_RCC_ClockConfig+0x15c>
 80016e6:	e7dd      	b.n	80016a4 <HAL_RCC_ClockConfig+0x130>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e8:	f7ff fa0a 	bl	8000b00 <HAL_GetTick>
 80016ec:	1bc0      	subs	r0, r0, r7
 80016ee:	4540      	cmp	r0, r8
 80016f0:	d8d8      	bhi.n	80016a4 <HAL_RCC_ClockConfig+0x130>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80016f2:	68a3      	ldr	r3, [r4, #8]
 80016f4:	f013 0f0c 	tst.w	r3, #12
 80016f8:	d1f6      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x174>
 80016fa:	e74a      	b.n	8001592 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	f022 0201 	bic.w	r2, r2, #1
 8001702:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	07da      	lsls	r2, r3, #31
 8001708:	f53f af7f 	bmi.w	800160a <HAL_RCC_ClockConfig+0x96>
 800170c:	e748      	b.n	80015a0 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800170e:	4905      	ldr	r1, [pc, #20]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 8001710:	68f0      	ldr	r0, [r6, #12]
 8001712:	688b      	ldr	r3, [r1, #8]
 8001714:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001718:	4303      	orrs	r3, r0
 800171a:	608b      	str	r3, [r1, #8]
 800171c:	e744      	b.n	80015a8 <HAL_RCC_ClockConfig+0x34>
 800171e:	bf00      	nop
 8001720:	40023c00 	.word	0x40023c00
 8001724:	40023800 	.word	0x40023800
 8001728:	08004258 	.word	0x08004258
 800172c:	20000000 	.word	0x20000000

08001730 <HAL_RCC_GetHCLKFreq>:
}
 8001730:	4b01      	ldr	r3, [pc, #4]	; (8001738 <HAL_RCC_GetHCLKFreq+0x8>)
 8001732:	6818      	ldr	r0, [r3, #0]
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	20000000 	.word	0x20000000

0800173c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <HAL_RCC_GetPCLK1Freq+0x24>)
 800173e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	fa92 f2a2 	rbit	r2, r2
 8001748:	fab2 f282 	clz	r2, r2
 800174c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001750:	40d3      	lsrs	r3, r2
 8001752:	4a04      	ldr	r2, [pc, #16]	; (8001764 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001754:	5cd3      	ldrb	r3, [r2, r3]
 8001756:	4a04      	ldr	r2, [pc, #16]	; (8001768 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001758:	6810      	ldr	r0, [r2, #0]
}    
 800175a:	40d8      	lsrs	r0, r3
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40023800 	.word	0x40023800
 8001764:	08004268 	.word	0x08004268
 8001768:	20000000 	.word	0x20000000

0800176c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800176c:	4b08      	ldr	r3, [pc, #32]	; (8001790 <HAL_RCC_GetPCLK2Freq+0x24>)
 800176e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	fa92 f2a2 	rbit	r2, r2
 8001778:	fab2 f282 	clz	r2, r2
 800177c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001780:	40d3      	lsrs	r3, r2
 8001782:	4a04      	ldr	r2, [pc, #16]	; (8001794 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001784:	5cd3      	ldrb	r3, [r2, r3]
 8001786:	4a04      	ldr	r2, [pc, #16]	; (8001798 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001788:	6810      	ldr	r0, [r2, #0]
} 
 800178a:	40d8      	lsrs	r0, r3
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800
 8001794:	08004268 	.word	0x08004268
 8001798:	20000000 	.word	0x20000000

0800179c <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800179c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80017a0:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017a2:	6805      	ldr	r5, [r0, #0]
 80017a4:	68c2      	ldr	r2, [r0, #12]
 80017a6:	692b      	ldr	r3, [r5, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017a8:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017ae:	4313      	orrs	r3, r2
 80017b0:	612b      	str	r3, [r5, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017b2:	6883      	ldr	r3, [r0, #8]
 80017b4:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 80017b6:	68ea      	ldr	r2, [r5, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017b8:	4303      	orrs	r3, r0
 80017ba:	f8d9 0014 	ldr.w	r0, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80017be:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017c2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, 
 80017c4:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017c8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80017ca:	4313      	orrs	r3, r2
 80017cc:	60eb      	str	r3, [r5, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017ce:	696b      	ldr	r3, [r5, #20]
 80017d0:	f8d9 2018 	ldr.w	r2, [r9, #24]
 80017d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017d8:	4313      	orrs	r3, r2
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017da:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017de:	616b      	str	r3, [r5, #20]
 80017e0:	4b7e      	ldr	r3, [pc, #504]	; (80019dc <UART_SetConfig+0x240>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017e2:	d17f      	bne.n	80018e4 <UART_SetConfig+0x148>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 80017e4:	429d      	cmp	r5, r3
 80017e6:	f04f 0419 	mov.w	r4, #25
 80017ea:	d147      	bne.n	800187c <UART_SetConfig+0xe0>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80017ec:	f7ff ffbe 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 80017f0:	fb04 f300 	mul.w	r3, r4, r0
 80017f4:	f8d9 7004 	ldr.w	r7, [r9, #4]
 80017f8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80017fc:	007f      	lsls	r7, r7, #1
 80017fe:	fbb3 f3f7 	udiv	r3, r3, r7
 8001802:	fbb3 f3f8 	udiv	r3, r3, r8
 8001806:	011f      	lsls	r7, r3, #4
 8001808:	f7ff ffb0 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 800180c:	4360      	muls	r0, r4
 800180e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	fbb0 f6f3 	udiv	r6, r0, r3
 8001818:	f7ff ffa8 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 800181c:	4360      	muls	r0, r4
 800181e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	fbb0 f3f3 	udiv	r3, r0, r3
 8001828:	fbb3 f3f8 	udiv	r3, r3, r8
 800182c:	fb08 6313 	mls	r3, r8, r3, r6
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	3332      	adds	r3, #50	; 0x32
 8001834:	fbb3 f3f8 	udiv	r3, r3, r8
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 800183e:	f7ff ff95 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 8001842:	4360      	muls	r0, r4
 8001844:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001848:	0052      	lsls	r2, r2, #1
 800184a:	fbb0 faf2 	udiv	sl, r0, r2
 800184e:	f7ff ff8d 	bl	800176c <HAL_RCC_GetPCLK2Freq>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001852:	4360      	muls	r0, r4
 8001854:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	fbb0 f3f3 	udiv	r3, r0, r3
 800185e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001862:	fb08 a313 	mls	r3, r8, r3, sl
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	3332      	adds	r3, #50	; 0x32
 800186a:	fbb3 f3f8 	udiv	r3, r3, r8
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	443b      	add	r3, r7
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001874:	4433      	add	r3, r6
 8001876:	60ab      	str	r3, [r5, #8]
 8001878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800187c:	f7ff ff5e 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 8001880:	fb04 f300 	mul.w	r3, r4, r0
 8001884:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8001888:	f04f 0864 	mov.w	r8, #100	; 0x64
 800188c:	007f      	lsls	r7, r7, #1
 800188e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001892:	fbb3 f3f8 	udiv	r3, r3, r8
 8001896:	011f      	lsls	r7, r3, #4
 8001898:	f7ff ff50 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 800189c:	4360      	muls	r0, r4
 800189e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	fbb0 f6f3 	udiv	r6, r0, r3
 80018a8:	f7ff ff48 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80018ac:	4360      	muls	r0, r4
 80018ae:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80018b8:	fbb3 f3f8 	udiv	r3, r3, r8
 80018bc:	fb08 6313 	mls	r3, r8, r3, r6
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	3332      	adds	r3, #50	; 0x32
 80018c4:	fbb3 f3f8 	udiv	r3, r3, r8
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 80018ce:	f7ff ff35 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80018d2:	4360      	muls	r0, r4
 80018d4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80018d8:	0052      	lsls	r2, r2, #1
 80018da:	fbb0 faf2 	udiv	sl, r0, r2
 80018de:	f7ff ff2d 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80018e2:	e7b6      	b.n	8001852 <UART_SetConfig+0xb6>
    if((huart->Instance == USART1))
 80018e4:	429d      	cmp	r5, r3
 80018e6:	f04f 0419 	mov.w	r4, #25
 80018ea:	d143      	bne.n	8001974 <UART_SetConfig+0x1d8>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80018ec:	f7ff ff3e 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 80018f0:	fb04 f300 	mul.w	r3, r4, r0
 80018f4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80018f8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80018fc:	00b6      	lsls	r6, r6, #2
 80018fe:	fbb3 f3f6 	udiv	r3, r3, r6
 8001902:	fbb3 f3f8 	udiv	r3, r3, r8
 8001906:	011e      	lsls	r6, r3, #4
 8001908:	f7ff ff30 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 800190c:	4360      	muls	r0, r4
 800190e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	fbb0 f7f3 	udiv	r7, r0, r3
 8001918:	f7ff ff28 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 800191c:	4360      	muls	r0, r4
 800191e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	fbb0 f3f3 	udiv	r3, r0, r3
 8001928:	fbb3 f3f8 	udiv	r3, r3, r8
 800192c:	fb08 7313 	mls	r3, r8, r3, r7
 8001930:	011b      	lsls	r3, r3, #4
 8001932:	3332      	adds	r3, #50	; 0x32
 8001934:	fbb3 f3f8 	udiv	r3, r3, r8
 8001938:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800193c:	f7ff ff16 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 8001940:	4360      	muls	r0, r4
 8001942:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001946:	0092      	lsls	r2, r2, #2
 8001948:	fbb0 faf2 	udiv	sl, r0, r2
 800194c:	f7ff ff0e 	bl	800176c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001950:	4360      	muls	r0, r4
 8001952:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	fbb0 f3f3 	udiv	r3, r0, r3
 800195c:	fbb3 f3f8 	udiv	r3, r3, r8
 8001960:	fb08 a313 	mls	r3, r8, r3, sl
 8001964:	011b      	lsls	r3, r3, #4
 8001966:	3332      	adds	r3, #50	; 0x32
 8001968:	fbb3 f3f8 	udiv	r3, r3, r8
 800196c:	f003 030f 	and.w	r3, r3, #15
 8001970:	433b      	orrs	r3, r7
 8001972:	e77f      	b.n	8001874 <UART_SetConfig+0xd8>
 8001974:	f7ff fee2 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 8001978:	fb04 f300 	mul.w	r3, r4, r0
 800197c:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001980:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001984:	00b6      	lsls	r6, r6, #2
 8001986:	fbb3 f3f6 	udiv	r3, r3, r6
 800198a:	fbb3 f3f8 	udiv	r3, r3, r8
 800198e:	011e      	lsls	r6, r3, #4
 8001990:	f7ff fed4 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 8001994:	4360      	muls	r0, r4
 8001996:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	fbb0 f7f3 	udiv	r7, r0, r3
 80019a0:	f7ff fecc 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80019a4:	4360      	muls	r0, r4
 80019a6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80019b0:	fbb3 f3f8 	udiv	r3, r3, r8
 80019b4:	fb08 7313 	mls	r3, r8, r3, r7
 80019b8:	011b      	lsls	r3, r3, #4
 80019ba:	3332      	adds	r3, #50	; 0x32
 80019bc:	fbb3 f3f8 	udiv	r3, r3, r8
 80019c0:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80019c4:	f7ff feba 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80019c8:	4360      	muls	r0, r4
 80019ca:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80019ce:	0092      	lsls	r2, r2, #2
 80019d0:	fbb0 faf2 	udiv	sl, r0, r2
 80019d4:	f7ff feb2 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80019d8:	e7ba      	b.n	8001950 <UART_SetConfig+0x1b4>
 80019da:	bf00      	nop
 80019dc:	40013800 	.word	0x40013800

080019e0 <UART_WaitOnFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
 80019e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019e2:	4604      	mov	r4, r0
 80019e4:	460e      	mov	r6, r1
 80019e6:	4615      	mov	r5, r2
  tickstart = HAL_GetTick();
 80019e8:	f7ff f88a 	bl	8000b00 <HAL_GetTick>
 80019ec:	4607      	mov	r7, r0
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 80019ee:	6822      	ldr	r2, [r4, #0]
 80019f0:	6813      	ldr	r3, [r2, #0]
 80019f2:	ea36 0303 	bics.w	r3, r6, r3
 80019f6:	d101      	bne.n	80019fc <UART_WaitOnFlagUntilTimeout.constprop.1+0x1c>
  return HAL_OK;
 80019f8:	2000      	movs	r0, #0
}
 80019fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(Timeout != HAL_MAX_DELAY)
 80019fc:	1c6b      	adds	r3, r5, #1
 80019fe:	d0f7      	beq.n	80019f0 <UART_WaitOnFlagUntilTimeout.constprop.1+0x10>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001a00:	b9c5      	cbnz	r5, 8001a34 <UART_WaitOnFlagUntilTimeout.constprop.1+0x54>
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a02:	6823      	ldr	r3, [r4, #0]
          return HAL_TIMEOUT;
 8001a04:	2003      	movs	r0, #3
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a06:	68da      	ldr	r2, [r3, #12]
 8001a08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a0c:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001a0e:	68da      	ldr	r2, [r3, #12]
 8001a10:	f022 0220 	bic.w	r2, r2, #32
 8001a14:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001a16:	68da      	ldr	r2, [r3, #12]
 8001a18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a1c:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001a1e:	695a      	ldr	r2, [r3, #20]
 8001a20:	f022 0201 	bic.w	r2, r2, #1
 8001a24:	615a      	str	r2, [r3, #20]
          huart->State= HAL_UART_STATE_READY;
 8001a26:	2301      	movs	r3, #1
 8001a28:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
          __HAL_UNLOCK(huart);
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001a34:	f7ff f864 	bl	8000b00 <HAL_GetTick>
 8001a38:	1bc0      	subs	r0, r0, r7
 8001a3a:	4285      	cmp	r5, r0
 8001a3c:	d2d7      	bcs.n	80019ee <UART_WaitOnFlagUntilTimeout.constprop.1+0xe>
 8001a3e:	e7e0      	b.n	8001a02 <UART_WaitOnFlagUntilTimeout.constprop.1+0x22>

08001a40 <HAL_UART_Init>:
{
 8001a40:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001a42:	4604      	mov	r4, r0
 8001a44:	b330      	cbz	r0, 8001a94 <HAL_UART_Init+0x54>
  if(huart->State == HAL_UART_STATE_RESET)
 8001a46:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001a4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a4e:	b91b      	cbnz	r3, 8001a58 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001a50:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001a54:	f000 facc 	bl	8001ff0 <HAL_UART_MspInit>
  huart->State = HAL_UART_STATE_BUSY;
 8001a58:	2302      	movs	r3, #2
  __HAL_UART_DISABLE(huart);
 8001a5a:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 8001a5c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001a60:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a62:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001a64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a68:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a6a:	f7ff fe97 	bl	800179c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a6e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a70:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a7a:	695a      	ldr	r2, [r3, #20]
 8001a7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a80:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a88:	60da      	str	r2, [r3, #12]
  huart->State= HAL_UART_STATE_READY;
 8001a8a:	2301      	movs	r3, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a8c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 8001a8e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001a92:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a94:	2001      	movs	r0, #1
}
 8001a96:	bd10      	pop	{r4, pc}

08001a98 <HAL_UART_Transmit>:
{
 8001a98:	b570      	push	{r4, r5, r6, lr}
 8001a9a:	460d      	mov	r5, r1
  tmp_state = huart->State;
 8001a9c:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
{
 8001aa0:	4604      	mov	r4, r0
  tmp_state = huart->State;
 8001aa2:	b2c9      	uxtb	r1, r1
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8001aa4:	2901      	cmp	r1, #1
{
 8001aa6:	461e      	mov	r6, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8001aa8:	d001      	beq.n	8001aae <HAL_UART_Transmit+0x16>
 8001aaa:	2922      	cmp	r1, #34	; 0x22
 8001aac:	d14d      	bne.n	8001b4a <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0))
 8001aae:	2d00      	cmp	r5, #0
 8001ab0:	d049      	beq.n	8001b46 <HAL_UART_Transmit+0xae>
 8001ab2:	2a00      	cmp	r2, #0
 8001ab4:	d047      	beq.n	8001b46 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001ab6:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d045      	beq.n	8001b4a <HAL_UART_Transmit+0xb2>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8001ac8:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
    huart->TxXferSize = Size;
 8001acc:	84a2      	strh	r2, [r4, #36]	; 0x24
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8001ace:	2b22      	cmp	r3, #34	; 0x22
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8001ad0:	bf0c      	ite	eq
 8001ad2:	2332      	moveq	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_TX;
 8001ad4:	2312      	movne	r3, #18
    huart->TxXferCount = Size;
 8001ad6:	84e2      	strh	r2, [r4, #38]	; 0x26
      huart->State = HAL_UART_STATE_BUSY_TX;
 8001ad8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    while(huart->TxXferCount > 0)
 8001adc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001ade:	b98a      	cbnz	r2, 8001b04 <HAL_UART_Transmit+0x6c>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)
 8001ae0:	4632      	mov	r2, r6
 8001ae2:	2140      	movs	r1, #64	; 0x40
 8001ae4:	4620      	mov	r0, r4
 8001ae6:	f7ff ff7b 	bl	80019e0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8001aea:	b9c0      	cbnz	r0, 8001b1e <HAL_UART_Transmit+0x86>
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8001aec:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8001af0:	2b32      	cmp	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_RX;
 8001af2:	bf0c      	ite	eq
 8001af4:	2322      	moveq	r3, #34	; 0x22
      huart->State = HAL_UART_STATE_READY;
 8001af6:	2301      	movne	r3, #1
 8001af8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001afc:	2300      	movs	r3, #0
 8001afe:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    return HAL_OK;
 8001b02:	bd70      	pop	{r4, r5, r6, pc}
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b04:	68a3      	ldr	r3, [r4, #8]
      huart->TxXferCount--;
 8001b06:	3a01      	subs	r2, #1
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      huart->TxXferCount--;
 8001b0c:	84e2      	strh	r2, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8001b0e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8001b12:	4632      	mov	r2, r6
 8001b14:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b16:	d10d      	bne.n	8001b34 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8001b18:	f7ff ff62 	bl	80019e0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8001b1c:	b108      	cbz	r0, 8001b22 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001b1e:	2003      	movs	r0, #3
 8001b20:	bd70      	pop	{r4, r5, r6, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001b22:	882b      	ldrh	r3, [r5, #0]
 8001b24:	6822      	ldr	r2, [r4, #0]
 8001b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b2a:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001b2c:	6923      	ldr	r3, [r4, #16]
 8001b2e:	b943      	cbnz	r3, 8001b42 <HAL_UART_Transmit+0xaa>
          pData +=2;
 8001b30:	3502      	adds	r5, #2
 8001b32:	e7d3      	b.n	8001adc <HAL_UART_Transmit+0x44>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8001b34:	f7ff ff54 	bl	80019e0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8001b38:	2800      	cmp	r0, #0
 8001b3a:	d1f0      	bne.n	8001b1e <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001b3c:	6823      	ldr	r3, [r4, #0]
 8001b3e:	782a      	ldrb	r2, [r5, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	3501      	adds	r5, #1
 8001b44:	e7ca      	b.n	8001adc <HAL_UART_Transmit+0x44>
      return  HAL_ERROR;
 8001b46:	2001      	movs	r0, #1
 8001b48:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8001b4a:	2002      	movs	r0, #2
}
 8001b4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08001b50 <DWT_Delay_Init>:
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001b50:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <DWT_Delay_Init+0x38>)
 8001b52:	68da      	ldr	r2, [r3, #12]
 8001b54:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001b58:	60da      	str	r2, [r3, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001b60:	60da      	str	r2, [r3, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001b62:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <DWT_Delay_Init+0x3c>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	f022 0201 	bic.w	r2, r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	f042 0201 	orr.w	r2, r2, #1
 8001b72:	601a      	str	r2, [r3, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001b74:	2200      	movs	r2, #0
 8001b76:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001b78:	bf00      	nop
     __ASM volatile ("NOP");
 8001b7a:	bf00      	nop
  __ASM volatile ("NOP");
 8001b7c:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001b7e:	6858      	ldr	r0, [r3, #4]
     }
     else
  {
    return 1; /*clock cycle counter not started*/
  }
}
 8001b80:	fab0 f080 	clz	r0, r0
 8001b84:	0940      	lsrs	r0, r0, #5
 8001b86:	4770      	bx	lr
 8001b88:	e000edf0 	.word	0xe000edf0
 8001b8c:	e0001000 	.word	0xe0001000

08001b90 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001b90:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001b92:	4c09      	ldr	r4, [pc, #36]	; (8001bb8 <DWT_Delay_us+0x28>)
{
 8001b94:	9001      	str	r0, [sp, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001b96:	6865      	ldr	r5, [r4, #4]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001b98:	f7ff fdca 	bl	8001730 <HAL_RCC_GetHCLKFreq>
 8001b9c:	4a07      	ldr	r2, [pc, #28]	; (8001bbc <DWT_Delay_us+0x2c>)
 8001b9e:	9b01      	ldr	r3, [sp, #4]
 8001ba0:	fbb0 f0f2 	udiv	r0, r0, r2
 8001ba4:	4343      	muls	r3, r0
 8001ba6:	9301      	str	r3, [sp, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001ba8:	6863      	ldr	r3, [r4, #4]
 8001baa:	9a01      	ldr	r2, [sp, #4]
 8001bac:	1b5b      	subs	r3, r3, r5
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d3fa      	bcc.n	8001ba8 <DWT_Delay_us+0x18>
}
 8001bb2:	b003      	add	sp, #12
 8001bb4:	bd30      	pop	{r4, r5, pc}
 8001bb6:	bf00      	nop
 8001bb8:	e0001000 	.word	0xe0001000
 8001bbc:	000f4240 	.word	0x000f4240

08001bc0 <set_gpio_output>:
GPIO_InitTypeDef GPIO_InitStruct;
void set_gpio_output (void)
{
	/*Configure GPIO pin output: PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	2208      	movs	r2, #8
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001bc4:	4903      	ldr	r1, [pc, #12]	; (8001bd4 <set_gpio_output+0x14>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc6:	4804      	ldr	r0, [pc, #16]	; (8001bd8 <set_gpio_output+0x18>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc8:	e881 000c 	stmia.w	r1, {r2, r3}
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60cb      	str	r3, [r1, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd0:	f7ff b818 	b.w	8000c04 <HAL_GPIO_Init>
 8001bd4:	20000240 	.word	0x20000240
 8001bd8:	40020400 	.word	0x40020400

08001bdc <set_gpio_input>:
}

void set_gpio_input (void)
{
	/*Configure GPIO pin input: PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001bdc:	2308      	movs	r3, #8
 8001bde:	4904      	ldr	r1, [pc, #16]	; (8001bf0 <set_gpio_input+0x14>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be0:	4804      	ldr	r0, [pc, #16]	; (8001bf4 <set_gpio_input+0x18>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001be2:	600b      	str	r3, [r1, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be4:	2300      	movs	r3, #0
 8001be6:	604b      	str	r3, [r1, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	608b      	str	r3, [r1, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bea:	f7ff b80b 	b.w	8000c04 <HAL_GPIO_Init>
 8001bee:	bf00      	nop
 8001bf0:	20000240 	.word	0x20000240
 8001bf4:	40020400 	.word	0x40020400

08001bf8 <DHT22_start>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void DHT22_start (void)
{
 8001bf8:	b510      	push	{r4, lr}
	set_gpio_output ();  // set the pin as output
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_3, 0);   // pull the pin low
 8001bfa:	4c0c      	ldr	r4, [pc, #48]	; (8001c2c <DHT22_start+0x34>)
	set_gpio_output ();  // set the pin as output
 8001bfc:	f7ff ffe0 	bl	8001bc0 <set_gpio_output>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_3, 0);   // pull the pin low
 8001c00:	2200      	movs	r2, #0
 8001c02:	2108      	movs	r1, #8
 8001c04:	4620      	mov	r0, r4
 8001c06:	f7ff f8d5 	bl	8000db4 <HAL_GPIO_WritePin>
	DWT_Delay_us (500);   // wait for 500us
 8001c0a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c0e:	f7ff ffbf 	bl	8001b90 <DWT_Delay_us>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_3, 1);   // pull the pin high
 8001c12:	4620      	mov	r0, r4
 8001c14:	2201      	movs	r2, #1
 8001c16:	2108      	movs	r1, #8
 8001c18:	f7ff f8cc 	bl	8000db4 <HAL_GPIO_WritePin>
	DWT_Delay_us (30);   // wait for 30us
 8001c1c:	201e      	movs	r0, #30
 8001c1e:	f7ff ffb7 	bl	8001b90 <DWT_Delay_us>
	set_gpio_input ();   // set as input
}
 8001c22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	set_gpio_input ();   // set as input
 8001c26:	f7ff bfd9 	b.w	8001bdc <set_gpio_input>
 8001c2a:	bf00      	nop
 8001c2c:	40020400 	.word	0x40020400

08001c30 <check_response>:

void check_response (void)
{
 8001c30:	b510      	push	{r4, lr}
	DWT_Delay_us (40);
 8001c32:	2028      	movs	r0, #40	; 0x28
 8001c34:	f7ff ffac 	bl	8001b90 <DWT_Delay_us>
	if (!(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)))
 8001c38:	2108      	movs	r1, #8
 8001c3a:	480b      	ldr	r0, [pc, #44]	; (8001c68 <check_response+0x38>)
 8001c3c:	f7ff f8b4 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c40:	b950      	cbnz	r0, 8001c58 <check_response+0x28>
	{
		DWT_Delay_us (80);
 8001c42:	2050      	movs	r0, #80	; 0x50
 8001c44:	f7ff ffa4 	bl	8001b90 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3))) check = 1;
 8001c48:	2108      	movs	r1, #8
 8001c4a:	4807      	ldr	r0, [pc, #28]	; (8001c68 <check_response+0x38>)
 8001c4c:	f7ff f8ac 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c50:	b110      	cbz	r0, 8001c58 <check_response+0x28>
 8001c52:	2201      	movs	r2, #1
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <check_response+0x3c>)
 8001c56:	701a      	strb	r2, [r3, #0]
	}
	while ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)));   // wait for the pin to go low
 8001c58:	4c03      	ldr	r4, [pc, #12]	; (8001c68 <check_response+0x38>)
 8001c5a:	2108      	movs	r1, #8
 8001c5c:	4620      	mov	r0, r4
 8001c5e:	f7ff f8a3 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c62:	2800      	cmp	r0, #0
 8001c64:	d1f9      	bne.n	8001c5a <check_response+0x2a>
}
 8001c66:	bd10      	pop	{r4, pc}
 8001c68:	40020400 	.word	0x40020400
 8001c6c:	200001f0 	.word	0x200001f0

08001c70 <read_data>:

uint8_t read_data (void)
{
 8001c70:	b570      	push	{r4, r5, r6, lr}
 8001c72:	2400      	movs	r4, #0
 8001c74:	2507      	movs	r5, #7
	uint8_t i,j;
	for (j=0;j<8;j++)
	{
		while (!(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)));   // wait for the pin to go high
 8001c76:	4e10      	ldr	r6, [pc, #64]	; (8001cb8 <read_data+0x48>)
 8001c78:	2108      	movs	r1, #8
 8001c7a:	4630      	mov	r0, r6
 8001c7c:	f7ff f894 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c80:	2800      	cmp	r0, #0
 8001c82:	d0f9      	beq.n	8001c78 <read_data+0x8>
		DWT_Delay_us (40);   // wait for 40 us
 8001c84:	2028      	movs	r0, #40	; 0x28
 8001c86:	f7ff ff83 	bl	8001b90 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)) == 0)   // if the pin is low
 8001c8a:	2108      	movs	r1, #8
 8001c8c:	4630      	mov	r0, r6
 8001c8e:	f7ff f88b 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c92:	2301      	movs	r3, #1
		{
			i&= ~(1<<(7-j));   // write 0
 8001c94:	40ab      	lsls	r3, r5
		if ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)) == 0)   // if the pin is low
 8001c96:	b960      	cbnz	r0, 8001cb2 <read_data+0x42>
			i&= ~(1<<(7-j));   // write 0
 8001c98:	ea24 0403 	bic.w	r4, r4, r3
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
		while ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)));  // wait for the pin to go low
 8001c9c:	2108      	movs	r1, #8
 8001c9e:	4630      	mov	r0, r6
 8001ca0:	f7ff f882 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d1f9      	bne.n	8001c9c <read_data+0x2c>
	for (j=0;j<8;j++)
 8001ca8:	f115 35ff 	adds.w	r5, r5, #4294967295
 8001cac:	d2e4      	bcs.n	8001c78 <read_data+0x8>
	}
	return i;
}
 8001cae:	4620      	mov	r0, r4
 8001cb0:	bd70      	pop	{r4, r5, r6, pc}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001cb2:	431c      	orrs	r4, r3
 8001cb4:	b2e4      	uxtb	r4, r4
 8001cb6:	e7f1      	b.n	8001c9c <read_data+0x2c>
 8001cb8:	40020400 	.word	0x40020400

08001cbc <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cbc:	4a1e      	ldr	r2, [pc, #120]	; (8001d38 <SystemClock_Config+0x7c>)
{
 8001cbe:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cc0:	6813      	ldr	r3, [r2, #0]
{
 8001cc2:	b092      	sub	sp, #72	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cc4:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001cc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ccc:	6013      	str	r3, [r2, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cd2:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001cd8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cdc:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001cde:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001ce0:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001ce2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ce6:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ce8:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001cea:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001cec:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cee:	f7ff f8a7 	bl	8000e40 <HAL_RCC_OscConfig>
 8001cf2:	b100      	cbz	r0, 8001cf6 <SystemClock_Config+0x3a>
 8001cf4:	e7fe      	b.n	8001cf4 <SystemClock_Config+0x38>

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cf6:	220f      	movs	r2, #15
 8001cf8:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cfa:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cfc:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cfe:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d00:	4621      	mov	r1, r4
 8001d02:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d04:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d08:	f7ff fc34 	bl	8001574 <HAL_RCC_ClockConfig>
 8001d0c:	4604      	mov	r4, r0
 8001d0e:	b100      	cbz	r0, 8001d12 <SystemClock_Config+0x56>
 8001d10:	e7fe      	b.n	8001d10 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001d12:	f7ff fd0d 	bl	8001730 <HAL_RCC_GetHCLKFreq>
 8001d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d1a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d1e:	f7fe ff49 	bl	8000bb4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001d22:	2004      	movs	r0, #4
 8001d24:	f7fe ff5c 	bl	8000be0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001d28:	4622      	mov	r2, r4
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d30:	f7fe ff0c 	bl	8000b4c <HAL_NVIC_SetPriority>
}
 8001d34:	b012      	add	sp, #72	; 0x48
 8001d36:	bd10      	pop	{r4, pc}
 8001d38:	40007000 	.word	0x40007000

08001d3c <main>:
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8001d40:	f7fe feca 	bl	8000ad8 <HAL_Init>
  SystemClock_Config();
 8001d44:	f7ff ffba 	bl	8001cbc <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d48:	4b6b      	ldr	r3, [pc, #428]	; (8001ef8 <main+0x1bc>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d4a:	2120      	movs	r1, #32
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d4c:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d4e:	486b      	ldr	r0, [pc, #428]	; (8001efc <main+0x1c0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d50:	f042 0204 	orr.w	r2, r2, #4
 8001d54:	61da      	str	r2, [r3, #28]
 8001d56:	69da      	ldr	r2, [r3, #28]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d5a:	f002 0204 	and.w	r2, r2, #4
 8001d5e:	9201      	str	r2, [sp, #4]
 8001d60:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d62:	69da      	ldr	r2, [r3, #28]
  huart2.Instance = USART2;
 8001d64:	4d66      	ldr	r5, [pc, #408]	; (8001f00 <main+0x1c4>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d66:	f042 0220 	orr.w	r2, r2, #32
 8001d6a:	61da      	str	r2, [r3, #28]
 8001d6c:	69da      	ldr	r2, [r3, #28]
 8001d6e:	f002 0220 	and.w	r2, r2, #32
 8001d72:	9202      	str	r2, [sp, #8]
 8001d74:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d76:	69da      	ldr	r2, [r3, #28]
 8001d78:	f042 0201 	orr.w	r2, r2, #1
 8001d7c:	61da      	str	r2, [r3, #28]
 8001d7e:	69da      	ldr	r2, [r3, #28]
 8001d80:	f002 0201 	and.w	r2, r2, #1
 8001d84:	9203      	str	r2, [sp, #12]
 8001d86:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d88:	69da      	ldr	r2, [r3, #28]
 8001d8a:	f042 0202 	orr.w	r2, r2, #2
 8001d8e:	61da      	str	r2, [r3, #28]
 8001d90:	69db      	ldr	r3, [r3, #28]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d92:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	9304      	str	r3, [sp, #16]
 8001d9a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d9c:	f7ff f80a 	bl	8000db4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8001da0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001da4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001da6:	4b57      	ldr	r3, [pc, #348]	; (8001f04 <main+0x1c8>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001da8:	a905      	add	r1, sp, #20
 8001daa:	4857      	ldr	r0, [pc, #348]	; (8001f08 <main+0x1cc>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dac:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001db0:	f7fe ff28 	bl	8000c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001db4:	2320      	movs	r3, #32
 8001db6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db8:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001dba:	a905      	add	r1, sp, #20
 8001dbc:	484f      	ldr	r0, [pc, #316]	; (8001efc <main+0x1c0>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dbe:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	f7fe ff1e 	bl	8000c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001dc8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001dcc:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dd6:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd8:	a905      	add	r1, sp, #20
 8001dda:	4848      	ldr	r0, [pc, #288]	; (8001efc <main+0x1c0>)
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ddc:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dde:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de0:	f7fe ff10 	bl	8000c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001de4:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de6:	4849      	ldr	r0, [pc, #292]	; (8001f0c <main+0x1d0>)
 8001de8:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001dea:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dec:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df0:	f7fe ff08 	bl	8000c04 <HAL_GPIO_Init>
  huart2.Init.BaudRate = 115200;
 8001df4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001df8:	4a45      	ldr	r2, [pc, #276]	; (8001f10 <main+0x1d4>)
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dfa:	4628      	mov	r0, r5
  huart2.Init.BaudRate = 115200;
 8001dfc:	e885 000c 	stmia.w	r5, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e00:	230c      	movs	r3, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e02:	60ac      	str	r4, [r5, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e04:	60ec      	str	r4, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e06:	612c      	str	r4, [r5, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e08:	616b      	str	r3, [r5, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e0a:	61ac      	str	r4, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e0c:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e0e:	f7ff fe17 	bl	8001a40 <HAL_UART_Init>
 8001e12:	b100      	cbz	r0, 8001e16 <main+0xda>
 8001e14:	e7fe      	b.n	8001e14 <main+0xd8>
  DWT_Delay_Init();
 8001e16:	f7ff fe9b 	bl	8001b50 <DWT_Delay_Init>
	 sprintf((char *)temp, "Temp: %d,%dC\n", temp_low, temp_high);
 8001e1a:	4e3e      	ldr	r6, [pc, #248]	; (8001f14 <main+0x1d8>)
	 sprintf((char *)humi, "RH: %d,%d", rh_low, rh_high);
 8001e1c:	4c3e      	ldr	r4, [pc, #248]	; (8001f18 <main+0x1dc>)
	  DHT22_start ();
 8001e1e:	f7ff feeb 	bl	8001bf8 <DHT22_start>
	  check_response ();
 8001e22:	f7ff ff05 	bl	8001c30 <check_response>
	  Rh_byte1 = read_data ();
 8001e26:	f7ff ff23 	bl	8001c70 <read_data>
 8001e2a:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8001f38 <main+0x1fc>
	  Rh_byte2 = read_data ();
 8001e2e:	4f3b      	ldr	r7, [pc, #236]	; (8001f1c <main+0x1e0>)
	  Rh_byte1 = read_data ();
 8001e30:	f888 0000 	strb.w	r0, [r8]
	  Rh_byte2 = read_data ();
 8001e34:	f7ff ff1c 	bl	8001c70 <read_data>
 8001e38:	7038      	strb	r0, [r7, #0]
	  Temp_byte1 = read_data ();
 8001e3a:	f7ff ff19 	bl	8001c70 <read_data>
 8001e3e:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 8001f3c <main+0x200>
	  Temp_byte2 = read_data ();
 8001e42:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8001f40 <main+0x204>
	  Temp_byte1 = read_data ();
 8001e46:	f88a 0000 	strb.w	r0, [sl]
	  Temp_byte2 = read_data ();
 8001e4a:	f7ff ff11 	bl	8001c70 <read_data>
 8001e4e:	f889 0000 	strb.w	r0, [r9]
	  sum = read_data();
 8001e52:	f7ff ff0d 	bl	8001c70 <read_data>
	  temp_low = TEMP/10;
 8001e56:	f04f 0e0a 	mov.w	lr, #10
	  sum = read_data();
 8001e5a:	4b31      	ldr	r3, [pc, #196]	; (8001f20 <main+0x1e4>)
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8001e5c:	f899 2000 	ldrb.w	r2, [r9]
	  sum = read_data();
 8001e60:	8018      	strh	r0, [r3, #0]
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8001e62:	f89a 0000 	ldrb.w	r0, [sl]
 8001e66:	4b2f      	ldr	r3, [pc, #188]	; (8001f24 <main+0x1e8>)
 8001e68:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
	  temp_low = TEMP/10;
 8001e6c:	fbb0 f2fe 	udiv	r2, r0, lr
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8001e70:	8018      	strh	r0, [r3, #0]
	  RH = ((Rh_byte1<<8)|Rh_byte2);
 8001e72:	f898 1000 	ldrb.w	r1, [r8]
 8001e76:	783b      	ldrb	r3, [r7, #0]
	  temp_low = TEMP/10;
 8001e78:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8001f44 <main+0x208>
	  RH = ((Rh_byte1<<8)|Rh_byte2);
 8001e7c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8001e80:	4b29      	ldr	r3, [pc, #164]	; (8001f28 <main+0x1ec>)
	  temp_high = TEMP%10;
 8001e82:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8001f48 <main+0x20c>
	  RH = ((Rh_byte1<<8)|Rh_byte2);
 8001e86:	8019      	strh	r1, [r3, #0]
	  temp_low = TEMP/10;
 8001e88:	b293      	uxth	r3, r2
 8001e8a:	f8c9 3000 	str.w	r3, [r9]
	  rh_low = RH/10;
 8001e8e:	fbb1 f3fe 	udiv	r3, r1, lr
	  temp_high = TEMP%10;
 8001e92:	fb0e 0212 	mls	r2, lr, r2, r0
 8001e96:	b292      	uxth	r2, r2
 8001e98:	f8ca 2000 	str.w	r2, [sl]
	  rh_low = RH/10;
 8001e9c:	b29a      	uxth	r2, r3
	  rh_high = RH%10;
 8001e9e:	fb0e 1313 	mls	r3, lr, r3, r1
	  rh_low = RH/10;
 8001ea2:	4f22      	ldr	r7, [pc, #136]	; (8001f2c <main+0x1f0>)
	  rh_high = RH%10;
 8001ea4:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8001f4c <main+0x210>
 8001ea8:	b29b      	uxth	r3, r3
	  HAL_Delay (1000);
 8001eaa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	  rh_low = RH/10;
 8001eae:	603a      	str	r2, [r7, #0]
	  rh_high = RH%10;
 8001eb0:	f8c8 3000 	str.w	r3, [r8]
	  HAL_Delay (1000);
 8001eb4:	f7fe fe2a 	bl	8000b0c <HAL_Delay>
	 sprintf((char *)temp, "Temp: %d,%dC\n", temp_low, temp_high);
 8001eb8:	f8da 3000 	ldr.w	r3, [sl]
 8001ebc:	f8d9 2000 	ldr.w	r2, [r9]
 8001ec0:	491b      	ldr	r1, [pc, #108]	; (8001f30 <main+0x1f4>)
 8001ec2:	4630      	mov	r0, r6
 8001ec4:	f000 fd92 	bl	80029ec <siprintf>
	 sprintf((char *)humi, "RH: %d,%d", rh_low, rh_high);
 8001ec8:	f8d8 3000 	ldr.w	r3, [r8]
 8001ecc:	683a      	ldr	r2, [r7, #0]
 8001ece:	4919      	ldr	r1, [pc, #100]	; (8001f34 <main+0x1f8>)
 8001ed0:	4620      	mov	r0, r4
 8001ed2:	f000 fd8b 	bl	80029ec <siprintf>
	 HAL_UART_Transmit(&huart2, temp, 4, 100);
 8001ed6:	4631      	mov	r1, r6
 8001ed8:	2364      	movs	r3, #100	; 0x64
 8001eda:	2204      	movs	r2, #4
 8001edc:	4628      	mov	r0, r5
 8001ede:	f7ff fddb 	bl	8001a98 <HAL_UART_Transmit>
	 HAL_UART_Transmit(&huart2, humi, 4, 100);
 8001ee2:	2364      	movs	r3, #100	; 0x64
 8001ee4:	2204      	movs	r2, #4
 8001ee6:	4621      	mov	r1, r4
 8001ee8:	4628      	mov	r0, r5
 8001eea:	f7ff fdd5 	bl	8001a98 <HAL_UART_Transmit>
	 HAL_Delay(1000);
 8001eee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ef2:	f7fe fe0b 	bl	8000b0c <HAL_Delay>
 8001ef6:	e792      	b.n	8001e1e <main+0xe2>
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40020000 	.word	0x40020000
 8001f00:	2000025c 	.word	0x2000025c
 8001f04:	10110000 	.word	0x10110000
 8001f08:	40020800 	.word	0x40020800
 8001f0c:	40020400 	.word	0x40020400
 8001f10:	40004400 	.word	0x40004400
 8001f14:	20000222 	.word	0x20000222
 8001f18:	20000204 	.word	0x20000204
 8001f1c:	2000023d 	.word	0x2000023d
 8001f20:	20000216 	.word	0x20000216
 8001f24:	20000234 	.word	0x20000234
 8001f28:	20000220 	.word	0x20000220
 8001f2c:	20000254 	.word	0x20000254
 8001f30:	08004240 	.word	0x08004240
 8001f34:	0800424e 	.word	0x0800424e
 8001f38:	20000218 	.word	0x20000218
 8001f3c:	2000023c 	.word	0x2000023c
 8001f40:	200002a2 	.word	0x200002a2
 8001f44:	2000029c 	.word	0x2000029c
 8001f48:	20000238 	.word	0x20000238
 8001f4c:	2000021c 	.word	0x2000021c

08001f50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001f52:	4b26      	ldr	r3, [pc, #152]	; (8001fec <HAL_MspInit+0x9c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f54:	2007      	movs	r0, #7
  __HAL_RCC_COMP_CLK_ENABLE();
 8001f56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f58:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001f5c:	625a      	str	r2, [r3, #36]	; 0x24
 8001f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f60:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001f64:	9201      	str	r2, [sp, #4]
 8001f66:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f68:	6a1a      	ldr	r2, [r3, #32]
 8001f6a:	f042 0201 	orr.w	r2, r2, #1
 8001f6e:	621a      	str	r2, [r3, #32]
 8001f70:	6a1a      	ldr	r2, [r3, #32]
 8001f72:	f002 0201 	and.w	r2, r2, #1
 8001f76:	9202      	str	r2, [sp, #8]
 8001f78:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f7c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f80:	625a      	str	r2, [r3, #36]	; 0x24
 8001f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f88:	9303      	str	r3, [sp, #12]
 8001f8a:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f8c:	f7fe fdcc 	bl	8000b28 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001f90:	2200      	movs	r2, #0
 8001f92:	f06f 000b 	mvn.w	r0, #11
 8001f96:	4611      	mov	r1, r2
 8001f98:	f7fe fdd8 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f06f 000a 	mvn.w	r0, #10
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	f7fe fdd2 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f06f 0009 	mvn.w	r0, #9
 8001fae:	4611      	mov	r1, r2
 8001fb0:	f7fe fdcc 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f06f 0004 	mvn.w	r0, #4
 8001fba:	4611      	mov	r1, r2
 8001fbc:	f7fe fdc6 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f06f 0003 	mvn.w	r0, #3
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	f7fe fdc0 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f06f 0001 	mvn.w	r0, #1
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	f7fe fdba 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f04f 30ff 	mov.w	r0, #4294967295
 8001fde:	4611      	mov	r1, r2
 8001fe0:	f7fe fdb4 	bl	8000b4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fe4:	b005      	add	sp, #20
 8001fe6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fea:	bf00      	nop
 8001fec:	40023800 	.word	0x40023800

08001ff0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ff0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001ff2:	6802      	ldr	r2, [r0, #0]
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	; (8002034 <HAL_UART_MspInit+0x44>)
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d118      	bne.n	800202c <HAL_UART_MspInit+0x3c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ffa:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001ffe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002000:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8002002:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002006:	625a      	str	r2, [r3, #36]	; 0x24
 8002008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200a:	480b      	ldr	r0, [pc, #44]	; (8002038 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800200c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002014:	230c      	movs	r3, #12
 8002016:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002018:	2302      	movs	r3, #2
 800201a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800201c:	2301      	movs	r3, #1
 800201e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002020:	2303      	movs	r3, #3
 8002022:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002024:	2307      	movs	r3, #7
 8002026:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002028:	f7fe fdec 	bl	8000c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800202c:	b007      	add	sp, #28
 800202e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002032:	bf00      	nop
 8002034:	40004400 	.word	0x40004400
 8002038:	40020000 	.word	0x40020000

0800203c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800203c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203e:	f7fe fd57 	bl	8000af0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002042:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002046:	f7fe bdd8 	b.w	8000bfa <HAL_SYSTICK_IRQHandler>
	...

0800204c <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 800204c:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <SystemInit+0x3c>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002054:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8002056:	6899      	ldr	r1, [r3, #8]
 8002058:	4a0c      	ldr	r2, [pc, #48]	; (800208c <SystemInit+0x40>)
 800205a:	400a      	ands	r2, r1
 800205c:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8002064:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 8002068:	601a      	str	r2, [r3, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002070:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8002078:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800207a:	2200      	movs	r2, #0
 800207c:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800207e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002082:	4b03      	ldr	r3, [pc, #12]	; (8002090 <SystemInit+0x44>)
 8002084:	609a      	str	r2, [r3, #8]
 8002086:	4770      	bx	lr
 8002088:	40023800 	.word	0x40023800
 800208c:	88ffc00c 	.word	0x88ffc00c
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002094:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002096:	e003      	b.n	80020a0 <LoopCopyDataInit>

08002098 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002098:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800209a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800209c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800209e:	3104      	adds	r1, #4

080020a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80020a0:	480a      	ldr	r0, [pc, #40]	; (80020cc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80020a2:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80020a4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80020a6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80020a8:	d3f6      	bcc.n	8002098 <CopyDataInit>
  ldr r2, =_sbss
 80020aa:	4a0a      	ldr	r2, [pc, #40]	; (80020d4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80020ac:	e002      	b.n	80020b4 <LoopFillZerobss>

080020ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80020ae:	2300      	movs	r3, #0
  str r3, [r2], #4
 80020b0:	f842 3b04 	str.w	r3, [r2], #4

080020b4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80020b4:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80020b6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80020b8:	d3f9      	bcc.n	80020ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80020ba:	f7ff ffc7 	bl	800204c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020be:	f000 f80f 	bl	80020e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020c2:	f7ff fe3b 	bl	8001d3c <main>
  bx lr
 80020c6:	4770      	bx	lr
  ldr r3, =_sidata
 80020c8:	080044e0 	.word	0x080044e0
  ldr r0, =_sdata
 80020cc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80020d0:	200001d4 	.word	0x200001d4
  ldr r2, =_sbss
 80020d4:	200001d4 	.word	0x200001d4
  ldr r3, = _ebss
 80020d8:	200002a8 	.word	0x200002a8

080020dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020dc:	e7fe      	b.n	80020dc <ADC1_IRQHandler>
	...

080020e0 <__libc_init_array>:
 80020e0:	b570      	push	{r4, r5, r6, lr}
 80020e2:	2500      	movs	r5, #0
 80020e4:	4e0c      	ldr	r6, [pc, #48]	; (8002118 <__libc_init_array+0x38>)
 80020e6:	4c0d      	ldr	r4, [pc, #52]	; (800211c <__libc_init_array+0x3c>)
 80020e8:	1ba4      	subs	r4, r4, r6
 80020ea:	10a4      	asrs	r4, r4, #2
 80020ec:	42a5      	cmp	r5, r4
 80020ee:	d109      	bne.n	8002104 <__libc_init_array+0x24>
 80020f0:	f002 f89a 	bl	8004228 <_init>
 80020f4:	2500      	movs	r5, #0
 80020f6:	4e0a      	ldr	r6, [pc, #40]	; (8002120 <__libc_init_array+0x40>)
 80020f8:	4c0a      	ldr	r4, [pc, #40]	; (8002124 <__libc_init_array+0x44>)
 80020fa:	1ba4      	subs	r4, r4, r6
 80020fc:	10a4      	asrs	r4, r4, #2
 80020fe:	42a5      	cmp	r5, r4
 8002100:	d105      	bne.n	800210e <__libc_init_array+0x2e>
 8002102:	bd70      	pop	{r4, r5, r6, pc}
 8002104:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002108:	4798      	blx	r3
 800210a:	3501      	adds	r5, #1
 800210c:	e7ee      	b.n	80020ec <__libc_init_array+0xc>
 800210e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002112:	4798      	blx	r3
 8002114:	3501      	adds	r5, #1
 8002116:	e7f2      	b.n	80020fe <__libc_init_array+0x1e>
 8002118:	080044d8 	.word	0x080044d8
 800211c:	080044d8 	.word	0x080044d8
 8002120:	080044d8 	.word	0x080044d8
 8002124:	080044dc 	.word	0x080044dc

08002128 <__cvt>:
 8002128:	2b00      	cmp	r3, #0
 800212a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800212e:	461e      	mov	r6, r3
 8002130:	bfbb      	ittet	lt
 8002132:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002136:	461e      	movlt	r6, r3
 8002138:	2300      	movge	r3, #0
 800213a:	232d      	movlt	r3, #45	; 0x2d
 800213c:	b088      	sub	sp, #32
 800213e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8002140:	9912      	ldr	r1, [sp, #72]	; 0x48
 8002142:	f027 0720 	bic.w	r7, r7, #32
 8002146:	2f46      	cmp	r7, #70	; 0x46
 8002148:	4614      	mov	r4, r2
 800214a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800214c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002150:	700b      	strb	r3, [r1, #0]
 8002152:	d004      	beq.n	800215e <__cvt+0x36>
 8002154:	2f45      	cmp	r7, #69	; 0x45
 8002156:	d100      	bne.n	800215a <__cvt+0x32>
 8002158:	3501      	adds	r5, #1
 800215a:	2302      	movs	r3, #2
 800215c:	e000      	b.n	8002160 <__cvt+0x38>
 800215e:	2303      	movs	r3, #3
 8002160:	aa07      	add	r2, sp, #28
 8002162:	9204      	str	r2, [sp, #16]
 8002164:	aa06      	add	r2, sp, #24
 8002166:	9203      	str	r2, [sp, #12]
 8002168:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 800216c:	4622      	mov	r2, r4
 800216e:	4633      	mov	r3, r6
 8002170:	f000 fcee 	bl	8002b50 <_dtoa_r>
 8002174:	2f47      	cmp	r7, #71	; 0x47
 8002176:	4680      	mov	r8, r0
 8002178:	d102      	bne.n	8002180 <__cvt+0x58>
 800217a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800217c:	07db      	lsls	r3, r3, #31
 800217e:	d526      	bpl.n	80021ce <__cvt+0xa6>
 8002180:	2f46      	cmp	r7, #70	; 0x46
 8002182:	eb08 0905 	add.w	r9, r8, r5
 8002186:	d111      	bne.n	80021ac <__cvt+0x84>
 8002188:	f898 3000 	ldrb.w	r3, [r8]
 800218c:	2b30      	cmp	r3, #48	; 0x30
 800218e:	d10a      	bne.n	80021a6 <__cvt+0x7e>
 8002190:	2200      	movs	r2, #0
 8002192:	2300      	movs	r3, #0
 8002194:	4620      	mov	r0, r4
 8002196:	4631      	mov	r1, r6
 8002198:	f7fe fc1a 	bl	80009d0 <__aeabi_dcmpeq>
 800219c:	b918      	cbnz	r0, 80021a6 <__cvt+0x7e>
 800219e:	f1c5 0501 	rsb	r5, r5, #1
 80021a2:	f8ca 5000 	str.w	r5, [sl]
 80021a6:	f8da 3000 	ldr.w	r3, [sl]
 80021aa:	4499      	add	r9, r3
 80021ac:	2200      	movs	r2, #0
 80021ae:	2300      	movs	r3, #0
 80021b0:	4620      	mov	r0, r4
 80021b2:	4631      	mov	r1, r6
 80021b4:	f7fe fc0c 	bl	80009d0 <__aeabi_dcmpeq>
 80021b8:	b938      	cbnz	r0, 80021ca <__cvt+0xa2>
 80021ba:	2230      	movs	r2, #48	; 0x30
 80021bc:	9b07      	ldr	r3, [sp, #28]
 80021be:	4599      	cmp	r9, r3
 80021c0:	d905      	bls.n	80021ce <__cvt+0xa6>
 80021c2:	1c59      	adds	r1, r3, #1
 80021c4:	9107      	str	r1, [sp, #28]
 80021c6:	701a      	strb	r2, [r3, #0]
 80021c8:	e7f8      	b.n	80021bc <__cvt+0x94>
 80021ca:	f8cd 901c 	str.w	r9, [sp, #28]
 80021ce:	4640      	mov	r0, r8
 80021d0:	9b07      	ldr	r3, [sp, #28]
 80021d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80021d4:	eba3 0308 	sub.w	r3, r3, r8
 80021d8:	6013      	str	r3, [r2, #0]
 80021da:	b008      	add	sp, #32
 80021dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080021e0 <__exponent>:
 80021e0:	4603      	mov	r3, r0
 80021e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80021e4:	2900      	cmp	r1, #0
 80021e6:	f803 2b02 	strb.w	r2, [r3], #2
 80021ea:	bfb6      	itet	lt
 80021ec:	222d      	movlt	r2, #45	; 0x2d
 80021ee:	222b      	movge	r2, #43	; 0x2b
 80021f0:	4249      	neglt	r1, r1
 80021f2:	2909      	cmp	r1, #9
 80021f4:	7042      	strb	r2, [r0, #1]
 80021f6:	dd21      	ble.n	800223c <__exponent+0x5c>
 80021f8:	f10d 0207 	add.w	r2, sp, #7
 80021fc:	4617      	mov	r7, r2
 80021fe:	260a      	movs	r6, #10
 8002200:	fb91 f5f6 	sdiv	r5, r1, r6
 8002204:	fb06 1115 	mls	r1, r6, r5, r1
 8002208:	2d09      	cmp	r5, #9
 800220a:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800220e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002212:	f102 34ff 	add.w	r4, r2, #4294967295
 8002216:	4629      	mov	r1, r5
 8002218:	dc09      	bgt.n	800222e <__exponent+0x4e>
 800221a:	3130      	adds	r1, #48	; 0x30
 800221c:	3a02      	subs	r2, #2
 800221e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002222:	42ba      	cmp	r2, r7
 8002224:	461c      	mov	r4, r3
 8002226:	d304      	bcc.n	8002232 <__exponent+0x52>
 8002228:	1a20      	subs	r0, r4, r0
 800222a:	b003      	add	sp, #12
 800222c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800222e:	4622      	mov	r2, r4
 8002230:	e7e6      	b.n	8002200 <__exponent+0x20>
 8002232:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002236:	f803 1b01 	strb.w	r1, [r3], #1
 800223a:	e7f2      	b.n	8002222 <__exponent+0x42>
 800223c:	2230      	movs	r2, #48	; 0x30
 800223e:	461c      	mov	r4, r3
 8002240:	4411      	add	r1, r2
 8002242:	f804 2b02 	strb.w	r2, [r4], #2
 8002246:	7059      	strb	r1, [r3, #1]
 8002248:	e7ee      	b.n	8002228 <__exponent+0x48>
	...

0800224c <_printf_float>:
 800224c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002250:	b091      	sub	sp, #68	; 0x44
 8002252:	460c      	mov	r4, r1
 8002254:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8002256:	4693      	mov	fp, r2
 8002258:	461e      	mov	r6, r3
 800225a:	4605      	mov	r5, r0
 800225c:	f001 fa4c 	bl	80036f8 <_localeconv_r>
 8002260:	6803      	ldr	r3, [r0, #0]
 8002262:	4618      	mov	r0, r3
 8002264:	9309      	str	r3, [sp, #36]	; 0x24
 8002266:	f7fd ff8b 	bl	8000180 <strlen>
 800226a:	2300      	movs	r3, #0
 800226c:	930e      	str	r3, [sp, #56]	; 0x38
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	900a      	str	r0, [sp, #40]	; 0x28
 8002272:	3307      	adds	r3, #7
 8002274:	f023 0307 	bic.w	r3, r3, #7
 8002278:	f103 0208 	add.w	r2, r3, #8
 800227c:	f894 8018 	ldrb.w	r8, [r4, #24]
 8002280:	f8d4 a000 	ldr.w	sl, [r4]
 8002284:	603a      	str	r2, [r7, #0]
 8002286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800228a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800228e:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 8002292:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 8002294:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002298:	930b      	str	r3, [sp, #44]	; 0x2c
 800229a:	f04f 32ff 	mov.w	r2, #4294967295
 800229e:	4ba6      	ldr	r3, [pc, #664]	; (8002538 <_printf_float+0x2ec>)
 80022a0:	4638      	mov	r0, r7
 80022a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80022a4:	f7fe fbc6 	bl	8000a34 <__aeabi_dcmpun>
 80022a8:	2800      	cmp	r0, #0
 80022aa:	f040 81f7 	bne.w	800269c <_printf_float+0x450>
 80022ae:	f04f 32ff 	mov.w	r2, #4294967295
 80022b2:	4ba1      	ldr	r3, [pc, #644]	; (8002538 <_printf_float+0x2ec>)
 80022b4:	4638      	mov	r0, r7
 80022b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80022b8:	f7fe fb9e 	bl	80009f8 <__aeabi_dcmple>
 80022bc:	2800      	cmp	r0, #0
 80022be:	f040 81ed 	bne.w	800269c <_printf_float+0x450>
 80022c2:	2200      	movs	r2, #0
 80022c4:	2300      	movs	r3, #0
 80022c6:	4638      	mov	r0, r7
 80022c8:	4649      	mov	r1, r9
 80022ca:	f7fe fb8b 	bl	80009e4 <__aeabi_dcmplt>
 80022ce:	b110      	cbz	r0, 80022d6 <_printf_float+0x8a>
 80022d0:	232d      	movs	r3, #45	; 0x2d
 80022d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022d6:	4b99      	ldr	r3, [pc, #612]	; (800253c <_printf_float+0x2f0>)
 80022d8:	4f99      	ldr	r7, [pc, #612]	; (8002540 <_printf_float+0x2f4>)
 80022da:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80022de:	bf98      	it	ls
 80022e0:	461f      	movls	r7, r3
 80022e2:	2303      	movs	r3, #3
 80022e4:	f04f 0900 	mov.w	r9, #0
 80022e8:	6123      	str	r3, [r4, #16]
 80022ea:	f02a 0304 	bic.w	r3, sl, #4
 80022ee:	6023      	str	r3, [r4, #0]
 80022f0:	9600      	str	r6, [sp, #0]
 80022f2:	465b      	mov	r3, fp
 80022f4:	aa0f      	add	r2, sp, #60	; 0x3c
 80022f6:	4621      	mov	r1, r4
 80022f8:	4628      	mov	r0, r5
 80022fa:	f000 f9df 	bl	80026bc <_printf_common>
 80022fe:	3001      	adds	r0, #1
 8002300:	f040 809a 	bne.w	8002438 <_printf_float+0x1ec>
 8002304:	f04f 30ff 	mov.w	r0, #4294967295
 8002308:	b011      	add	sp, #68	; 0x44
 800230a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800230e:	6862      	ldr	r2, [r4, #4]
 8002310:	a80e      	add	r0, sp, #56	; 0x38
 8002312:	1c53      	adds	r3, r2, #1
 8002314:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 8002318:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 800231c:	d141      	bne.n	80023a2 <_printf_float+0x156>
 800231e:	2206      	movs	r2, #6
 8002320:	6062      	str	r2, [r4, #4]
 8002322:	2100      	movs	r1, #0
 8002324:	6023      	str	r3, [r4, #0]
 8002326:	9301      	str	r3, [sp, #4]
 8002328:	6863      	ldr	r3, [r4, #4]
 800232a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800232e:	9005      	str	r0, [sp, #20]
 8002330:	9202      	str	r2, [sp, #8]
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	463a      	mov	r2, r7
 8002336:	464b      	mov	r3, r9
 8002338:	9106      	str	r1, [sp, #24]
 800233a:	f8cd 8010 	str.w	r8, [sp, #16]
 800233e:	f8cd e00c 	str.w	lr, [sp, #12]
 8002342:	4628      	mov	r0, r5
 8002344:	f7ff fef0 	bl	8002128 <__cvt>
 8002348:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800234c:	2b47      	cmp	r3, #71	; 0x47
 800234e:	4607      	mov	r7, r0
 8002350:	d109      	bne.n	8002366 <_printf_float+0x11a>
 8002352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002354:	1cd8      	adds	r0, r3, #3
 8002356:	db02      	blt.n	800235e <_printf_float+0x112>
 8002358:	6862      	ldr	r2, [r4, #4]
 800235a:	4293      	cmp	r3, r2
 800235c:	dd59      	ble.n	8002412 <_printf_float+0x1c6>
 800235e:	f1a8 0802 	sub.w	r8, r8, #2
 8002362:	fa5f f888 	uxtb.w	r8, r8
 8002366:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800236a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800236c:	d836      	bhi.n	80023dc <_printf_float+0x190>
 800236e:	3901      	subs	r1, #1
 8002370:	4642      	mov	r2, r8
 8002372:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002376:	910d      	str	r1, [sp, #52]	; 0x34
 8002378:	f7ff ff32 	bl	80021e0 <__exponent>
 800237c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800237e:	4681      	mov	r9, r0
 8002380:	1883      	adds	r3, r0, r2
 8002382:	2a01      	cmp	r2, #1
 8002384:	6123      	str	r3, [r4, #16]
 8002386:	dc02      	bgt.n	800238e <_printf_float+0x142>
 8002388:	6822      	ldr	r2, [r4, #0]
 800238a:	07d1      	lsls	r1, r2, #31
 800238c:	d501      	bpl.n	8002392 <_printf_float+0x146>
 800238e:	3301      	adds	r3, #1
 8002390:	6123      	str	r3, [r4, #16]
 8002392:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002396:	2b00      	cmp	r3, #0
 8002398:	d0aa      	beq.n	80022f0 <_printf_float+0xa4>
 800239a:	232d      	movs	r3, #45	; 0x2d
 800239c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80023a0:	e7a6      	b.n	80022f0 <_printf_float+0xa4>
 80023a2:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80023a6:	d002      	beq.n	80023ae <_printf_float+0x162>
 80023a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80023ac:	d1b9      	bne.n	8002322 <_printf_float+0xd6>
 80023ae:	b19a      	cbz	r2, 80023d8 <_printf_float+0x18c>
 80023b0:	2100      	movs	r1, #0
 80023b2:	9106      	str	r1, [sp, #24]
 80023b4:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80023b8:	e88d 000c 	stmia.w	sp, {r2, r3}
 80023bc:	6023      	str	r3, [r4, #0]
 80023be:	9005      	str	r0, [sp, #20]
 80023c0:	463a      	mov	r2, r7
 80023c2:	f8cd 8010 	str.w	r8, [sp, #16]
 80023c6:	f8cd e00c 	str.w	lr, [sp, #12]
 80023ca:	9102      	str	r1, [sp, #8]
 80023cc:	464b      	mov	r3, r9
 80023ce:	4628      	mov	r0, r5
 80023d0:	f7ff feaa 	bl	8002128 <__cvt>
 80023d4:	4607      	mov	r7, r0
 80023d6:	e7bc      	b.n	8002352 <_printf_float+0x106>
 80023d8:	2201      	movs	r2, #1
 80023da:	e7a1      	b.n	8002320 <_printf_float+0xd4>
 80023dc:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80023e0:	d119      	bne.n	8002416 <_printf_float+0x1ca>
 80023e2:	2900      	cmp	r1, #0
 80023e4:	6863      	ldr	r3, [r4, #4]
 80023e6:	dd0c      	ble.n	8002402 <_printf_float+0x1b6>
 80023e8:	6121      	str	r1, [r4, #16]
 80023ea:	b913      	cbnz	r3, 80023f2 <_printf_float+0x1a6>
 80023ec:	6822      	ldr	r2, [r4, #0]
 80023ee:	07d2      	lsls	r2, r2, #31
 80023f0:	d502      	bpl.n	80023f8 <_printf_float+0x1ac>
 80023f2:	3301      	adds	r3, #1
 80023f4:	440b      	add	r3, r1
 80023f6:	6123      	str	r3, [r4, #16]
 80023f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80023fa:	f04f 0900 	mov.w	r9, #0
 80023fe:	65a3      	str	r3, [r4, #88]	; 0x58
 8002400:	e7c7      	b.n	8002392 <_printf_float+0x146>
 8002402:	b913      	cbnz	r3, 800240a <_printf_float+0x1be>
 8002404:	6822      	ldr	r2, [r4, #0]
 8002406:	07d0      	lsls	r0, r2, #31
 8002408:	d501      	bpl.n	800240e <_printf_float+0x1c2>
 800240a:	3302      	adds	r3, #2
 800240c:	e7f3      	b.n	80023f6 <_printf_float+0x1aa>
 800240e:	2301      	movs	r3, #1
 8002410:	e7f1      	b.n	80023f6 <_printf_float+0x1aa>
 8002412:	f04f 0867 	mov.w	r8, #103	; 0x67
 8002416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002418:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800241a:	4293      	cmp	r3, r2
 800241c:	db05      	blt.n	800242a <_printf_float+0x1de>
 800241e:	6822      	ldr	r2, [r4, #0]
 8002420:	6123      	str	r3, [r4, #16]
 8002422:	07d1      	lsls	r1, r2, #31
 8002424:	d5e8      	bpl.n	80023f8 <_printf_float+0x1ac>
 8002426:	3301      	adds	r3, #1
 8002428:	e7e5      	b.n	80023f6 <_printf_float+0x1aa>
 800242a:	2b00      	cmp	r3, #0
 800242c:	bfcc      	ite	gt
 800242e:	2301      	movgt	r3, #1
 8002430:	f1c3 0302 	rsble	r3, r3, #2
 8002434:	4413      	add	r3, r2
 8002436:	e7de      	b.n	80023f6 <_printf_float+0x1aa>
 8002438:	6823      	ldr	r3, [r4, #0]
 800243a:	055a      	lsls	r2, r3, #21
 800243c:	d407      	bmi.n	800244e <_printf_float+0x202>
 800243e:	6923      	ldr	r3, [r4, #16]
 8002440:	463a      	mov	r2, r7
 8002442:	4659      	mov	r1, fp
 8002444:	4628      	mov	r0, r5
 8002446:	47b0      	blx	r6
 8002448:	3001      	adds	r0, #1
 800244a:	d12a      	bne.n	80024a2 <_printf_float+0x256>
 800244c:	e75a      	b.n	8002304 <_printf_float+0xb8>
 800244e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002452:	f240 80dc 	bls.w	800260e <_printf_float+0x3c2>
 8002456:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800245a:	2200      	movs	r2, #0
 800245c:	2300      	movs	r3, #0
 800245e:	f7fe fab7 	bl	80009d0 <__aeabi_dcmpeq>
 8002462:	2800      	cmp	r0, #0
 8002464:	d039      	beq.n	80024da <_printf_float+0x28e>
 8002466:	2301      	movs	r3, #1
 8002468:	4a36      	ldr	r2, [pc, #216]	; (8002544 <_printf_float+0x2f8>)
 800246a:	4659      	mov	r1, fp
 800246c:	4628      	mov	r0, r5
 800246e:	47b0      	blx	r6
 8002470:	3001      	adds	r0, #1
 8002472:	f43f af47 	beq.w	8002304 <_printf_float+0xb8>
 8002476:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002478:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800247a:	429a      	cmp	r2, r3
 800247c:	db02      	blt.n	8002484 <_printf_float+0x238>
 800247e:	6823      	ldr	r3, [r4, #0]
 8002480:	07d8      	lsls	r0, r3, #31
 8002482:	d50e      	bpl.n	80024a2 <_printf_float+0x256>
 8002484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002486:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002488:	4659      	mov	r1, fp
 800248a:	4628      	mov	r0, r5
 800248c:	47b0      	blx	r6
 800248e:	3001      	adds	r0, #1
 8002490:	f43f af38 	beq.w	8002304 <_printf_float+0xb8>
 8002494:	2700      	movs	r7, #0
 8002496:	f104 081a 	add.w	r8, r4, #26
 800249a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800249c:	3b01      	subs	r3, #1
 800249e:	429f      	cmp	r7, r3
 80024a0:	db11      	blt.n	80024c6 <_printf_float+0x27a>
 80024a2:	6823      	ldr	r3, [r4, #0]
 80024a4:	079f      	lsls	r7, r3, #30
 80024a6:	d508      	bpl.n	80024ba <_printf_float+0x26e>
 80024a8:	2700      	movs	r7, #0
 80024aa:	f104 0819 	add.w	r8, r4, #25
 80024ae:	68e3      	ldr	r3, [r4, #12]
 80024b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80024b2:	1a9b      	subs	r3, r3, r2
 80024b4:	429f      	cmp	r7, r3
 80024b6:	f2c0 80e7 	blt.w	8002688 <_printf_float+0x43c>
 80024ba:	68e0      	ldr	r0, [r4, #12]
 80024bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80024be:	4298      	cmp	r0, r3
 80024c0:	bfb8      	it	lt
 80024c2:	4618      	movlt	r0, r3
 80024c4:	e720      	b.n	8002308 <_printf_float+0xbc>
 80024c6:	2301      	movs	r3, #1
 80024c8:	4642      	mov	r2, r8
 80024ca:	4659      	mov	r1, fp
 80024cc:	4628      	mov	r0, r5
 80024ce:	47b0      	blx	r6
 80024d0:	3001      	adds	r0, #1
 80024d2:	f43f af17 	beq.w	8002304 <_printf_float+0xb8>
 80024d6:	3701      	adds	r7, #1
 80024d8:	e7df      	b.n	800249a <_printf_float+0x24e>
 80024da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80024dc:	2b00      	cmp	r3, #0
 80024de:	dc33      	bgt.n	8002548 <_printf_float+0x2fc>
 80024e0:	2301      	movs	r3, #1
 80024e2:	4a18      	ldr	r2, [pc, #96]	; (8002544 <_printf_float+0x2f8>)
 80024e4:	4659      	mov	r1, fp
 80024e6:	4628      	mov	r0, r5
 80024e8:	47b0      	blx	r6
 80024ea:	3001      	adds	r0, #1
 80024ec:	f43f af0a 	beq.w	8002304 <_printf_float+0xb8>
 80024f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80024f2:	b923      	cbnz	r3, 80024fe <_printf_float+0x2b2>
 80024f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80024f6:	b913      	cbnz	r3, 80024fe <_printf_float+0x2b2>
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	07d9      	lsls	r1, r3, #31
 80024fc:	d5d1      	bpl.n	80024a2 <_printf_float+0x256>
 80024fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002500:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002502:	4659      	mov	r1, fp
 8002504:	4628      	mov	r0, r5
 8002506:	47b0      	blx	r6
 8002508:	3001      	adds	r0, #1
 800250a:	f43f aefb 	beq.w	8002304 <_printf_float+0xb8>
 800250e:	f04f 0800 	mov.w	r8, #0
 8002512:	f104 091a 	add.w	r9, r4, #26
 8002516:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002518:	425b      	negs	r3, r3
 800251a:	4598      	cmp	r8, r3
 800251c:	db01      	blt.n	8002522 <_printf_float+0x2d6>
 800251e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002520:	e78e      	b.n	8002440 <_printf_float+0x1f4>
 8002522:	2301      	movs	r3, #1
 8002524:	464a      	mov	r2, r9
 8002526:	4659      	mov	r1, fp
 8002528:	4628      	mov	r0, r5
 800252a:	47b0      	blx	r6
 800252c:	3001      	adds	r0, #1
 800252e:	f43f aee9 	beq.w	8002304 <_printf_float+0xb8>
 8002532:	f108 0801 	add.w	r8, r8, #1
 8002536:	e7ee      	b.n	8002516 <_printf_float+0x2ca>
 8002538:	7fefffff 	.word	0x7fefffff
 800253c:	08004279 	.word	0x08004279
 8002540:	0800427d 	.word	0x0800427d
 8002544:	08004289 	.word	0x08004289
 8002548:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800254a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800254c:	429a      	cmp	r2, r3
 800254e:	bfa8      	it	ge
 8002550:	461a      	movge	r2, r3
 8002552:	2a00      	cmp	r2, #0
 8002554:	4690      	mov	r8, r2
 8002556:	dc36      	bgt.n	80025c6 <_printf_float+0x37a>
 8002558:	f04f 0a00 	mov.w	sl, #0
 800255c:	f104 031a 	add.w	r3, r4, #26
 8002560:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8002564:	930b      	str	r3, [sp, #44]	; 0x2c
 8002566:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800256a:	eba9 0308 	sub.w	r3, r9, r8
 800256e:	459a      	cmp	sl, r3
 8002570:	db31      	blt.n	80025d6 <_printf_float+0x38a>
 8002572:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002574:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002576:	429a      	cmp	r2, r3
 8002578:	db38      	blt.n	80025ec <_printf_float+0x3a0>
 800257a:	6823      	ldr	r3, [r4, #0]
 800257c:	07da      	lsls	r2, r3, #31
 800257e:	d435      	bmi.n	80025ec <_printf_float+0x3a0>
 8002580:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002582:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002584:	eba3 0209 	sub.w	r2, r3, r9
 8002588:	eba3 0801 	sub.w	r8, r3, r1
 800258c:	4590      	cmp	r8, r2
 800258e:	bfa8      	it	ge
 8002590:	4690      	movge	r8, r2
 8002592:	f1b8 0f00 	cmp.w	r8, #0
 8002596:	dc31      	bgt.n	80025fc <_printf_float+0x3b0>
 8002598:	2700      	movs	r7, #0
 800259a:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800259e:	f104 091a 	add.w	r9, r4, #26
 80025a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80025a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80025a6:	1a9b      	subs	r3, r3, r2
 80025a8:	eba3 0308 	sub.w	r3, r3, r8
 80025ac:	429f      	cmp	r7, r3
 80025ae:	f6bf af78 	bge.w	80024a2 <_printf_float+0x256>
 80025b2:	2301      	movs	r3, #1
 80025b4:	464a      	mov	r2, r9
 80025b6:	4659      	mov	r1, fp
 80025b8:	4628      	mov	r0, r5
 80025ba:	47b0      	blx	r6
 80025bc:	3001      	adds	r0, #1
 80025be:	f43f aea1 	beq.w	8002304 <_printf_float+0xb8>
 80025c2:	3701      	adds	r7, #1
 80025c4:	e7ed      	b.n	80025a2 <_printf_float+0x356>
 80025c6:	4613      	mov	r3, r2
 80025c8:	4659      	mov	r1, fp
 80025ca:	463a      	mov	r2, r7
 80025cc:	4628      	mov	r0, r5
 80025ce:	47b0      	blx	r6
 80025d0:	3001      	adds	r0, #1
 80025d2:	d1c1      	bne.n	8002558 <_printf_float+0x30c>
 80025d4:	e696      	b.n	8002304 <_printf_float+0xb8>
 80025d6:	2301      	movs	r3, #1
 80025d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80025da:	4659      	mov	r1, fp
 80025dc:	4628      	mov	r0, r5
 80025de:	47b0      	blx	r6
 80025e0:	3001      	adds	r0, #1
 80025e2:	f43f ae8f 	beq.w	8002304 <_printf_float+0xb8>
 80025e6:	f10a 0a01 	add.w	sl, sl, #1
 80025ea:	e7bc      	b.n	8002566 <_printf_float+0x31a>
 80025ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80025ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80025f0:	4659      	mov	r1, fp
 80025f2:	4628      	mov	r0, r5
 80025f4:	47b0      	blx	r6
 80025f6:	3001      	adds	r0, #1
 80025f8:	d1c2      	bne.n	8002580 <_printf_float+0x334>
 80025fa:	e683      	b.n	8002304 <_printf_float+0xb8>
 80025fc:	4643      	mov	r3, r8
 80025fe:	eb07 0209 	add.w	r2, r7, r9
 8002602:	4659      	mov	r1, fp
 8002604:	4628      	mov	r0, r5
 8002606:	47b0      	blx	r6
 8002608:	3001      	adds	r0, #1
 800260a:	d1c5      	bne.n	8002598 <_printf_float+0x34c>
 800260c:	e67a      	b.n	8002304 <_printf_float+0xb8>
 800260e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002610:	2a01      	cmp	r2, #1
 8002612:	dc01      	bgt.n	8002618 <_printf_float+0x3cc>
 8002614:	07db      	lsls	r3, r3, #31
 8002616:	d534      	bpl.n	8002682 <_printf_float+0x436>
 8002618:	2301      	movs	r3, #1
 800261a:	463a      	mov	r2, r7
 800261c:	4659      	mov	r1, fp
 800261e:	4628      	mov	r0, r5
 8002620:	47b0      	blx	r6
 8002622:	3001      	adds	r0, #1
 8002624:	f43f ae6e 	beq.w	8002304 <_printf_float+0xb8>
 8002628:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800262a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800262c:	4659      	mov	r1, fp
 800262e:	4628      	mov	r0, r5
 8002630:	47b0      	blx	r6
 8002632:	3001      	adds	r0, #1
 8002634:	f43f ae66 	beq.w	8002304 <_printf_float+0xb8>
 8002638:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800263c:	2200      	movs	r2, #0
 800263e:	2300      	movs	r3, #0
 8002640:	f7fe f9c6 	bl	80009d0 <__aeabi_dcmpeq>
 8002644:	b150      	cbz	r0, 800265c <_printf_float+0x410>
 8002646:	2700      	movs	r7, #0
 8002648:	f104 081a 	add.w	r8, r4, #26
 800264c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800264e:	3b01      	subs	r3, #1
 8002650:	429f      	cmp	r7, r3
 8002652:	db0c      	blt.n	800266e <_printf_float+0x422>
 8002654:	464b      	mov	r3, r9
 8002656:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800265a:	e6f2      	b.n	8002442 <_printf_float+0x1f6>
 800265c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800265e:	1c7a      	adds	r2, r7, #1
 8002660:	3b01      	subs	r3, #1
 8002662:	4659      	mov	r1, fp
 8002664:	4628      	mov	r0, r5
 8002666:	47b0      	blx	r6
 8002668:	3001      	adds	r0, #1
 800266a:	d1f3      	bne.n	8002654 <_printf_float+0x408>
 800266c:	e64a      	b.n	8002304 <_printf_float+0xb8>
 800266e:	2301      	movs	r3, #1
 8002670:	4642      	mov	r2, r8
 8002672:	4659      	mov	r1, fp
 8002674:	4628      	mov	r0, r5
 8002676:	47b0      	blx	r6
 8002678:	3001      	adds	r0, #1
 800267a:	f43f ae43 	beq.w	8002304 <_printf_float+0xb8>
 800267e:	3701      	adds	r7, #1
 8002680:	e7e4      	b.n	800264c <_printf_float+0x400>
 8002682:	2301      	movs	r3, #1
 8002684:	463a      	mov	r2, r7
 8002686:	e7ec      	b.n	8002662 <_printf_float+0x416>
 8002688:	2301      	movs	r3, #1
 800268a:	4642      	mov	r2, r8
 800268c:	4659      	mov	r1, fp
 800268e:	4628      	mov	r0, r5
 8002690:	47b0      	blx	r6
 8002692:	3001      	adds	r0, #1
 8002694:	f43f ae36 	beq.w	8002304 <_printf_float+0xb8>
 8002698:	3701      	adds	r7, #1
 800269a:	e708      	b.n	80024ae <_printf_float+0x262>
 800269c:	463a      	mov	r2, r7
 800269e:	464b      	mov	r3, r9
 80026a0:	4638      	mov	r0, r7
 80026a2:	4649      	mov	r1, r9
 80026a4:	f7fe f9c6 	bl	8000a34 <__aeabi_dcmpun>
 80026a8:	2800      	cmp	r0, #0
 80026aa:	f43f ae30 	beq.w	800230e <_printf_float+0xc2>
 80026ae:	4b01      	ldr	r3, [pc, #4]	; (80026b4 <_printf_float+0x468>)
 80026b0:	4f01      	ldr	r7, [pc, #4]	; (80026b8 <_printf_float+0x46c>)
 80026b2:	e612      	b.n	80022da <_printf_float+0x8e>
 80026b4:	08004281 	.word	0x08004281
 80026b8:	08004285 	.word	0x08004285

080026bc <_printf_common>:
 80026bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026c0:	4691      	mov	r9, r2
 80026c2:	461f      	mov	r7, r3
 80026c4:	688a      	ldr	r2, [r1, #8]
 80026c6:	690b      	ldr	r3, [r1, #16]
 80026c8:	4606      	mov	r6, r0
 80026ca:	4293      	cmp	r3, r2
 80026cc:	bfb8      	it	lt
 80026ce:	4613      	movlt	r3, r2
 80026d0:	f8c9 3000 	str.w	r3, [r9]
 80026d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80026d8:	460c      	mov	r4, r1
 80026da:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80026de:	b112      	cbz	r2, 80026e6 <_printf_common+0x2a>
 80026e0:	3301      	adds	r3, #1
 80026e2:	f8c9 3000 	str.w	r3, [r9]
 80026e6:	6823      	ldr	r3, [r4, #0]
 80026e8:	0699      	lsls	r1, r3, #26
 80026ea:	bf42      	ittt	mi
 80026ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 80026f0:	3302      	addmi	r3, #2
 80026f2:	f8c9 3000 	strmi.w	r3, [r9]
 80026f6:	6825      	ldr	r5, [r4, #0]
 80026f8:	f015 0506 	ands.w	r5, r5, #6
 80026fc:	d107      	bne.n	800270e <_printf_common+0x52>
 80026fe:	f104 0a19 	add.w	sl, r4, #25
 8002702:	68e3      	ldr	r3, [r4, #12]
 8002704:	f8d9 2000 	ldr.w	r2, [r9]
 8002708:	1a9b      	subs	r3, r3, r2
 800270a:	429d      	cmp	r5, r3
 800270c:	db2a      	blt.n	8002764 <_printf_common+0xa8>
 800270e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002712:	6822      	ldr	r2, [r4, #0]
 8002714:	3300      	adds	r3, #0
 8002716:	bf18      	it	ne
 8002718:	2301      	movne	r3, #1
 800271a:	0692      	lsls	r2, r2, #26
 800271c:	d42f      	bmi.n	800277e <_printf_common+0xc2>
 800271e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002722:	4639      	mov	r1, r7
 8002724:	4630      	mov	r0, r6
 8002726:	47c0      	blx	r8
 8002728:	3001      	adds	r0, #1
 800272a:	d022      	beq.n	8002772 <_printf_common+0xb6>
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	68e5      	ldr	r5, [r4, #12]
 8002730:	f003 0306 	and.w	r3, r3, #6
 8002734:	2b04      	cmp	r3, #4
 8002736:	bf18      	it	ne
 8002738:	2500      	movne	r5, #0
 800273a:	f8d9 2000 	ldr.w	r2, [r9]
 800273e:	f04f 0900 	mov.w	r9, #0
 8002742:	bf08      	it	eq
 8002744:	1aad      	subeq	r5, r5, r2
 8002746:	68a3      	ldr	r3, [r4, #8]
 8002748:	6922      	ldr	r2, [r4, #16]
 800274a:	bf08      	it	eq
 800274c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002750:	4293      	cmp	r3, r2
 8002752:	bfc4      	itt	gt
 8002754:	1a9b      	subgt	r3, r3, r2
 8002756:	18ed      	addgt	r5, r5, r3
 8002758:	341a      	adds	r4, #26
 800275a:	454d      	cmp	r5, r9
 800275c:	d11b      	bne.n	8002796 <_printf_common+0xda>
 800275e:	2000      	movs	r0, #0
 8002760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002764:	2301      	movs	r3, #1
 8002766:	4652      	mov	r2, sl
 8002768:	4639      	mov	r1, r7
 800276a:	4630      	mov	r0, r6
 800276c:	47c0      	blx	r8
 800276e:	3001      	adds	r0, #1
 8002770:	d103      	bne.n	800277a <_printf_common+0xbe>
 8002772:	f04f 30ff 	mov.w	r0, #4294967295
 8002776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800277a:	3501      	adds	r5, #1
 800277c:	e7c1      	b.n	8002702 <_printf_common+0x46>
 800277e:	2030      	movs	r0, #48	; 0x30
 8002780:	18e1      	adds	r1, r4, r3
 8002782:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002786:	1c5a      	adds	r2, r3, #1
 8002788:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800278c:	4422      	add	r2, r4
 800278e:	3302      	adds	r3, #2
 8002790:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002794:	e7c3      	b.n	800271e <_printf_common+0x62>
 8002796:	2301      	movs	r3, #1
 8002798:	4622      	mov	r2, r4
 800279a:	4639      	mov	r1, r7
 800279c:	4630      	mov	r0, r6
 800279e:	47c0      	blx	r8
 80027a0:	3001      	adds	r0, #1
 80027a2:	d0e6      	beq.n	8002772 <_printf_common+0xb6>
 80027a4:	f109 0901 	add.w	r9, r9, #1
 80027a8:	e7d7      	b.n	800275a <_printf_common+0x9e>
	...

080027ac <_printf_i>:
 80027ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027b0:	4617      	mov	r7, r2
 80027b2:	7e0a      	ldrb	r2, [r1, #24]
 80027b4:	b085      	sub	sp, #20
 80027b6:	2a6e      	cmp	r2, #110	; 0x6e
 80027b8:	4698      	mov	r8, r3
 80027ba:	4606      	mov	r6, r0
 80027bc:	460c      	mov	r4, r1
 80027be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80027c0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80027c4:	f000 80bc 	beq.w	8002940 <_printf_i+0x194>
 80027c8:	d81a      	bhi.n	8002800 <_printf_i+0x54>
 80027ca:	2a63      	cmp	r2, #99	; 0x63
 80027cc:	d02e      	beq.n	800282c <_printf_i+0x80>
 80027ce:	d80a      	bhi.n	80027e6 <_printf_i+0x3a>
 80027d0:	2a00      	cmp	r2, #0
 80027d2:	f000 80c8 	beq.w	8002966 <_printf_i+0x1ba>
 80027d6:	2a58      	cmp	r2, #88	; 0x58
 80027d8:	f000 808a 	beq.w	80028f0 <_printf_i+0x144>
 80027dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027e0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80027e4:	e02a      	b.n	800283c <_printf_i+0x90>
 80027e6:	2a64      	cmp	r2, #100	; 0x64
 80027e8:	d001      	beq.n	80027ee <_printf_i+0x42>
 80027ea:	2a69      	cmp	r2, #105	; 0x69
 80027ec:	d1f6      	bne.n	80027dc <_printf_i+0x30>
 80027ee:	6821      	ldr	r1, [r4, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80027f6:	d023      	beq.n	8002840 <_printf_i+0x94>
 80027f8:	1d11      	adds	r1, r2, #4
 80027fa:	6019      	str	r1, [r3, #0]
 80027fc:	6813      	ldr	r3, [r2, #0]
 80027fe:	e027      	b.n	8002850 <_printf_i+0xa4>
 8002800:	2a73      	cmp	r2, #115	; 0x73
 8002802:	f000 80b4 	beq.w	800296e <_printf_i+0x1c2>
 8002806:	d808      	bhi.n	800281a <_printf_i+0x6e>
 8002808:	2a6f      	cmp	r2, #111	; 0x6f
 800280a:	d02a      	beq.n	8002862 <_printf_i+0xb6>
 800280c:	2a70      	cmp	r2, #112	; 0x70
 800280e:	d1e5      	bne.n	80027dc <_printf_i+0x30>
 8002810:	680a      	ldr	r2, [r1, #0]
 8002812:	f042 0220 	orr.w	r2, r2, #32
 8002816:	600a      	str	r2, [r1, #0]
 8002818:	e003      	b.n	8002822 <_printf_i+0x76>
 800281a:	2a75      	cmp	r2, #117	; 0x75
 800281c:	d021      	beq.n	8002862 <_printf_i+0xb6>
 800281e:	2a78      	cmp	r2, #120	; 0x78
 8002820:	d1dc      	bne.n	80027dc <_printf_i+0x30>
 8002822:	2278      	movs	r2, #120	; 0x78
 8002824:	496f      	ldr	r1, [pc, #444]	; (80029e4 <_printf_i+0x238>)
 8002826:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800282a:	e064      	b.n	80028f6 <_printf_i+0x14a>
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002832:	1d11      	adds	r1, r2, #4
 8002834:	6019      	str	r1, [r3, #0]
 8002836:	6813      	ldr	r3, [r2, #0]
 8002838:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800283c:	2301      	movs	r3, #1
 800283e:	e0a3      	b.n	8002988 <_printf_i+0x1dc>
 8002840:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002844:	f102 0104 	add.w	r1, r2, #4
 8002848:	6019      	str	r1, [r3, #0]
 800284a:	d0d7      	beq.n	80027fc <_printf_i+0x50>
 800284c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002850:	2b00      	cmp	r3, #0
 8002852:	da03      	bge.n	800285c <_printf_i+0xb0>
 8002854:	222d      	movs	r2, #45	; 0x2d
 8002856:	425b      	negs	r3, r3
 8002858:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800285c:	4962      	ldr	r1, [pc, #392]	; (80029e8 <_printf_i+0x23c>)
 800285e:	220a      	movs	r2, #10
 8002860:	e017      	b.n	8002892 <_printf_i+0xe6>
 8002862:	6820      	ldr	r0, [r4, #0]
 8002864:	6819      	ldr	r1, [r3, #0]
 8002866:	f010 0f80 	tst.w	r0, #128	; 0x80
 800286a:	d003      	beq.n	8002874 <_printf_i+0xc8>
 800286c:	1d08      	adds	r0, r1, #4
 800286e:	6018      	str	r0, [r3, #0]
 8002870:	680b      	ldr	r3, [r1, #0]
 8002872:	e006      	b.n	8002882 <_printf_i+0xd6>
 8002874:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002878:	f101 0004 	add.w	r0, r1, #4
 800287c:	6018      	str	r0, [r3, #0]
 800287e:	d0f7      	beq.n	8002870 <_printf_i+0xc4>
 8002880:	880b      	ldrh	r3, [r1, #0]
 8002882:	2a6f      	cmp	r2, #111	; 0x6f
 8002884:	bf14      	ite	ne
 8002886:	220a      	movne	r2, #10
 8002888:	2208      	moveq	r2, #8
 800288a:	4957      	ldr	r1, [pc, #348]	; (80029e8 <_printf_i+0x23c>)
 800288c:	2000      	movs	r0, #0
 800288e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002892:	6865      	ldr	r5, [r4, #4]
 8002894:	2d00      	cmp	r5, #0
 8002896:	60a5      	str	r5, [r4, #8]
 8002898:	f2c0 809c 	blt.w	80029d4 <_printf_i+0x228>
 800289c:	6820      	ldr	r0, [r4, #0]
 800289e:	f020 0004 	bic.w	r0, r0, #4
 80028a2:	6020      	str	r0, [r4, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d13f      	bne.n	8002928 <_printf_i+0x17c>
 80028a8:	2d00      	cmp	r5, #0
 80028aa:	f040 8095 	bne.w	80029d8 <_printf_i+0x22c>
 80028ae:	4675      	mov	r5, lr
 80028b0:	2a08      	cmp	r2, #8
 80028b2:	d10b      	bne.n	80028cc <_printf_i+0x120>
 80028b4:	6823      	ldr	r3, [r4, #0]
 80028b6:	07da      	lsls	r2, r3, #31
 80028b8:	d508      	bpl.n	80028cc <_printf_i+0x120>
 80028ba:	6923      	ldr	r3, [r4, #16]
 80028bc:	6862      	ldr	r2, [r4, #4]
 80028be:	429a      	cmp	r2, r3
 80028c0:	bfde      	ittt	le
 80028c2:	2330      	movle	r3, #48	; 0x30
 80028c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80028c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80028cc:	ebae 0305 	sub.w	r3, lr, r5
 80028d0:	6123      	str	r3, [r4, #16]
 80028d2:	f8cd 8000 	str.w	r8, [sp]
 80028d6:	463b      	mov	r3, r7
 80028d8:	aa03      	add	r2, sp, #12
 80028da:	4621      	mov	r1, r4
 80028dc:	4630      	mov	r0, r6
 80028de:	f7ff feed 	bl	80026bc <_printf_common>
 80028e2:	3001      	adds	r0, #1
 80028e4:	d155      	bne.n	8002992 <_printf_i+0x1e6>
 80028e6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ea:	b005      	add	sp, #20
 80028ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028f0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80028f4:	493c      	ldr	r1, [pc, #240]	; (80029e8 <_printf_i+0x23c>)
 80028f6:	6822      	ldr	r2, [r4, #0]
 80028f8:	6818      	ldr	r0, [r3, #0]
 80028fa:	f012 0f80 	tst.w	r2, #128	; 0x80
 80028fe:	f100 0504 	add.w	r5, r0, #4
 8002902:	601d      	str	r5, [r3, #0]
 8002904:	d001      	beq.n	800290a <_printf_i+0x15e>
 8002906:	6803      	ldr	r3, [r0, #0]
 8002908:	e002      	b.n	8002910 <_printf_i+0x164>
 800290a:	0655      	lsls	r5, r2, #25
 800290c:	d5fb      	bpl.n	8002906 <_printf_i+0x15a>
 800290e:	8803      	ldrh	r3, [r0, #0]
 8002910:	07d0      	lsls	r0, r2, #31
 8002912:	bf44      	itt	mi
 8002914:	f042 0220 	orrmi.w	r2, r2, #32
 8002918:	6022      	strmi	r2, [r4, #0]
 800291a:	b91b      	cbnz	r3, 8002924 <_printf_i+0x178>
 800291c:	6822      	ldr	r2, [r4, #0]
 800291e:	f022 0220 	bic.w	r2, r2, #32
 8002922:	6022      	str	r2, [r4, #0]
 8002924:	2210      	movs	r2, #16
 8002926:	e7b1      	b.n	800288c <_printf_i+0xe0>
 8002928:	4675      	mov	r5, lr
 800292a:	fbb3 f0f2 	udiv	r0, r3, r2
 800292e:	fb02 3310 	mls	r3, r2, r0, r3
 8002932:	5ccb      	ldrb	r3, [r1, r3]
 8002934:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002938:	4603      	mov	r3, r0
 800293a:	2800      	cmp	r0, #0
 800293c:	d1f5      	bne.n	800292a <_printf_i+0x17e>
 800293e:	e7b7      	b.n	80028b0 <_printf_i+0x104>
 8002940:	6808      	ldr	r0, [r1, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002948:	6949      	ldr	r1, [r1, #20]
 800294a:	d004      	beq.n	8002956 <_printf_i+0x1aa>
 800294c:	1d10      	adds	r0, r2, #4
 800294e:	6018      	str	r0, [r3, #0]
 8002950:	6813      	ldr	r3, [r2, #0]
 8002952:	6019      	str	r1, [r3, #0]
 8002954:	e007      	b.n	8002966 <_printf_i+0x1ba>
 8002956:	f010 0f40 	tst.w	r0, #64	; 0x40
 800295a:	f102 0004 	add.w	r0, r2, #4
 800295e:	6018      	str	r0, [r3, #0]
 8002960:	6813      	ldr	r3, [r2, #0]
 8002962:	d0f6      	beq.n	8002952 <_printf_i+0x1a6>
 8002964:	8019      	strh	r1, [r3, #0]
 8002966:	2300      	movs	r3, #0
 8002968:	4675      	mov	r5, lr
 800296a:	6123      	str	r3, [r4, #16]
 800296c:	e7b1      	b.n	80028d2 <_printf_i+0x126>
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	1d11      	adds	r1, r2, #4
 8002972:	6019      	str	r1, [r3, #0]
 8002974:	6815      	ldr	r5, [r2, #0]
 8002976:	2100      	movs	r1, #0
 8002978:	6862      	ldr	r2, [r4, #4]
 800297a:	4628      	mov	r0, r5
 800297c:	f000 fed2 	bl	8003724 <memchr>
 8002980:	b108      	cbz	r0, 8002986 <_printf_i+0x1da>
 8002982:	1b40      	subs	r0, r0, r5
 8002984:	6060      	str	r0, [r4, #4]
 8002986:	6863      	ldr	r3, [r4, #4]
 8002988:	6123      	str	r3, [r4, #16]
 800298a:	2300      	movs	r3, #0
 800298c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002990:	e79f      	b.n	80028d2 <_printf_i+0x126>
 8002992:	6923      	ldr	r3, [r4, #16]
 8002994:	462a      	mov	r2, r5
 8002996:	4639      	mov	r1, r7
 8002998:	4630      	mov	r0, r6
 800299a:	47c0      	blx	r8
 800299c:	3001      	adds	r0, #1
 800299e:	d0a2      	beq.n	80028e6 <_printf_i+0x13a>
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	079b      	lsls	r3, r3, #30
 80029a4:	d507      	bpl.n	80029b6 <_printf_i+0x20a>
 80029a6:	2500      	movs	r5, #0
 80029a8:	f104 0919 	add.w	r9, r4, #25
 80029ac:	68e3      	ldr	r3, [r4, #12]
 80029ae:	9a03      	ldr	r2, [sp, #12]
 80029b0:	1a9b      	subs	r3, r3, r2
 80029b2:	429d      	cmp	r5, r3
 80029b4:	db05      	blt.n	80029c2 <_printf_i+0x216>
 80029b6:	68e0      	ldr	r0, [r4, #12]
 80029b8:	9b03      	ldr	r3, [sp, #12]
 80029ba:	4298      	cmp	r0, r3
 80029bc:	bfb8      	it	lt
 80029be:	4618      	movlt	r0, r3
 80029c0:	e793      	b.n	80028ea <_printf_i+0x13e>
 80029c2:	2301      	movs	r3, #1
 80029c4:	464a      	mov	r2, r9
 80029c6:	4639      	mov	r1, r7
 80029c8:	4630      	mov	r0, r6
 80029ca:	47c0      	blx	r8
 80029cc:	3001      	adds	r0, #1
 80029ce:	d08a      	beq.n	80028e6 <_printf_i+0x13a>
 80029d0:	3501      	adds	r5, #1
 80029d2:	e7eb      	b.n	80029ac <_printf_i+0x200>
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1a7      	bne.n	8002928 <_printf_i+0x17c>
 80029d8:	780b      	ldrb	r3, [r1, #0]
 80029da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029e2:	e765      	b.n	80028b0 <_printf_i+0x104>
 80029e4:	0800429c 	.word	0x0800429c
 80029e8:	0800428b 	.word	0x0800428b

080029ec <siprintf>:
 80029ec:	b40e      	push	{r1, r2, r3}
 80029ee:	f44f 7102 	mov.w	r1, #520	; 0x208
 80029f2:	b500      	push	{lr}
 80029f4:	b09c      	sub	sp, #112	; 0x70
 80029f6:	f8ad 1014 	strh.w	r1, [sp, #20]
 80029fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80029fe:	9104      	str	r1, [sp, #16]
 8002a00:	9107      	str	r1, [sp, #28]
 8002a02:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a06:	ab1d      	add	r3, sp, #116	; 0x74
 8002a08:	9002      	str	r0, [sp, #8]
 8002a0a:	9006      	str	r0, [sp, #24]
 8002a0c:	4808      	ldr	r0, [pc, #32]	; (8002a30 <siprintf+0x44>)
 8002a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a12:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002a16:	6800      	ldr	r0, [r0, #0]
 8002a18:	a902      	add	r1, sp, #8
 8002a1a:	9301      	str	r3, [sp, #4]
 8002a1c:	f001 fa80 	bl	8003f20 <_svfiprintf_r>
 8002a20:	2200      	movs	r2, #0
 8002a22:	9b02      	ldr	r3, [sp, #8]
 8002a24:	701a      	strb	r2, [r3, #0]
 8002a26:	b01c      	add	sp, #112	; 0x70
 8002a28:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a2c:	b003      	add	sp, #12
 8002a2e:	4770      	bx	lr
 8002a30:	20000004 	.word	0x20000004

08002a34 <quorem>:
 8002a34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a38:	6903      	ldr	r3, [r0, #16]
 8002a3a:	690c      	ldr	r4, [r1, #16]
 8002a3c:	4680      	mov	r8, r0
 8002a3e:	429c      	cmp	r4, r3
 8002a40:	f300 8082 	bgt.w	8002b48 <quorem+0x114>
 8002a44:	3c01      	subs	r4, #1
 8002a46:	f101 0714 	add.w	r7, r1, #20
 8002a4a:	f100 0614 	add.w	r6, r0, #20
 8002a4e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8002a52:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002a56:	3501      	adds	r5, #1
 8002a58:	fbb0 f5f5 	udiv	r5, r0, r5
 8002a5c:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8002a60:	eb06 030e 	add.w	r3, r6, lr
 8002a64:	eb07 090e 	add.w	r9, r7, lr
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	b38d      	cbz	r5, 8002ad0 <quorem+0x9c>
 8002a6c:	f04f 0a00 	mov.w	sl, #0
 8002a70:	4638      	mov	r0, r7
 8002a72:	46b4      	mov	ip, r6
 8002a74:	46d3      	mov	fp, sl
 8002a76:	f850 2b04 	ldr.w	r2, [r0], #4
 8002a7a:	b293      	uxth	r3, r2
 8002a7c:	fb05 a303 	mla	r3, r5, r3, sl
 8002a80:	0c12      	lsrs	r2, r2, #16
 8002a82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002a86:	fb05 a202 	mla	r2, r5, r2, sl
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	ebab 0303 	sub.w	r3, fp, r3
 8002a90:	f8bc b000 	ldrh.w	fp, [ip]
 8002a94:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8002a98:	445b      	add	r3, fp
 8002a9a:	fa1f fb82 	uxth.w	fp, r2
 8002a9e:	f8dc 2000 	ldr.w	r2, [ip]
 8002aa2:	4581      	cmp	r9, r0
 8002aa4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8002aa8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002ab2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8002ab6:	f84c 3b04 	str.w	r3, [ip], #4
 8002aba:	d2dc      	bcs.n	8002a76 <quorem+0x42>
 8002abc:	f856 300e 	ldr.w	r3, [r6, lr]
 8002ac0:	b933      	cbnz	r3, 8002ad0 <quorem+0x9c>
 8002ac2:	9b01      	ldr	r3, [sp, #4]
 8002ac4:	3b04      	subs	r3, #4
 8002ac6:	429e      	cmp	r6, r3
 8002ac8:	461a      	mov	r2, r3
 8002aca:	d331      	bcc.n	8002b30 <quorem+0xfc>
 8002acc:	f8c8 4010 	str.w	r4, [r8, #16]
 8002ad0:	4640      	mov	r0, r8
 8002ad2:	f001 f848 	bl	8003b66 <__mcmp>
 8002ad6:	2800      	cmp	r0, #0
 8002ad8:	db26      	blt.n	8002b28 <quorem+0xf4>
 8002ada:	4630      	mov	r0, r6
 8002adc:	f04f 0e00 	mov.w	lr, #0
 8002ae0:	3501      	adds	r5, #1
 8002ae2:	f857 1b04 	ldr.w	r1, [r7], #4
 8002ae6:	f8d0 c000 	ldr.w	ip, [r0]
 8002aea:	b28b      	uxth	r3, r1
 8002aec:	ebae 0303 	sub.w	r3, lr, r3
 8002af0:	fa1f f28c 	uxth.w	r2, ip
 8002af4:	4413      	add	r3, r2
 8002af6:	0c0a      	lsrs	r2, r1, #16
 8002af8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8002afc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002b06:	45b9      	cmp	r9, r7
 8002b08:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8002b0c:	f840 3b04 	str.w	r3, [r0], #4
 8002b10:	d2e7      	bcs.n	8002ae2 <quorem+0xae>
 8002b12:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8002b16:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8002b1a:	b92a      	cbnz	r2, 8002b28 <quorem+0xf4>
 8002b1c:	3b04      	subs	r3, #4
 8002b1e:	429e      	cmp	r6, r3
 8002b20:	461a      	mov	r2, r3
 8002b22:	d30b      	bcc.n	8002b3c <quorem+0x108>
 8002b24:	f8c8 4010 	str.w	r4, [r8, #16]
 8002b28:	4628      	mov	r0, r5
 8002b2a:	b003      	add	sp, #12
 8002b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b30:	6812      	ldr	r2, [r2, #0]
 8002b32:	3b04      	subs	r3, #4
 8002b34:	2a00      	cmp	r2, #0
 8002b36:	d1c9      	bne.n	8002acc <quorem+0x98>
 8002b38:	3c01      	subs	r4, #1
 8002b3a:	e7c4      	b.n	8002ac6 <quorem+0x92>
 8002b3c:	6812      	ldr	r2, [r2, #0]
 8002b3e:	3b04      	subs	r3, #4
 8002b40:	2a00      	cmp	r2, #0
 8002b42:	d1ef      	bne.n	8002b24 <quorem+0xf0>
 8002b44:	3c01      	subs	r4, #1
 8002b46:	e7ea      	b.n	8002b1e <quorem+0xea>
 8002b48:	2000      	movs	r0, #0
 8002b4a:	e7ee      	b.n	8002b2a <quorem+0xf6>
 8002b4c:	0000      	movs	r0, r0
	...

08002b50 <_dtoa_r>:
 8002b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b54:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002b56:	b095      	sub	sp, #84	; 0x54
 8002b58:	4604      	mov	r4, r0
 8002b5a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8002b5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002b60:	b93e      	cbnz	r6, 8002b72 <_dtoa_r+0x22>
 8002b62:	2010      	movs	r0, #16
 8002b64:	f000 fdd6 	bl	8003714 <malloc>
 8002b68:	6260      	str	r0, [r4, #36]	; 0x24
 8002b6a:	6046      	str	r6, [r0, #4]
 8002b6c:	6086      	str	r6, [r0, #8]
 8002b6e:	6006      	str	r6, [r0, #0]
 8002b70:	60c6      	str	r6, [r0, #12]
 8002b72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b74:	6819      	ldr	r1, [r3, #0]
 8002b76:	b151      	cbz	r1, 8002b8e <_dtoa_r+0x3e>
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	4093      	lsls	r3, r2
 8002b7e:	604a      	str	r2, [r1, #4]
 8002b80:	608b      	str	r3, [r1, #8]
 8002b82:	4620      	mov	r0, r4
 8002b84:	f000 fe1b 	bl	80037be <_Bfree>
 8002b88:	2200      	movs	r2, #0
 8002b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	9b03      	ldr	r3, [sp, #12]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	bfb7      	itett	lt
 8002b94:	2301      	movlt	r3, #1
 8002b96:	2300      	movge	r3, #0
 8002b98:	602b      	strlt	r3, [r5, #0]
 8002b9a:	9b03      	ldrlt	r3, [sp, #12]
 8002b9c:	bfae      	itee	ge
 8002b9e:	602b      	strge	r3, [r5, #0]
 8002ba0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002ba4:	9303      	strlt	r3, [sp, #12]
 8002ba6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8002baa:	4bab      	ldr	r3, [pc, #684]	; (8002e58 <_dtoa_r+0x308>)
 8002bac:	ea33 0309 	bics.w	r3, r3, r9
 8002bb0:	d11b      	bne.n	8002bea <_dtoa_r+0x9a>
 8002bb2:	f242 730f 	movw	r3, #9999	; 0x270f
 8002bb6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002bb8:	6013      	str	r3, [r2, #0]
 8002bba:	9b02      	ldr	r3, [sp, #8]
 8002bbc:	b923      	cbnz	r3, 8002bc8 <_dtoa_r+0x78>
 8002bbe:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8002bc2:	2800      	cmp	r0, #0
 8002bc4:	f000 8583 	beq.w	80036ce <_dtoa_r+0xb7e>
 8002bc8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002bca:	b953      	cbnz	r3, 8002be2 <_dtoa_r+0x92>
 8002bcc:	4ba3      	ldr	r3, [pc, #652]	; (8002e5c <_dtoa_r+0x30c>)
 8002bce:	e021      	b.n	8002c14 <_dtoa_r+0xc4>
 8002bd0:	4ba3      	ldr	r3, [pc, #652]	; (8002e60 <_dtoa_r+0x310>)
 8002bd2:	9306      	str	r3, [sp, #24]
 8002bd4:	3308      	adds	r3, #8
 8002bd6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002bd8:	6013      	str	r3, [r2, #0]
 8002bda:	9806      	ldr	r0, [sp, #24]
 8002bdc:	b015      	add	sp, #84	; 0x54
 8002bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002be2:	4b9e      	ldr	r3, [pc, #632]	; (8002e5c <_dtoa_r+0x30c>)
 8002be4:	9306      	str	r3, [sp, #24]
 8002be6:	3303      	adds	r3, #3
 8002be8:	e7f5      	b.n	8002bd6 <_dtoa_r+0x86>
 8002bea:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	4630      	mov	r0, r6
 8002bf4:	4639      	mov	r1, r7
 8002bf6:	f7fd feeb 	bl	80009d0 <__aeabi_dcmpeq>
 8002bfa:	4680      	mov	r8, r0
 8002bfc:	b160      	cbz	r0, 8002c18 <_dtoa_r+0xc8>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 855e 	beq.w	80036c8 <_dtoa_r+0xb78>
 8002c0c:	4b95      	ldr	r3, [pc, #596]	; (8002e64 <_dtoa_r+0x314>)
 8002c0e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002c10:	6013      	str	r3, [r2, #0]
 8002c12:	3b01      	subs	r3, #1
 8002c14:	9306      	str	r3, [sp, #24]
 8002c16:	e7e0      	b.n	8002bda <_dtoa_r+0x8a>
 8002c18:	ab12      	add	r3, sp, #72	; 0x48
 8002c1a:	9301      	str	r3, [sp, #4]
 8002c1c:	ab13      	add	r3, sp, #76	; 0x4c
 8002c1e:	9300      	str	r3, [sp, #0]
 8002c20:	4632      	mov	r2, r6
 8002c22:	463b      	mov	r3, r7
 8002c24:	4620      	mov	r0, r4
 8002c26:	f001 f817 	bl	8003c58 <__d2b>
 8002c2a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8002c2e:	4682      	mov	sl, r0
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	d07d      	beq.n	8002d30 <_dtoa_r+0x1e0>
 8002c34:	4630      	mov	r0, r6
 8002c36:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002c3a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8002c3e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8002c42:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8002c46:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	4b86      	ldr	r3, [pc, #536]	; (8002e68 <_dtoa_r+0x318>)
 8002c4e:	f7fd faa3 	bl	8000198 <__aeabi_dsub>
 8002c52:	a37b      	add	r3, pc, #492	; (adr r3, 8002e40 <_dtoa_r+0x2f0>)
 8002c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c58:	f7fd fc52 	bl	8000500 <__aeabi_dmul>
 8002c5c:	a37a      	add	r3, pc, #488	; (adr r3, 8002e48 <_dtoa_r+0x2f8>)
 8002c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c62:	f7fd fa9b 	bl	800019c <__adddf3>
 8002c66:	4606      	mov	r6, r0
 8002c68:	4628      	mov	r0, r5
 8002c6a:	460f      	mov	r7, r1
 8002c6c:	f7fd fbe2 	bl	8000434 <__aeabi_i2d>
 8002c70:	a377      	add	r3, pc, #476	; (adr r3, 8002e50 <_dtoa_r+0x300>)
 8002c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c76:	f7fd fc43 	bl	8000500 <__aeabi_dmul>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4630      	mov	r0, r6
 8002c80:	4639      	mov	r1, r7
 8002c82:	f7fd fa8b 	bl	800019c <__adddf3>
 8002c86:	4606      	mov	r6, r0
 8002c88:	460f      	mov	r7, r1
 8002c8a:	f7fd fee9 	bl	8000a60 <__aeabi_d2iz>
 8002c8e:	2200      	movs	r2, #0
 8002c90:	4683      	mov	fp, r0
 8002c92:	2300      	movs	r3, #0
 8002c94:	4630      	mov	r0, r6
 8002c96:	4639      	mov	r1, r7
 8002c98:	f7fd fea4 	bl	80009e4 <__aeabi_dcmplt>
 8002c9c:	b158      	cbz	r0, 8002cb6 <_dtoa_r+0x166>
 8002c9e:	4658      	mov	r0, fp
 8002ca0:	f7fd fbc8 	bl	8000434 <__aeabi_i2d>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	4630      	mov	r0, r6
 8002caa:	4639      	mov	r1, r7
 8002cac:	f7fd fe90 	bl	80009d0 <__aeabi_dcmpeq>
 8002cb0:	b908      	cbnz	r0, 8002cb6 <_dtoa_r+0x166>
 8002cb2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002cb6:	f1bb 0f16 	cmp.w	fp, #22
 8002cba:	d858      	bhi.n	8002d6e <_dtoa_r+0x21e>
 8002cbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002cc0:	496a      	ldr	r1, [pc, #424]	; (8002e6c <_dtoa_r+0x31c>)
 8002cc2:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8002cc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cca:	f7fd fea9 	bl	8000a20 <__aeabi_dcmpgt>
 8002cce:	2800      	cmp	r0, #0
 8002cd0:	d04f      	beq.n	8002d72 <_dtoa_r+0x222>
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002cd8:	930d      	str	r3, [sp, #52]	; 0x34
 8002cda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002cdc:	1b5d      	subs	r5, r3, r5
 8002cde:	1e6b      	subs	r3, r5, #1
 8002ce0:	9307      	str	r3, [sp, #28]
 8002ce2:	bf43      	ittte	mi
 8002ce4:	2300      	movmi	r3, #0
 8002ce6:	f1c5 0801 	rsbmi	r8, r5, #1
 8002cea:	9307      	strmi	r3, [sp, #28]
 8002cec:	f04f 0800 	movpl.w	r8, #0
 8002cf0:	f1bb 0f00 	cmp.w	fp, #0
 8002cf4:	db3f      	blt.n	8002d76 <_dtoa_r+0x226>
 8002cf6:	9b07      	ldr	r3, [sp, #28]
 8002cf8:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8002cfc:	445b      	add	r3, fp
 8002cfe:	9307      	str	r3, [sp, #28]
 8002d00:	2300      	movs	r3, #0
 8002d02:	9308      	str	r3, [sp, #32]
 8002d04:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002d06:	2b09      	cmp	r3, #9
 8002d08:	f200 80b4 	bhi.w	8002e74 <_dtoa_r+0x324>
 8002d0c:	2b05      	cmp	r3, #5
 8002d0e:	bfc4      	itt	gt
 8002d10:	3b04      	subgt	r3, #4
 8002d12:	931e      	strgt	r3, [sp, #120]	; 0x78
 8002d14:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002d16:	bfc8      	it	gt
 8002d18:	2600      	movgt	r6, #0
 8002d1a:	f1a3 0302 	sub.w	r3, r3, #2
 8002d1e:	bfd8      	it	le
 8002d20:	2601      	movle	r6, #1
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	f200 80b2 	bhi.w	8002e8c <_dtoa_r+0x33c>
 8002d28:	e8df f003 	tbb	[pc, r3]
 8002d2c:	782d8684 	.word	0x782d8684
 8002d30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002d32:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8002d34:	441d      	add	r5, r3
 8002d36:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8002d3a:	2b20      	cmp	r3, #32
 8002d3c:	dd11      	ble.n	8002d62 <_dtoa_r+0x212>
 8002d3e:	9a02      	ldr	r2, [sp, #8]
 8002d40:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8002d44:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002d48:	fa22 f000 	lsr.w	r0, r2, r0
 8002d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8002d50:	4318      	orrs	r0, r3
 8002d52:	f7fd fb5f 	bl	8000414 <__aeabi_ui2d>
 8002d56:	2301      	movs	r3, #1
 8002d58:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8002d5c:	3d01      	subs	r5, #1
 8002d5e:	9310      	str	r3, [sp, #64]	; 0x40
 8002d60:	e773      	b.n	8002c4a <_dtoa_r+0xfa>
 8002d62:	f1c3 0020 	rsb	r0, r3, #32
 8002d66:	9b02      	ldr	r3, [sp, #8]
 8002d68:	fa03 f000 	lsl.w	r0, r3, r0
 8002d6c:	e7f1      	b.n	8002d52 <_dtoa_r+0x202>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e7b2      	b.n	8002cd8 <_dtoa_r+0x188>
 8002d72:	900d      	str	r0, [sp, #52]	; 0x34
 8002d74:	e7b1      	b.n	8002cda <_dtoa_r+0x18a>
 8002d76:	f1cb 0300 	rsb	r3, fp, #0
 8002d7a:	9308      	str	r3, [sp, #32]
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	eba8 080b 	sub.w	r8, r8, fp
 8002d82:	930c      	str	r3, [sp, #48]	; 0x30
 8002d84:	e7be      	b.n	8002d04 <_dtoa_r+0x1b4>
 8002d86:	2301      	movs	r3, #1
 8002d88:	9309      	str	r3, [sp, #36]	; 0x24
 8002d8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f340 8080 	ble.w	8002e92 <_dtoa_r+0x342>
 8002d92:	4699      	mov	r9, r3
 8002d94:	9304      	str	r3, [sp, #16]
 8002d96:	2200      	movs	r2, #0
 8002d98:	2104      	movs	r1, #4
 8002d9a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002d9c:	606a      	str	r2, [r5, #4]
 8002d9e:	f101 0214 	add.w	r2, r1, #20
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d97a      	bls.n	8002e9c <_dtoa_r+0x34c>
 8002da6:	6869      	ldr	r1, [r5, #4]
 8002da8:	4620      	mov	r0, r4
 8002daa:	f000 fcd4 	bl	8003756 <_Balloc>
 8002dae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002db0:	6028      	str	r0, [r5, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b9 0f0e 	cmp.w	r9, #14
 8002db8:	9306      	str	r3, [sp, #24]
 8002dba:	f200 80f0 	bhi.w	8002f9e <_dtoa_r+0x44e>
 8002dbe:	2e00      	cmp	r6, #0
 8002dc0:	f000 80ed 	beq.w	8002f9e <_dtoa_r+0x44e>
 8002dc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002dc8:	f1bb 0f00 	cmp.w	fp, #0
 8002dcc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8002dd0:	dd79      	ble.n	8002ec6 <_dtoa_r+0x376>
 8002dd2:	4a26      	ldr	r2, [pc, #152]	; (8002e6c <_dtoa_r+0x31c>)
 8002dd4:	f00b 030f 	and.w	r3, fp, #15
 8002dd8:	ea4f 162b 	mov.w	r6, fp, asr #4
 8002ddc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002de0:	06f0      	lsls	r0, r6, #27
 8002de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002dea:	d55c      	bpl.n	8002ea6 <_dtoa_r+0x356>
 8002dec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002df0:	4b1f      	ldr	r3, [pc, #124]	; (8002e70 <_dtoa_r+0x320>)
 8002df2:	2503      	movs	r5, #3
 8002df4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002df8:	f7fd fcac 	bl	8000754 <__aeabi_ddiv>
 8002dfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002e00:	f006 060f 	and.w	r6, r6, #15
 8002e04:	4f1a      	ldr	r7, [pc, #104]	; (8002e70 <_dtoa_r+0x320>)
 8002e06:	2e00      	cmp	r6, #0
 8002e08:	d14f      	bne.n	8002eaa <_dtoa_r+0x35a>
 8002e0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002e0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e12:	f7fd fc9f 	bl	8000754 <__aeabi_ddiv>
 8002e16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002e1a:	e06e      	b.n	8002efa <_dtoa_r+0x3aa>
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002e20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002e22:	445b      	add	r3, fp
 8002e24:	f103 0901 	add.w	r9, r3, #1
 8002e28:	9304      	str	r3, [sp, #16]
 8002e2a:	464b      	mov	r3, r9
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	bfb8      	it	lt
 8002e30:	2301      	movlt	r3, #1
 8002e32:	e7b0      	b.n	8002d96 <_dtoa_r+0x246>
 8002e34:	2300      	movs	r3, #0
 8002e36:	e7a7      	b.n	8002d88 <_dtoa_r+0x238>
 8002e38:	2300      	movs	r3, #0
 8002e3a:	e7f0      	b.n	8002e1e <_dtoa_r+0x2ce>
 8002e3c:	f3af 8000 	nop.w
 8002e40:	636f4361 	.word	0x636f4361
 8002e44:	3fd287a7 	.word	0x3fd287a7
 8002e48:	8b60c8b3 	.word	0x8b60c8b3
 8002e4c:	3fc68a28 	.word	0x3fc68a28
 8002e50:	509f79fb 	.word	0x509f79fb
 8002e54:	3fd34413 	.word	0x3fd34413
 8002e58:	7ff00000 	.word	0x7ff00000
 8002e5c:	080042b6 	.word	0x080042b6
 8002e60:	080042ad 	.word	0x080042ad
 8002e64:	0800428a 	.word	0x0800428a
 8002e68:	3ff80000 	.word	0x3ff80000
 8002e6c:	080042e8 	.word	0x080042e8
 8002e70:	080042c0 	.word	0x080042c0
 8002e74:	2601      	movs	r6, #1
 8002e76:	2300      	movs	r3, #0
 8002e78:	9609      	str	r6, [sp, #36]	; 0x24
 8002e7a:	931e      	str	r3, [sp, #120]	; 0x78
 8002e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e80:	2200      	movs	r2, #0
 8002e82:	9304      	str	r3, [sp, #16]
 8002e84:	4699      	mov	r9, r3
 8002e86:	2312      	movs	r3, #18
 8002e88:	921f      	str	r2, [sp, #124]	; 0x7c
 8002e8a:	e784      	b.n	8002d96 <_dtoa_r+0x246>
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8002e90:	e7f4      	b.n	8002e7c <_dtoa_r+0x32c>
 8002e92:	2301      	movs	r3, #1
 8002e94:	9304      	str	r3, [sp, #16]
 8002e96:	4699      	mov	r9, r3
 8002e98:	461a      	mov	r2, r3
 8002e9a:	e7f5      	b.n	8002e88 <_dtoa_r+0x338>
 8002e9c:	686a      	ldr	r2, [r5, #4]
 8002e9e:	0049      	lsls	r1, r1, #1
 8002ea0:	3201      	adds	r2, #1
 8002ea2:	606a      	str	r2, [r5, #4]
 8002ea4:	e77b      	b.n	8002d9e <_dtoa_r+0x24e>
 8002ea6:	2502      	movs	r5, #2
 8002ea8:	e7ac      	b.n	8002e04 <_dtoa_r+0x2b4>
 8002eaa:	07f1      	lsls	r1, r6, #31
 8002eac:	d508      	bpl.n	8002ec0 <_dtoa_r+0x370>
 8002eae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002eb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002eb6:	f7fd fb23 	bl	8000500 <__aeabi_dmul>
 8002eba:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002ebe:	3501      	adds	r5, #1
 8002ec0:	1076      	asrs	r6, r6, #1
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	e79f      	b.n	8002e06 <_dtoa_r+0x2b6>
 8002ec6:	f000 80a5 	beq.w	8003014 <_dtoa_r+0x4c4>
 8002eca:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002ece:	f1cb 0600 	rsb	r6, fp, #0
 8002ed2:	4ba2      	ldr	r3, [pc, #648]	; (800315c <_dtoa_r+0x60c>)
 8002ed4:	f006 020f 	and.w	r2, r6, #15
 8002ed8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee0:	f7fd fb0e 	bl	8000500 <__aeabi_dmul>
 8002ee4:	2502      	movs	r5, #2
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002eec:	4f9c      	ldr	r7, [pc, #624]	; (8003160 <_dtoa_r+0x610>)
 8002eee:	1136      	asrs	r6, r6, #4
 8002ef0:	2e00      	cmp	r6, #0
 8002ef2:	f040 8084 	bne.w	8002ffe <_dtoa_r+0x4ae>
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d18d      	bne.n	8002e16 <_dtoa_r+0x2c6>
 8002efa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f000 808b 	beq.w	8003018 <_dtoa_r+0x4c8>
 8002f02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002f06:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002f0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002f0e:	2200      	movs	r2, #0
 8002f10:	4b94      	ldr	r3, [pc, #592]	; (8003164 <_dtoa_r+0x614>)
 8002f12:	f7fd fd67 	bl	80009e4 <__aeabi_dcmplt>
 8002f16:	2800      	cmp	r0, #0
 8002f18:	d07e      	beq.n	8003018 <_dtoa_r+0x4c8>
 8002f1a:	f1b9 0f00 	cmp.w	r9, #0
 8002f1e:	d07b      	beq.n	8003018 <_dtoa_r+0x4c8>
 8002f20:	9b04      	ldr	r3, [sp, #16]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	dd37      	ble.n	8002f96 <_dtoa_r+0x446>
 8002f26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	4b8e      	ldr	r3, [pc, #568]	; (8003168 <_dtoa_r+0x618>)
 8002f2e:	f7fd fae7 	bl	8000500 <__aeabi_dmul>
 8002f32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002f36:	9e04      	ldr	r6, [sp, #16]
 8002f38:	f10b 37ff 	add.w	r7, fp, #4294967295
 8002f3c:	3501      	adds	r5, #1
 8002f3e:	4628      	mov	r0, r5
 8002f40:	f7fd fa78 	bl	8000434 <__aeabi_i2d>
 8002f44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002f48:	f7fd fada 	bl	8000500 <__aeabi_dmul>
 8002f4c:	4b87      	ldr	r3, [pc, #540]	; (800316c <_dtoa_r+0x61c>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f7fd f924 	bl	800019c <__adddf3>
 8002f54:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002f58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002f5a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8002f5e:	950b      	str	r5, [sp, #44]	; 0x2c
 8002f60:	2e00      	cmp	r6, #0
 8002f62:	d15c      	bne.n	800301e <_dtoa_r+0x4ce>
 8002f64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	4b81      	ldr	r3, [pc, #516]	; (8003170 <_dtoa_r+0x620>)
 8002f6c:	f7fd f914 	bl	8000198 <__aeabi_dsub>
 8002f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f72:	462b      	mov	r3, r5
 8002f74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002f78:	f7fd fd52 	bl	8000a20 <__aeabi_dcmpgt>
 8002f7c:	2800      	cmp	r0, #0
 8002f7e:	f040 82f7 	bne.w	8003570 <_dtoa_r+0xa20>
 8002f82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002f86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f88:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8002f8c:	f7fd fd2a 	bl	80009e4 <__aeabi_dcmplt>
 8002f90:	2800      	cmp	r0, #0
 8002f92:	f040 82eb 	bne.w	800356c <_dtoa_r+0xa1c>
 8002f96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8002f9a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002f9e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f2c0 8150 	blt.w	8003246 <_dtoa_r+0x6f6>
 8002fa6:	f1bb 0f0e 	cmp.w	fp, #14
 8002faa:	f300 814c 	bgt.w	8003246 <_dtoa_r+0x6f6>
 8002fae:	4b6b      	ldr	r3, [pc, #428]	; (800315c <_dtoa_r+0x60c>)
 8002fb0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8002fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002fbc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	f280 80da 	bge.w	8003178 <_dtoa_r+0x628>
 8002fc4:	f1b9 0f00 	cmp.w	r9, #0
 8002fc8:	f300 80d6 	bgt.w	8003178 <_dtoa_r+0x628>
 8002fcc:	f040 82cd 	bne.w	800356a <_dtoa_r+0xa1a>
 8002fd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	4b66      	ldr	r3, [pc, #408]	; (8003170 <_dtoa_r+0x620>)
 8002fd8:	f7fd fa92 	bl	8000500 <__aeabi_dmul>
 8002fdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002fe0:	f7fd fd14 	bl	8000a0c <__aeabi_dcmpge>
 8002fe4:	464e      	mov	r6, r9
 8002fe6:	464f      	mov	r7, r9
 8002fe8:	2800      	cmp	r0, #0
 8002fea:	f040 82a4 	bne.w	8003536 <_dtoa_r+0x9e6>
 8002fee:	9b06      	ldr	r3, [sp, #24]
 8002ff0:	9a06      	ldr	r2, [sp, #24]
 8002ff2:	1c5d      	adds	r5, r3, #1
 8002ff4:	2331      	movs	r3, #49	; 0x31
 8002ff6:	f10b 0b01 	add.w	fp, fp, #1
 8002ffa:	7013      	strb	r3, [r2, #0]
 8002ffc:	e29f      	b.n	800353e <_dtoa_r+0x9ee>
 8002ffe:	07f2      	lsls	r2, r6, #31
 8003000:	d505      	bpl.n	800300e <_dtoa_r+0x4be>
 8003002:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003006:	f7fd fa7b 	bl	8000500 <__aeabi_dmul>
 800300a:	2301      	movs	r3, #1
 800300c:	3501      	adds	r5, #1
 800300e:	1076      	asrs	r6, r6, #1
 8003010:	3708      	adds	r7, #8
 8003012:	e76d      	b.n	8002ef0 <_dtoa_r+0x3a0>
 8003014:	2502      	movs	r5, #2
 8003016:	e770      	b.n	8002efa <_dtoa_r+0x3aa>
 8003018:	465f      	mov	r7, fp
 800301a:	464e      	mov	r6, r9
 800301c:	e78f      	b.n	8002f3e <_dtoa_r+0x3ee>
 800301e:	9a06      	ldr	r2, [sp, #24]
 8003020:	4b4e      	ldr	r3, [pc, #312]	; (800315c <_dtoa_r+0x60c>)
 8003022:	4432      	add	r2, r6
 8003024:	9211      	str	r2, [sp, #68]	; 0x44
 8003026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003028:	1e71      	subs	r1, r6, #1
 800302a:	2a00      	cmp	r2, #0
 800302c:	d048      	beq.n	80030c0 <_dtoa_r+0x570>
 800302e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003036:	2000      	movs	r0, #0
 8003038:	494e      	ldr	r1, [pc, #312]	; (8003174 <_dtoa_r+0x624>)
 800303a:	f7fd fb8b 	bl	8000754 <__aeabi_ddiv>
 800303e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003042:	f7fd f8a9 	bl	8000198 <__aeabi_dsub>
 8003046:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800304a:	9d06      	ldr	r5, [sp, #24]
 800304c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003050:	f7fd fd06 	bl	8000a60 <__aeabi_d2iz>
 8003054:	4606      	mov	r6, r0
 8003056:	f7fd f9ed 	bl	8000434 <__aeabi_i2d>
 800305a:	4602      	mov	r2, r0
 800305c:	460b      	mov	r3, r1
 800305e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003062:	f7fd f899 	bl	8000198 <__aeabi_dsub>
 8003066:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800306a:	3630      	adds	r6, #48	; 0x30
 800306c:	f805 6b01 	strb.w	r6, [r5], #1
 8003070:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003074:	f7fd fcb6 	bl	80009e4 <__aeabi_dcmplt>
 8003078:	2800      	cmp	r0, #0
 800307a:	d164      	bne.n	8003146 <_dtoa_r+0x5f6>
 800307c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003080:	2000      	movs	r0, #0
 8003082:	4938      	ldr	r1, [pc, #224]	; (8003164 <_dtoa_r+0x614>)
 8003084:	f7fd f888 	bl	8000198 <__aeabi_dsub>
 8003088:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800308c:	f7fd fcaa 	bl	80009e4 <__aeabi_dcmplt>
 8003090:	2800      	cmp	r0, #0
 8003092:	f040 80b9 	bne.w	8003208 <_dtoa_r+0x6b8>
 8003096:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003098:	429d      	cmp	r5, r3
 800309a:	f43f af7c 	beq.w	8002f96 <_dtoa_r+0x446>
 800309e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80030a2:	2200      	movs	r2, #0
 80030a4:	4b30      	ldr	r3, [pc, #192]	; (8003168 <_dtoa_r+0x618>)
 80030a6:	f7fd fa2b 	bl	8000500 <__aeabi_dmul>
 80030aa:	2200      	movs	r2, #0
 80030ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80030b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80030b4:	4b2c      	ldr	r3, [pc, #176]	; (8003168 <_dtoa_r+0x618>)
 80030b6:	f7fd fa23 	bl	8000500 <__aeabi_dmul>
 80030ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80030be:	e7c5      	b.n	800304c <_dtoa_r+0x4fc>
 80030c0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80030c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80030c8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80030cc:	f7fd fa18 	bl	8000500 <__aeabi_dmul>
 80030d0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80030d4:	9d06      	ldr	r5, [sp, #24]
 80030d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80030da:	f7fd fcc1 	bl	8000a60 <__aeabi_d2iz>
 80030de:	4606      	mov	r6, r0
 80030e0:	f7fd f9a8 	bl	8000434 <__aeabi_i2d>
 80030e4:	4602      	mov	r2, r0
 80030e6:	460b      	mov	r3, r1
 80030e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80030ec:	f7fd f854 	bl	8000198 <__aeabi_dsub>
 80030f0:	3630      	adds	r6, #48	; 0x30
 80030f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80030f4:	f805 6b01 	strb.w	r6, [r5], #1
 80030f8:	42ab      	cmp	r3, r5
 80030fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	d124      	bne.n	800314e <_dtoa_r+0x5fe>
 8003104:	4b1b      	ldr	r3, [pc, #108]	; (8003174 <_dtoa_r+0x624>)
 8003106:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800310a:	f7fd f847 	bl	800019c <__adddf3>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003116:	f7fd fc83 	bl	8000a20 <__aeabi_dcmpgt>
 800311a:	2800      	cmp	r0, #0
 800311c:	d174      	bne.n	8003208 <_dtoa_r+0x6b8>
 800311e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003122:	2000      	movs	r0, #0
 8003124:	4913      	ldr	r1, [pc, #76]	; (8003174 <_dtoa_r+0x624>)
 8003126:	f7fd f837 	bl	8000198 <__aeabi_dsub>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003132:	f7fd fc57 	bl	80009e4 <__aeabi_dcmplt>
 8003136:	2800      	cmp	r0, #0
 8003138:	f43f af2d 	beq.w	8002f96 <_dtoa_r+0x446>
 800313c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003140:	1e6a      	subs	r2, r5, #1
 8003142:	2b30      	cmp	r3, #48	; 0x30
 8003144:	d001      	beq.n	800314a <_dtoa_r+0x5fa>
 8003146:	46bb      	mov	fp, r7
 8003148:	e04d      	b.n	80031e6 <_dtoa_r+0x696>
 800314a:	4615      	mov	r5, r2
 800314c:	e7f6      	b.n	800313c <_dtoa_r+0x5ec>
 800314e:	4b06      	ldr	r3, [pc, #24]	; (8003168 <_dtoa_r+0x618>)
 8003150:	f7fd f9d6 	bl	8000500 <__aeabi_dmul>
 8003154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003158:	e7bd      	b.n	80030d6 <_dtoa_r+0x586>
 800315a:	bf00      	nop
 800315c:	080042e8 	.word	0x080042e8
 8003160:	080042c0 	.word	0x080042c0
 8003164:	3ff00000 	.word	0x3ff00000
 8003168:	40240000 	.word	0x40240000
 800316c:	401c0000 	.word	0x401c0000
 8003170:	40140000 	.word	0x40140000
 8003174:	3fe00000 	.word	0x3fe00000
 8003178:	9d06      	ldr	r5, [sp, #24]
 800317a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800317e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003182:	4630      	mov	r0, r6
 8003184:	4639      	mov	r1, r7
 8003186:	f7fd fae5 	bl	8000754 <__aeabi_ddiv>
 800318a:	f7fd fc69 	bl	8000a60 <__aeabi_d2iz>
 800318e:	4680      	mov	r8, r0
 8003190:	f7fd f950 	bl	8000434 <__aeabi_i2d>
 8003194:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003198:	f7fd f9b2 	bl	8000500 <__aeabi_dmul>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4630      	mov	r0, r6
 80031a2:	4639      	mov	r1, r7
 80031a4:	f7fc fff8 	bl	8000198 <__aeabi_dsub>
 80031a8:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80031ac:	f805 6b01 	strb.w	r6, [r5], #1
 80031b0:	9e06      	ldr	r6, [sp, #24]
 80031b2:	4602      	mov	r2, r0
 80031b4:	1bae      	subs	r6, r5, r6
 80031b6:	45b1      	cmp	r9, r6
 80031b8:	460b      	mov	r3, r1
 80031ba:	d137      	bne.n	800322c <_dtoa_r+0x6dc>
 80031bc:	f7fc ffee 	bl	800019c <__adddf3>
 80031c0:	4606      	mov	r6, r0
 80031c2:	460f      	mov	r7, r1
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031cc:	f7fd fc0a 	bl	80009e4 <__aeabi_dcmplt>
 80031d0:	b9c8      	cbnz	r0, 8003206 <_dtoa_r+0x6b6>
 80031d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031d6:	4632      	mov	r2, r6
 80031d8:	463b      	mov	r3, r7
 80031da:	f7fd fbf9 	bl	80009d0 <__aeabi_dcmpeq>
 80031de:	b110      	cbz	r0, 80031e6 <_dtoa_r+0x696>
 80031e0:	f018 0f01 	tst.w	r8, #1
 80031e4:	d10f      	bne.n	8003206 <_dtoa_r+0x6b6>
 80031e6:	4651      	mov	r1, sl
 80031e8:	4620      	mov	r0, r4
 80031ea:	f000 fae8 	bl	80037be <_Bfree>
 80031ee:	2300      	movs	r3, #0
 80031f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80031f2:	702b      	strb	r3, [r5, #0]
 80031f4:	f10b 0301 	add.w	r3, fp, #1
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f43f acec 	beq.w	8002bda <_dtoa_r+0x8a>
 8003202:	601d      	str	r5, [r3, #0]
 8003204:	e4e9      	b.n	8002bda <_dtoa_r+0x8a>
 8003206:	465f      	mov	r7, fp
 8003208:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800320c:	1e6b      	subs	r3, r5, #1
 800320e:	2a39      	cmp	r2, #57	; 0x39
 8003210:	d106      	bne.n	8003220 <_dtoa_r+0x6d0>
 8003212:	9a06      	ldr	r2, [sp, #24]
 8003214:	429a      	cmp	r2, r3
 8003216:	d107      	bne.n	8003228 <_dtoa_r+0x6d8>
 8003218:	2330      	movs	r3, #48	; 0x30
 800321a:	7013      	strb	r3, [r2, #0]
 800321c:	4613      	mov	r3, r2
 800321e:	3701      	adds	r7, #1
 8003220:	781a      	ldrb	r2, [r3, #0]
 8003222:	3201      	adds	r2, #1
 8003224:	701a      	strb	r2, [r3, #0]
 8003226:	e78e      	b.n	8003146 <_dtoa_r+0x5f6>
 8003228:	461d      	mov	r5, r3
 800322a:	e7ed      	b.n	8003208 <_dtoa_r+0x6b8>
 800322c:	2200      	movs	r2, #0
 800322e:	4bb5      	ldr	r3, [pc, #724]	; (8003504 <_dtoa_r+0x9b4>)
 8003230:	f7fd f966 	bl	8000500 <__aeabi_dmul>
 8003234:	2200      	movs	r2, #0
 8003236:	2300      	movs	r3, #0
 8003238:	4606      	mov	r6, r0
 800323a:	460f      	mov	r7, r1
 800323c:	f7fd fbc8 	bl	80009d0 <__aeabi_dcmpeq>
 8003240:	2800      	cmp	r0, #0
 8003242:	d09c      	beq.n	800317e <_dtoa_r+0x62e>
 8003244:	e7cf      	b.n	80031e6 <_dtoa_r+0x696>
 8003246:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003248:	2a00      	cmp	r2, #0
 800324a:	f000 8129 	beq.w	80034a0 <_dtoa_r+0x950>
 800324e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003250:	2a01      	cmp	r2, #1
 8003252:	f300 810e 	bgt.w	8003472 <_dtoa_r+0x922>
 8003256:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003258:	2a00      	cmp	r2, #0
 800325a:	f000 8106 	beq.w	800346a <_dtoa_r+0x91a>
 800325e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003262:	4645      	mov	r5, r8
 8003264:	9e08      	ldr	r6, [sp, #32]
 8003266:	9a07      	ldr	r2, [sp, #28]
 8003268:	2101      	movs	r1, #1
 800326a:	441a      	add	r2, r3
 800326c:	4620      	mov	r0, r4
 800326e:	4498      	add	r8, r3
 8003270:	9207      	str	r2, [sp, #28]
 8003272:	f000 fb44 	bl	80038fe <__i2b>
 8003276:	4607      	mov	r7, r0
 8003278:	2d00      	cmp	r5, #0
 800327a:	dd0b      	ble.n	8003294 <_dtoa_r+0x744>
 800327c:	9b07      	ldr	r3, [sp, #28]
 800327e:	2b00      	cmp	r3, #0
 8003280:	dd08      	ble.n	8003294 <_dtoa_r+0x744>
 8003282:	42ab      	cmp	r3, r5
 8003284:	bfa8      	it	ge
 8003286:	462b      	movge	r3, r5
 8003288:	9a07      	ldr	r2, [sp, #28]
 800328a:	eba8 0803 	sub.w	r8, r8, r3
 800328e:	1aed      	subs	r5, r5, r3
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	9307      	str	r3, [sp, #28]
 8003294:	9b08      	ldr	r3, [sp, #32]
 8003296:	b1fb      	cbz	r3, 80032d8 <_dtoa_r+0x788>
 8003298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800329a:	2b00      	cmp	r3, #0
 800329c:	f000 8104 	beq.w	80034a8 <_dtoa_r+0x958>
 80032a0:	2e00      	cmp	r6, #0
 80032a2:	dd11      	ble.n	80032c8 <_dtoa_r+0x778>
 80032a4:	4639      	mov	r1, r7
 80032a6:	4632      	mov	r2, r6
 80032a8:	4620      	mov	r0, r4
 80032aa:	f000 fbbd 	bl	8003a28 <__pow5mult>
 80032ae:	4652      	mov	r2, sl
 80032b0:	4601      	mov	r1, r0
 80032b2:	4607      	mov	r7, r0
 80032b4:	4620      	mov	r0, r4
 80032b6:	f000 fb2b 	bl	8003910 <__multiply>
 80032ba:	4651      	mov	r1, sl
 80032bc:	900a      	str	r0, [sp, #40]	; 0x28
 80032be:	4620      	mov	r0, r4
 80032c0:	f000 fa7d 	bl	80037be <_Bfree>
 80032c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032c6:	469a      	mov	sl, r3
 80032c8:	9b08      	ldr	r3, [sp, #32]
 80032ca:	1b9a      	subs	r2, r3, r6
 80032cc:	d004      	beq.n	80032d8 <_dtoa_r+0x788>
 80032ce:	4651      	mov	r1, sl
 80032d0:	4620      	mov	r0, r4
 80032d2:	f000 fba9 	bl	8003a28 <__pow5mult>
 80032d6:	4682      	mov	sl, r0
 80032d8:	2101      	movs	r1, #1
 80032da:	4620      	mov	r0, r4
 80032dc:	f000 fb0f 	bl	80038fe <__i2b>
 80032e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80032e2:	4606      	mov	r6, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f340 80e1 	ble.w	80034ac <_dtoa_r+0x95c>
 80032ea:	461a      	mov	r2, r3
 80032ec:	4601      	mov	r1, r0
 80032ee:	4620      	mov	r0, r4
 80032f0:	f000 fb9a 	bl	8003a28 <__pow5mult>
 80032f4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80032f6:	4606      	mov	r6, r0
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	f340 80da 	ble.w	80034b2 <_dtoa_r+0x962>
 80032fe:	2300      	movs	r3, #0
 8003300:	9308      	str	r3, [sp, #32]
 8003302:	6933      	ldr	r3, [r6, #16]
 8003304:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003308:	6918      	ldr	r0, [r3, #16]
 800330a:	f000 faaa 	bl	8003862 <__hi0bits>
 800330e:	f1c0 0020 	rsb	r0, r0, #32
 8003312:	9b07      	ldr	r3, [sp, #28]
 8003314:	4418      	add	r0, r3
 8003316:	f010 001f 	ands.w	r0, r0, #31
 800331a:	f000 80f0 	beq.w	80034fe <_dtoa_r+0x9ae>
 800331e:	f1c0 0320 	rsb	r3, r0, #32
 8003322:	2b04      	cmp	r3, #4
 8003324:	f340 80e2 	ble.w	80034ec <_dtoa_r+0x99c>
 8003328:	9b07      	ldr	r3, [sp, #28]
 800332a:	f1c0 001c 	rsb	r0, r0, #28
 800332e:	4480      	add	r8, r0
 8003330:	4405      	add	r5, r0
 8003332:	4403      	add	r3, r0
 8003334:	9307      	str	r3, [sp, #28]
 8003336:	f1b8 0f00 	cmp.w	r8, #0
 800333a:	dd05      	ble.n	8003348 <_dtoa_r+0x7f8>
 800333c:	4651      	mov	r1, sl
 800333e:	4642      	mov	r2, r8
 8003340:	4620      	mov	r0, r4
 8003342:	f000 fbbf 	bl	8003ac4 <__lshift>
 8003346:	4682      	mov	sl, r0
 8003348:	9b07      	ldr	r3, [sp, #28]
 800334a:	2b00      	cmp	r3, #0
 800334c:	dd05      	ble.n	800335a <_dtoa_r+0x80a>
 800334e:	4631      	mov	r1, r6
 8003350:	461a      	mov	r2, r3
 8003352:	4620      	mov	r0, r4
 8003354:	f000 fbb6 	bl	8003ac4 <__lshift>
 8003358:	4606      	mov	r6, r0
 800335a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 80d3 	beq.w	8003508 <_dtoa_r+0x9b8>
 8003362:	4631      	mov	r1, r6
 8003364:	4650      	mov	r0, sl
 8003366:	f000 fbfe 	bl	8003b66 <__mcmp>
 800336a:	2800      	cmp	r0, #0
 800336c:	f280 80cc 	bge.w	8003508 <_dtoa_r+0x9b8>
 8003370:	2300      	movs	r3, #0
 8003372:	4651      	mov	r1, sl
 8003374:	220a      	movs	r2, #10
 8003376:	4620      	mov	r0, r4
 8003378:	f000 fa38 	bl	80037ec <__multadd>
 800337c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800337e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003382:	4682      	mov	sl, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 81a9 	beq.w	80036dc <_dtoa_r+0xb8c>
 800338a:	2300      	movs	r3, #0
 800338c:	4639      	mov	r1, r7
 800338e:	220a      	movs	r2, #10
 8003390:	4620      	mov	r0, r4
 8003392:	f000 fa2b 	bl	80037ec <__multadd>
 8003396:	9b04      	ldr	r3, [sp, #16]
 8003398:	4607      	mov	r7, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	dc03      	bgt.n	80033a6 <_dtoa_r+0x856>
 800339e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	f300 80b9 	bgt.w	8003518 <_dtoa_r+0x9c8>
 80033a6:	2d00      	cmp	r5, #0
 80033a8:	dd05      	ble.n	80033b6 <_dtoa_r+0x866>
 80033aa:	4639      	mov	r1, r7
 80033ac:	462a      	mov	r2, r5
 80033ae:	4620      	mov	r0, r4
 80033b0:	f000 fb88 	bl	8003ac4 <__lshift>
 80033b4:	4607      	mov	r7, r0
 80033b6:	9b08      	ldr	r3, [sp, #32]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 8110 	beq.w	80035de <_dtoa_r+0xa8e>
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	4620      	mov	r0, r4
 80033c2:	f000 f9c8 	bl	8003756 <_Balloc>
 80033c6:	4605      	mov	r5, r0
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	f107 010c 	add.w	r1, r7, #12
 80033ce:	3202      	adds	r2, #2
 80033d0:	0092      	lsls	r2, r2, #2
 80033d2:	300c      	adds	r0, #12
 80033d4:	f000 f9b4 	bl	8003740 <memcpy>
 80033d8:	2201      	movs	r2, #1
 80033da:	4629      	mov	r1, r5
 80033dc:	4620      	mov	r0, r4
 80033de:	f000 fb71 	bl	8003ac4 <__lshift>
 80033e2:	9707      	str	r7, [sp, #28]
 80033e4:	4607      	mov	r7, r0
 80033e6:	9b02      	ldr	r3, [sp, #8]
 80033e8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80033ec:	f003 0301 	and.w	r3, r3, #1
 80033f0:	9308      	str	r3, [sp, #32]
 80033f2:	4631      	mov	r1, r6
 80033f4:	4650      	mov	r0, sl
 80033f6:	f7ff fb1d 	bl	8002a34 <quorem>
 80033fa:	9907      	ldr	r1, [sp, #28]
 80033fc:	4605      	mov	r5, r0
 80033fe:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003402:	4650      	mov	r0, sl
 8003404:	f000 fbaf 	bl	8003b66 <__mcmp>
 8003408:	463a      	mov	r2, r7
 800340a:	9002      	str	r0, [sp, #8]
 800340c:	4631      	mov	r1, r6
 800340e:	4620      	mov	r0, r4
 8003410:	f000 fbc3 	bl	8003b9a <__mdiff>
 8003414:	68c3      	ldr	r3, [r0, #12]
 8003416:	4602      	mov	r2, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	f040 80e2 	bne.w	80035e2 <_dtoa_r+0xa92>
 800341e:	4601      	mov	r1, r0
 8003420:	9009      	str	r0, [sp, #36]	; 0x24
 8003422:	4650      	mov	r0, sl
 8003424:	f000 fb9f 	bl	8003b66 <__mcmp>
 8003428:	4603      	mov	r3, r0
 800342a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800342c:	4611      	mov	r1, r2
 800342e:	4620      	mov	r0, r4
 8003430:	9309      	str	r3, [sp, #36]	; 0x24
 8003432:	f000 f9c4 	bl	80037be <_Bfree>
 8003436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003438:	2b00      	cmp	r3, #0
 800343a:	f040 80d4 	bne.w	80035e6 <_dtoa_r+0xa96>
 800343e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003440:	2a00      	cmp	r2, #0
 8003442:	f040 80d0 	bne.w	80035e6 <_dtoa_r+0xa96>
 8003446:	9a08      	ldr	r2, [sp, #32]
 8003448:	2a00      	cmp	r2, #0
 800344a:	f040 80cc 	bne.w	80035e6 <_dtoa_r+0xa96>
 800344e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003452:	f000 80e8 	beq.w	8003626 <_dtoa_r+0xad6>
 8003456:	9b02      	ldr	r3, [sp, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	dd01      	ble.n	8003460 <_dtoa_r+0x910>
 800345c:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8003460:	f108 0501 	add.w	r5, r8, #1
 8003464:	f888 9000 	strb.w	r9, [r8]
 8003468:	e06b      	b.n	8003542 <_dtoa_r+0x9f2>
 800346a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800346c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003470:	e6f7      	b.n	8003262 <_dtoa_r+0x712>
 8003472:	9b08      	ldr	r3, [sp, #32]
 8003474:	f109 36ff 	add.w	r6, r9, #4294967295
 8003478:	42b3      	cmp	r3, r6
 800347a:	bfb7      	itett	lt
 800347c:	9b08      	ldrlt	r3, [sp, #32]
 800347e:	1b9e      	subge	r6, r3, r6
 8003480:	1af2      	sublt	r2, r6, r3
 8003482:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8003484:	bfbf      	itttt	lt
 8003486:	9608      	strlt	r6, [sp, #32]
 8003488:	189b      	addlt	r3, r3, r2
 800348a:	930c      	strlt	r3, [sp, #48]	; 0x30
 800348c:	2600      	movlt	r6, #0
 800348e:	f1b9 0f00 	cmp.w	r9, #0
 8003492:	bfb9      	ittee	lt
 8003494:	eba8 0509 	sublt.w	r5, r8, r9
 8003498:	2300      	movlt	r3, #0
 800349a:	4645      	movge	r5, r8
 800349c:	464b      	movge	r3, r9
 800349e:	e6e2      	b.n	8003266 <_dtoa_r+0x716>
 80034a0:	9e08      	ldr	r6, [sp, #32]
 80034a2:	4645      	mov	r5, r8
 80034a4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80034a6:	e6e7      	b.n	8003278 <_dtoa_r+0x728>
 80034a8:	9a08      	ldr	r2, [sp, #32]
 80034aa:	e710      	b.n	80032ce <_dtoa_r+0x77e>
 80034ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	dc18      	bgt.n	80034e4 <_dtoa_r+0x994>
 80034b2:	9b02      	ldr	r3, [sp, #8]
 80034b4:	b9b3      	cbnz	r3, 80034e4 <_dtoa_r+0x994>
 80034b6:	9b03      	ldr	r3, [sp, #12]
 80034b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034bc:	b9a3      	cbnz	r3, 80034e8 <_dtoa_r+0x998>
 80034be:	9b03      	ldr	r3, [sp, #12]
 80034c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034c4:	0d1b      	lsrs	r3, r3, #20
 80034c6:	051b      	lsls	r3, r3, #20
 80034c8:	b12b      	cbz	r3, 80034d6 <_dtoa_r+0x986>
 80034ca:	9b07      	ldr	r3, [sp, #28]
 80034cc:	f108 0801 	add.w	r8, r8, #1
 80034d0:	3301      	adds	r3, #1
 80034d2:	9307      	str	r3, [sp, #28]
 80034d4:	2301      	movs	r3, #1
 80034d6:	9308      	str	r3, [sp, #32]
 80034d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f47f af11 	bne.w	8003302 <_dtoa_r+0x7b2>
 80034e0:	2001      	movs	r0, #1
 80034e2:	e716      	b.n	8003312 <_dtoa_r+0x7c2>
 80034e4:	2300      	movs	r3, #0
 80034e6:	e7f6      	b.n	80034d6 <_dtoa_r+0x986>
 80034e8:	9b02      	ldr	r3, [sp, #8]
 80034ea:	e7f4      	b.n	80034d6 <_dtoa_r+0x986>
 80034ec:	f43f af23 	beq.w	8003336 <_dtoa_r+0x7e6>
 80034f0:	9a07      	ldr	r2, [sp, #28]
 80034f2:	331c      	adds	r3, #28
 80034f4:	441a      	add	r2, r3
 80034f6:	4498      	add	r8, r3
 80034f8:	441d      	add	r5, r3
 80034fa:	4613      	mov	r3, r2
 80034fc:	e71a      	b.n	8003334 <_dtoa_r+0x7e4>
 80034fe:	4603      	mov	r3, r0
 8003500:	e7f6      	b.n	80034f0 <_dtoa_r+0x9a0>
 8003502:	bf00      	nop
 8003504:	40240000 	.word	0x40240000
 8003508:	f1b9 0f00 	cmp.w	r9, #0
 800350c:	dc33      	bgt.n	8003576 <_dtoa_r+0xa26>
 800350e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003510:	2b02      	cmp	r3, #2
 8003512:	dd30      	ble.n	8003576 <_dtoa_r+0xa26>
 8003514:	f8cd 9010 	str.w	r9, [sp, #16]
 8003518:	9b04      	ldr	r3, [sp, #16]
 800351a:	b963      	cbnz	r3, 8003536 <_dtoa_r+0x9e6>
 800351c:	4631      	mov	r1, r6
 800351e:	2205      	movs	r2, #5
 8003520:	4620      	mov	r0, r4
 8003522:	f000 f963 	bl	80037ec <__multadd>
 8003526:	4601      	mov	r1, r0
 8003528:	4606      	mov	r6, r0
 800352a:	4650      	mov	r0, sl
 800352c:	f000 fb1b 	bl	8003b66 <__mcmp>
 8003530:	2800      	cmp	r0, #0
 8003532:	f73f ad5c 	bgt.w	8002fee <_dtoa_r+0x49e>
 8003536:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003538:	9d06      	ldr	r5, [sp, #24]
 800353a:	ea6f 0b03 	mvn.w	fp, r3
 800353e:	2300      	movs	r3, #0
 8003540:	9307      	str	r3, [sp, #28]
 8003542:	4631      	mov	r1, r6
 8003544:	4620      	mov	r0, r4
 8003546:	f000 f93a 	bl	80037be <_Bfree>
 800354a:	2f00      	cmp	r7, #0
 800354c:	f43f ae4b 	beq.w	80031e6 <_dtoa_r+0x696>
 8003550:	9b07      	ldr	r3, [sp, #28]
 8003552:	b12b      	cbz	r3, 8003560 <_dtoa_r+0xa10>
 8003554:	42bb      	cmp	r3, r7
 8003556:	d003      	beq.n	8003560 <_dtoa_r+0xa10>
 8003558:	4619      	mov	r1, r3
 800355a:	4620      	mov	r0, r4
 800355c:	f000 f92f 	bl	80037be <_Bfree>
 8003560:	4639      	mov	r1, r7
 8003562:	4620      	mov	r0, r4
 8003564:	f000 f92b 	bl	80037be <_Bfree>
 8003568:	e63d      	b.n	80031e6 <_dtoa_r+0x696>
 800356a:	2600      	movs	r6, #0
 800356c:	4637      	mov	r7, r6
 800356e:	e7e2      	b.n	8003536 <_dtoa_r+0x9e6>
 8003570:	46bb      	mov	fp, r7
 8003572:	4637      	mov	r7, r6
 8003574:	e53b      	b.n	8002fee <_dtoa_r+0x49e>
 8003576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003578:	f8cd 9010 	str.w	r9, [sp, #16]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f47f af12 	bne.w	80033a6 <_dtoa_r+0x856>
 8003582:	9d06      	ldr	r5, [sp, #24]
 8003584:	4631      	mov	r1, r6
 8003586:	4650      	mov	r0, sl
 8003588:	f7ff fa54 	bl	8002a34 <quorem>
 800358c:	9b06      	ldr	r3, [sp, #24]
 800358e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003592:	f805 9b01 	strb.w	r9, [r5], #1
 8003596:	9a04      	ldr	r2, [sp, #16]
 8003598:	1aeb      	subs	r3, r5, r3
 800359a:	429a      	cmp	r2, r3
 800359c:	f300 8081 	bgt.w	80036a2 <_dtoa_r+0xb52>
 80035a0:	9b06      	ldr	r3, [sp, #24]
 80035a2:	2a01      	cmp	r2, #1
 80035a4:	bfac      	ite	ge
 80035a6:	189b      	addge	r3, r3, r2
 80035a8:	3301      	addlt	r3, #1
 80035aa:	4698      	mov	r8, r3
 80035ac:	2300      	movs	r3, #0
 80035ae:	9307      	str	r3, [sp, #28]
 80035b0:	4651      	mov	r1, sl
 80035b2:	2201      	movs	r2, #1
 80035b4:	4620      	mov	r0, r4
 80035b6:	f000 fa85 	bl	8003ac4 <__lshift>
 80035ba:	4631      	mov	r1, r6
 80035bc:	4682      	mov	sl, r0
 80035be:	f000 fad2 	bl	8003b66 <__mcmp>
 80035c2:	2800      	cmp	r0, #0
 80035c4:	dc34      	bgt.n	8003630 <_dtoa_r+0xae0>
 80035c6:	d102      	bne.n	80035ce <_dtoa_r+0xa7e>
 80035c8:	f019 0f01 	tst.w	r9, #1
 80035cc:	d130      	bne.n	8003630 <_dtoa_r+0xae0>
 80035ce:	4645      	mov	r5, r8
 80035d0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80035d4:	1e6a      	subs	r2, r5, #1
 80035d6:	2b30      	cmp	r3, #48	; 0x30
 80035d8:	d1b3      	bne.n	8003542 <_dtoa_r+0x9f2>
 80035da:	4615      	mov	r5, r2
 80035dc:	e7f8      	b.n	80035d0 <_dtoa_r+0xa80>
 80035de:	4638      	mov	r0, r7
 80035e0:	e6ff      	b.n	80033e2 <_dtoa_r+0x892>
 80035e2:	2301      	movs	r3, #1
 80035e4:	e722      	b.n	800342c <_dtoa_r+0x8dc>
 80035e6:	9a02      	ldr	r2, [sp, #8]
 80035e8:	2a00      	cmp	r2, #0
 80035ea:	db04      	blt.n	80035f6 <_dtoa_r+0xaa6>
 80035ec:	d128      	bne.n	8003640 <_dtoa_r+0xaf0>
 80035ee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80035f0:	bb32      	cbnz	r2, 8003640 <_dtoa_r+0xaf0>
 80035f2:	9a08      	ldr	r2, [sp, #32]
 80035f4:	bb22      	cbnz	r2, 8003640 <_dtoa_r+0xaf0>
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f77f af32 	ble.w	8003460 <_dtoa_r+0x910>
 80035fc:	4651      	mov	r1, sl
 80035fe:	2201      	movs	r2, #1
 8003600:	4620      	mov	r0, r4
 8003602:	f000 fa5f 	bl	8003ac4 <__lshift>
 8003606:	4631      	mov	r1, r6
 8003608:	4682      	mov	sl, r0
 800360a:	f000 faac 	bl	8003b66 <__mcmp>
 800360e:	2800      	cmp	r0, #0
 8003610:	dc05      	bgt.n	800361e <_dtoa_r+0xace>
 8003612:	f47f af25 	bne.w	8003460 <_dtoa_r+0x910>
 8003616:	f019 0f01 	tst.w	r9, #1
 800361a:	f43f af21 	beq.w	8003460 <_dtoa_r+0x910>
 800361e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003622:	f47f af1b 	bne.w	800345c <_dtoa_r+0x90c>
 8003626:	2339      	movs	r3, #57	; 0x39
 8003628:	f108 0801 	add.w	r8, r8, #1
 800362c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003630:	4645      	mov	r5, r8
 8003632:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003636:	1e6a      	subs	r2, r5, #1
 8003638:	2b39      	cmp	r3, #57	; 0x39
 800363a:	d03a      	beq.n	80036b2 <_dtoa_r+0xb62>
 800363c:	3301      	adds	r3, #1
 800363e:	e03f      	b.n	80036c0 <_dtoa_r+0xb70>
 8003640:	2b00      	cmp	r3, #0
 8003642:	f108 0501 	add.w	r5, r8, #1
 8003646:	dd05      	ble.n	8003654 <_dtoa_r+0xb04>
 8003648:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800364c:	d0eb      	beq.n	8003626 <_dtoa_r+0xad6>
 800364e:	f109 0901 	add.w	r9, r9, #1
 8003652:	e707      	b.n	8003464 <_dtoa_r+0x914>
 8003654:	9b06      	ldr	r3, [sp, #24]
 8003656:	9a04      	ldr	r2, [sp, #16]
 8003658:	1aeb      	subs	r3, r5, r3
 800365a:	4293      	cmp	r3, r2
 800365c:	46a8      	mov	r8, r5
 800365e:	f805 9c01 	strb.w	r9, [r5, #-1]
 8003662:	d0a5      	beq.n	80035b0 <_dtoa_r+0xa60>
 8003664:	4651      	mov	r1, sl
 8003666:	2300      	movs	r3, #0
 8003668:	220a      	movs	r2, #10
 800366a:	4620      	mov	r0, r4
 800366c:	f000 f8be 	bl	80037ec <__multadd>
 8003670:	9b07      	ldr	r3, [sp, #28]
 8003672:	4682      	mov	sl, r0
 8003674:	42bb      	cmp	r3, r7
 8003676:	f04f 020a 	mov.w	r2, #10
 800367a:	f04f 0300 	mov.w	r3, #0
 800367e:	9907      	ldr	r1, [sp, #28]
 8003680:	4620      	mov	r0, r4
 8003682:	d104      	bne.n	800368e <_dtoa_r+0xb3e>
 8003684:	f000 f8b2 	bl	80037ec <__multadd>
 8003688:	9007      	str	r0, [sp, #28]
 800368a:	4607      	mov	r7, r0
 800368c:	e6b1      	b.n	80033f2 <_dtoa_r+0x8a2>
 800368e:	f000 f8ad 	bl	80037ec <__multadd>
 8003692:	2300      	movs	r3, #0
 8003694:	9007      	str	r0, [sp, #28]
 8003696:	220a      	movs	r2, #10
 8003698:	4639      	mov	r1, r7
 800369a:	4620      	mov	r0, r4
 800369c:	f000 f8a6 	bl	80037ec <__multadd>
 80036a0:	e7f3      	b.n	800368a <_dtoa_r+0xb3a>
 80036a2:	4651      	mov	r1, sl
 80036a4:	2300      	movs	r3, #0
 80036a6:	220a      	movs	r2, #10
 80036a8:	4620      	mov	r0, r4
 80036aa:	f000 f89f 	bl	80037ec <__multadd>
 80036ae:	4682      	mov	sl, r0
 80036b0:	e768      	b.n	8003584 <_dtoa_r+0xa34>
 80036b2:	9b06      	ldr	r3, [sp, #24]
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d105      	bne.n	80036c4 <_dtoa_r+0xb74>
 80036b8:	2331      	movs	r3, #49	; 0x31
 80036ba:	9a06      	ldr	r2, [sp, #24]
 80036bc:	f10b 0b01 	add.w	fp, fp, #1
 80036c0:	7013      	strb	r3, [r2, #0]
 80036c2:	e73e      	b.n	8003542 <_dtoa_r+0x9f2>
 80036c4:	4615      	mov	r5, r2
 80036c6:	e7b4      	b.n	8003632 <_dtoa_r+0xae2>
 80036c8:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <_dtoa_r+0xba0>)
 80036ca:	f7ff baa3 	b.w	8002c14 <_dtoa_r+0xc4>
 80036ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f47f aa7d 	bne.w	8002bd0 <_dtoa_r+0x80>
 80036d6:	4b07      	ldr	r3, [pc, #28]	; (80036f4 <_dtoa_r+0xba4>)
 80036d8:	f7ff ba9c 	b.w	8002c14 <_dtoa_r+0xc4>
 80036dc:	9b04      	ldr	r3, [sp, #16]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f73f af4f 	bgt.w	8003582 <_dtoa_r+0xa32>
 80036e4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	f77f af4b 	ble.w	8003582 <_dtoa_r+0xa32>
 80036ec:	e714      	b.n	8003518 <_dtoa_r+0x9c8>
 80036ee:	bf00      	nop
 80036f0:	08004289 	.word	0x08004289
 80036f4:	080042ad 	.word	0x080042ad

080036f8 <_localeconv_r>:
 80036f8:	4b04      	ldr	r3, [pc, #16]	; (800370c <_localeconv_r+0x14>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6a18      	ldr	r0, [r3, #32]
 80036fe:	4b04      	ldr	r3, [pc, #16]	; (8003710 <_localeconv_r+0x18>)
 8003700:	2800      	cmp	r0, #0
 8003702:	bf08      	it	eq
 8003704:	4618      	moveq	r0, r3
 8003706:	30f0      	adds	r0, #240	; 0xf0
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	20000004 	.word	0x20000004
 8003710:	20000068 	.word	0x20000068

08003714 <malloc>:
 8003714:	4b02      	ldr	r3, [pc, #8]	; (8003720 <malloc+0xc>)
 8003716:	4601      	mov	r1, r0
 8003718:	6818      	ldr	r0, [r3, #0]
 800371a:	f000 bb47 	b.w	8003dac <_malloc_r>
 800371e:	bf00      	nop
 8003720:	20000004 	.word	0x20000004

08003724 <memchr>:
 8003724:	b510      	push	{r4, lr}
 8003726:	b2c9      	uxtb	r1, r1
 8003728:	4402      	add	r2, r0
 800372a:	4290      	cmp	r0, r2
 800372c:	4603      	mov	r3, r0
 800372e:	d101      	bne.n	8003734 <memchr+0x10>
 8003730:	2000      	movs	r0, #0
 8003732:	bd10      	pop	{r4, pc}
 8003734:	781c      	ldrb	r4, [r3, #0]
 8003736:	3001      	adds	r0, #1
 8003738:	428c      	cmp	r4, r1
 800373a:	d1f6      	bne.n	800372a <memchr+0x6>
 800373c:	4618      	mov	r0, r3
 800373e:	bd10      	pop	{r4, pc}

08003740 <memcpy>:
 8003740:	b510      	push	{r4, lr}
 8003742:	1e43      	subs	r3, r0, #1
 8003744:	440a      	add	r2, r1
 8003746:	4291      	cmp	r1, r2
 8003748:	d100      	bne.n	800374c <memcpy+0xc>
 800374a:	bd10      	pop	{r4, pc}
 800374c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003750:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003754:	e7f7      	b.n	8003746 <memcpy+0x6>

08003756 <_Balloc>:
 8003756:	b570      	push	{r4, r5, r6, lr}
 8003758:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800375a:	4604      	mov	r4, r0
 800375c:	460e      	mov	r6, r1
 800375e:	b93d      	cbnz	r5, 8003770 <_Balloc+0x1a>
 8003760:	2010      	movs	r0, #16
 8003762:	f7ff ffd7 	bl	8003714 <malloc>
 8003766:	6260      	str	r0, [r4, #36]	; 0x24
 8003768:	6045      	str	r5, [r0, #4]
 800376a:	6085      	str	r5, [r0, #8]
 800376c:	6005      	str	r5, [r0, #0]
 800376e:	60c5      	str	r5, [r0, #12]
 8003770:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003772:	68eb      	ldr	r3, [r5, #12]
 8003774:	b183      	cbz	r3, 8003798 <_Balloc+0x42>
 8003776:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800377e:	b9b8      	cbnz	r0, 80037b0 <_Balloc+0x5a>
 8003780:	2101      	movs	r1, #1
 8003782:	fa01 f506 	lsl.w	r5, r1, r6
 8003786:	1d6a      	adds	r2, r5, #5
 8003788:	0092      	lsls	r2, r2, #2
 800378a:	4620      	mov	r0, r4
 800378c:	f000 fab3 	bl	8003cf6 <_calloc_r>
 8003790:	b160      	cbz	r0, 80037ac <_Balloc+0x56>
 8003792:	6046      	str	r6, [r0, #4]
 8003794:	6085      	str	r5, [r0, #8]
 8003796:	e00e      	b.n	80037b6 <_Balloc+0x60>
 8003798:	2221      	movs	r2, #33	; 0x21
 800379a:	2104      	movs	r1, #4
 800379c:	4620      	mov	r0, r4
 800379e:	f000 faaa 	bl	8003cf6 <_calloc_r>
 80037a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80037a4:	60e8      	str	r0, [r5, #12]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1e4      	bne.n	8003776 <_Balloc+0x20>
 80037ac:	2000      	movs	r0, #0
 80037ae:	bd70      	pop	{r4, r5, r6, pc}
 80037b0:	6802      	ldr	r2, [r0, #0]
 80037b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80037b6:	2300      	movs	r3, #0
 80037b8:	6103      	str	r3, [r0, #16]
 80037ba:	60c3      	str	r3, [r0, #12]
 80037bc:	bd70      	pop	{r4, r5, r6, pc}

080037be <_Bfree>:
 80037be:	b570      	push	{r4, r5, r6, lr}
 80037c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80037c2:	4606      	mov	r6, r0
 80037c4:	460d      	mov	r5, r1
 80037c6:	b93c      	cbnz	r4, 80037d8 <_Bfree+0x1a>
 80037c8:	2010      	movs	r0, #16
 80037ca:	f7ff ffa3 	bl	8003714 <malloc>
 80037ce:	6270      	str	r0, [r6, #36]	; 0x24
 80037d0:	6044      	str	r4, [r0, #4]
 80037d2:	6084      	str	r4, [r0, #8]
 80037d4:	6004      	str	r4, [r0, #0]
 80037d6:	60c4      	str	r4, [r0, #12]
 80037d8:	b13d      	cbz	r5, 80037ea <_Bfree+0x2c>
 80037da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80037dc:	686a      	ldr	r2, [r5, #4]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80037e4:	6029      	str	r1, [r5, #0]
 80037e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80037ea:	bd70      	pop	{r4, r5, r6, pc}

080037ec <__multadd>:
 80037ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037f0:	461f      	mov	r7, r3
 80037f2:	4606      	mov	r6, r0
 80037f4:	460c      	mov	r4, r1
 80037f6:	2300      	movs	r3, #0
 80037f8:	690d      	ldr	r5, [r1, #16]
 80037fa:	f101 0e14 	add.w	lr, r1, #20
 80037fe:	f8de 0000 	ldr.w	r0, [lr]
 8003802:	3301      	adds	r3, #1
 8003804:	b281      	uxth	r1, r0
 8003806:	fb02 7101 	mla	r1, r2, r1, r7
 800380a:	0c00      	lsrs	r0, r0, #16
 800380c:	0c0f      	lsrs	r7, r1, #16
 800380e:	fb02 7000 	mla	r0, r2, r0, r7
 8003812:	b289      	uxth	r1, r1
 8003814:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8003818:	429d      	cmp	r5, r3
 800381a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800381e:	f84e 1b04 	str.w	r1, [lr], #4
 8003822:	dcec      	bgt.n	80037fe <__multadd+0x12>
 8003824:	b1d7      	cbz	r7, 800385c <__multadd+0x70>
 8003826:	68a3      	ldr	r3, [r4, #8]
 8003828:	429d      	cmp	r5, r3
 800382a:	db12      	blt.n	8003852 <__multadd+0x66>
 800382c:	6861      	ldr	r1, [r4, #4]
 800382e:	4630      	mov	r0, r6
 8003830:	3101      	adds	r1, #1
 8003832:	f7ff ff90 	bl	8003756 <_Balloc>
 8003836:	4680      	mov	r8, r0
 8003838:	6922      	ldr	r2, [r4, #16]
 800383a:	f104 010c 	add.w	r1, r4, #12
 800383e:	3202      	adds	r2, #2
 8003840:	0092      	lsls	r2, r2, #2
 8003842:	300c      	adds	r0, #12
 8003844:	f7ff ff7c 	bl	8003740 <memcpy>
 8003848:	4621      	mov	r1, r4
 800384a:	4630      	mov	r0, r6
 800384c:	f7ff ffb7 	bl	80037be <_Bfree>
 8003850:	4644      	mov	r4, r8
 8003852:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003856:	3501      	adds	r5, #1
 8003858:	615f      	str	r7, [r3, #20]
 800385a:	6125      	str	r5, [r4, #16]
 800385c:	4620      	mov	r0, r4
 800385e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003862 <__hi0bits>:
 8003862:	0c02      	lsrs	r2, r0, #16
 8003864:	0412      	lsls	r2, r2, #16
 8003866:	4603      	mov	r3, r0
 8003868:	b9b2      	cbnz	r2, 8003898 <__hi0bits+0x36>
 800386a:	0403      	lsls	r3, r0, #16
 800386c:	2010      	movs	r0, #16
 800386e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8003872:	bf04      	itt	eq
 8003874:	021b      	lsleq	r3, r3, #8
 8003876:	3008      	addeq	r0, #8
 8003878:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800387c:	bf04      	itt	eq
 800387e:	011b      	lsleq	r3, r3, #4
 8003880:	3004      	addeq	r0, #4
 8003882:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003886:	bf04      	itt	eq
 8003888:	009b      	lsleq	r3, r3, #2
 800388a:	3002      	addeq	r0, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	db06      	blt.n	800389e <__hi0bits+0x3c>
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	d503      	bpl.n	800389c <__hi0bits+0x3a>
 8003894:	3001      	adds	r0, #1
 8003896:	4770      	bx	lr
 8003898:	2000      	movs	r0, #0
 800389a:	e7e8      	b.n	800386e <__hi0bits+0xc>
 800389c:	2020      	movs	r0, #32
 800389e:	4770      	bx	lr

080038a0 <__lo0bits>:
 80038a0:	6803      	ldr	r3, [r0, #0]
 80038a2:	4601      	mov	r1, r0
 80038a4:	f013 0207 	ands.w	r2, r3, #7
 80038a8:	d00b      	beq.n	80038c2 <__lo0bits+0x22>
 80038aa:	07da      	lsls	r2, r3, #31
 80038ac:	d423      	bmi.n	80038f6 <__lo0bits+0x56>
 80038ae:	0798      	lsls	r0, r3, #30
 80038b0:	bf49      	itett	mi
 80038b2:	085b      	lsrmi	r3, r3, #1
 80038b4:	089b      	lsrpl	r3, r3, #2
 80038b6:	2001      	movmi	r0, #1
 80038b8:	600b      	strmi	r3, [r1, #0]
 80038ba:	bf5c      	itt	pl
 80038bc:	600b      	strpl	r3, [r1, #0]
 80038be:	2002      	movpl	r0, #2
 80038c0:	4770      	bx	lr
 80038c2:	b298      	uxth	r0, r3
 80038c4:	b9a8      	cbnz	r0, 80038f2 <__lo0bits+0x52>
 80038c6:	2010      	movs	r0, #16
 80038c8:	0c1b      	lsrs	r3, r3, #16
 80038ca:	f013 0fff 	tst.w	r3, #255	; 0xff
 80038ce:	bf04      	itt	eq
 80038d0:	0a1b      	lsreq	r3, r3, #8
 80038d2:	3008      	addeq	r0, #8
 80038d4:	071a      	lsls	r2, r3, #28
 80038d6:	bf04      	itt	eq
 80038d8:	091b      	lsreq	r3, r3, #4
 80038da:	3004      	addeq	r0, #4
 80038dc:	079a      	lsls	r2, r3, #30
 80038de:	bf04      	itt	eq
 80038e0:	089b      	lsreq	r3, r3, #2
 80038e2:	3002      	addeq	r0, #2
 80038e4:	07da      	lsls	r2, r3, #31
 80038e6:	d402      	bmi.n	80038ee <__lo0bits+0x4e>
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	d006      	beq.n	80038fa <__lo0bits+0x5a>
 80038ec:	3001      	adds	r0, #1
 80038ee:	600b      	str	r3, [r1, #0]
 80038f0:	4770      	bx	lr
 80038f2:	4610      	mov	r0, r2
 80038f4:	e7e9      	b.n	80038ca <__lo0bits+0x2a>
 80038f6:	2000      	movs	r0, #0
 80038f8:	4770      	bx	lr
 80038fa:	2020      	movs	r0, #32
 80038fc:	4770      	bx	lr

080038fe <__i2b>:
 80038fe:	b510      	push	{r4, lr}
 8003900:	460c      	mov	r4, r1
 8003902:	2101      	movs	r1, #1
 8003904:	f7ff ff27 	bl	8003756 <_Balloc>
 8003908:	2201      	movs	r2, #1
 800390a:	6144      	str	r4, [r0, #20]
 800390c:	6102      	str	r2, [r0, #16]
 800390e:	bd10      	pop	{r4, pc}

08003910 <__multiply>:
 8003910:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003914:	4614      	mov	r4, r2
 8003916:	690a      	ldr	r2, [r1, #16]
 8003918:	6923      	ldr	r3, [r4, #16]
 800391a:	4689      	mov	r9, r1
 800391c:	429a      	cmp	r2, r3
 800391e:	bfbe      	ittt	lt
 8003920:	460b      	movlt	r3, r1
 8003922:	46a1      	movlt	r9, r4
 8003924:	461c      	movlt	r4, r3
 8003926:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800392a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800392e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003932:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8003936:	eb07 060a 	add.w	r6, r7, sl
 800393a:	429e      	cmp	r6, r3
 800393c:	bfc8      	it	gt
 800393e:	3101      	addgt	r1, #1
 8003940:	f7ff ff09 	bl	8003756 <_Balloc>
 8003944:	f100 0514 	add.w	r5, r0, #20
 8003948:	462b      	mov	r3, r5
 800394a:	2200      	movs	r2, #0
 800394c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003950:	4543      	cmp	r3, r8
 8003952:	d316      	bcc.n	8003982 <__multiply+0x72>
 8003954:	f104 0214 	add.w	r2, r4, #20
 8003958:	f109 0114 	add.w	r1, r9, #20
 800395c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8003960:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8003964:	9301      	str	r3, [sp, #4]
 8003966:	9c01      	ldr	r4, [sp, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	4294      	cmp	r4, r2
 800396c:	d80c      	bhi.n	8003988 <__multiply+0x78>
 800396e:	2e00      	cmp	r6, #0
 8003970:	dd03      	ble.n	800397a <__multiply+0x6a>
 8003972:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003976:	2b00      	cmp	r3, #0
 8003978:	d054      	beq.n	8003a24 <__multiply+0x114>
 800397a:	6106      	str	r6, [r0, #16]
 800397c:	b003      	add	sp, #12
 800397e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003982:	f843 2b04 	str.w	r2, [r3], #4
 8003986:	e7e3      	b.n	8003950 <__multiply+0x40>
 8003988:	f8b3 a000 	ldrh.w	sl, [r3]
 800398c:	3204      	adds	r2, #4
 800398e:	f1ba 0f00 	cmp.w	sl, #0
 8003992:	d020      	beq.n	80039d6 <__multiply+0xc6>
 8003994:	46ae      	mov	lr, r5
 8003996:	4689      	mov	r9, r1
 8003998:	f04f 0c00 	mov.w	ip, #0
 800399c:	f859 4b04 	ldr.w	r4, [r9], #4
 80039a0:	f8be b000 	ldrh.w	fp, [lr]
 80039a4:	b2a3      	uxth	r3, r4
 80039a6:	fb0a b303 	mla	r3, sl, r3, fp
 80039aa:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80039ae:	f8de 4000 	ldr.w	r4, [lr]
 80039b2:	4463      	add	r3, ip
 80039b4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80039b8:	fb0a c40b 	mla	r4, sl, fp, ip
 80039bc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80039c6:	454f      	cmp	r7, r9
 80039c8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80039cc:	f84e 3b04 	str.w	r3, [lr], #4
 80039d0:	d8e4      	bhi.n	800399c <__multiply+0x8c>
 80039d2:	f8ce c000 	str.w	ip, [lr]
 80039d6:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80039da:	f1b9 0f00 	cmp.w	r9, #0
 80039de:	d01f      	beq.n	8003a20 <__multiply+0x110>
 80039e0:	46ae      	mov	lr, r5
 80039e2:	468c      	mov	ip, r1
 80039e4:	f04f 0a00 	mov.w	sl, #0
 80039e8:	682b      	ldr	r3, [r5, #0]
 80039ea:	f8bc 4000 	ldrh.w	r4, [ip]
 80039ee:	f8be b002 	ldrh.w	fp, [lr, #2]
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	fb09 b404 	mla	r4, r9, r4, fp
 80039f8:	44a2      	add	sl, r4
 80039fa:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80039fe:	f84e 3b04 	str.w	r3, [lr], #4
 8003a02:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003a06:	f8be 4000 	ldrh.w	r4, [lr]
 8003a0a:	0c1b      	lsrs	r3, r3, #16
 8003a0c:	fb09 4303 	mla	r3, r9, r3, r4
 8003a10:	4567      	cmp	r7, ip
 8003a12:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8003a16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003a1a:	d8e6      	bhi.n	80039ea <__multiply+0xda>
 8003a1c:	f8ce 3000 	str.w	r3, [lr]
 8003a20:	3504      	adds	r5, #4
 8003a22:	e7a0      	b.n	8003966 <__multiply+0x56>
 8003a24:	3e01      	subs	r6, #1
 8003a26:	e7a2      	b.n	800396e <__multiply+0x5e>

08003a28 <__pow5mult>:
 8003a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a2c:	4615      	mov	r5, r2
 8003a2e:	f012 0203 	ands.w	r2, r2, #3
 8003a32:	4606      	mov	r6, r0
 8003a34:	460f      	mov	r7, r1
 8003a36:	d007      	beq.n	8003a48 <__pow5mult+0x20>
 8003a38:	4c21      	ldr	r4, [pc, #132]	; (8003ac0 <__pow5mult+0x98>)
 8003a3a:	3a01      	subs	r2, #1
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003a42:	f7ff fed3 	bl	80037ec <__multadd>
 8003a46:	4607      	mov	r7, r0
 8003a48:	10ad      	asrs	r5, r5, #2
 8003a4a:	d035      	beq.n	8003ab8 <__pow5mult+0x90>
 8003a4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003a4e:	b93c      	cbnz	r4, 8003a60 <__pow5mult+0x38>
 8003a50:	2010      	movs	r0, #16
 8003a52:	f7ff fe5f 	bl	8003714 <malloc>
 8003a56:	6270      	str	r0, [r6, #36]	; 0x24
 8003a58:	6044      	str	r4, [r0, #4]
 8003a5a:	6084      	str	r4, [r0, #8]
 8003a5c:	6004      	str	r4, [r0, #0]
 8003a5e:	60c4      	str	r4, [r0, #12]
 8003a60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003a64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003a68:	b94c      	cbnz	r4, 8003a7e <__pow5mult+0x56>
 8003a6a:	f240 2171 	movw	r1, #625	; 0x271
 8003a6e:	4630      	mov	r0, r6
 8003a70:	f7ff ff45 	bl	80038fe <__i2b>
 8003a74:	2300      	movs	r3, #0
 8003a76:	4604      	mov	r4, r0
 8003a78:	f8c8 0008 	str.w	r0, [r8, #8]
 8003a7c:	6003      	str	r3, [r0, #0]
 8003a7e:	f04f 0800 	mov.w	r8, #0
 8003a82:	07eb      	lsls	r3, r5, #31
 8003a84:	d50a      	bpl.n	8003a9c <__pow5mult+0x74>
 8003a86:	4639      	mov	r1, r7
 8003a88:	4622      	mov	r2, r4
 8003a8a:	4630      	mov	r0, r6
 8003a8c:	f7ff ff40 	bl	8003910 <__multiply>
 8003a90:	4681      	mov	r9, r0
 8003a92:	4639      	mov	r1, r7
 8003a94:	4630      	mov	r0, r6
 8003a96:	f7ff fe92 	bl	80037be <_Bfree>
 8003a9a:	464f      	mov	r7, r9
 8003a9c:	106d      	asrs	r5, r5, #1
 8003a9e:	d00b      	beq.n	8003ab8 <__pow5mult+0x90>
 8003aa0:	6820      	ldr	r0, [r4, #0]
 8003aa2:	b938      	cbnz	r0, 8003ab4 <__pow5mult+0x8c>
 8003aa4:	4622      	mov	r2, r4
 8003aa6:	4621      	mov	r1, r4
 8003aa8:	4630      	mov	r0, r6
 8003aaa:	f7ff ff31 	bl	8003910 <__multiply>
 8003aae:	6020      	str	r0, [r4, #0]
 8003ab0:	f8c0 8000 	str.w	r8, [r0]
 8003ab4:	4604      	mov	r4, r0
 8003ab6:	e7e4      	b.n	8003a82 <__pow5mult+0x5a>
 8003ab8:	4638      	mov	r0, r7
 8003aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003abe:	bf00      	nop
 8003ac0:	080043b0 	.word	0x080043b0

08003ac4 <__lshift>:
 8003ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ac8:	460c      	mov	r4, r1
 8003aca:	4607      	mov	r7, r0
 8003acc:	4616      	mov	r6, r2
 8003ace:	6923      	ldr	r3, [r4, #16]
 8003ad0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003ad4:	eb0a 0903 	add.w	r9, sl, r3
 8003ad8:	6849      	ldr	r1, [r1, #4]
 8003ada:	68a3      	ldr	r3, [r4, #8]
 8003adc:	f109 0501 	add.w	r5, r9, #1
 8003ae0:	42ab      	cmp	r3, r5
 8003ae2:	db31      	blt.n	8003b48 <__lshift+0x84>
 8003ae4:	4638      	mov	r0, r7
 8003ae6:	f7ff fe36 	bl	8003756 <_Balloc>
 8003aea:	2200      	movs	r2, #0
 8003aec:	4680      	mov	r8, r0
 8003aee:	4611      	mov	r1, r2
 8003af0:	f100 0314 	add.w	r3, r0, #20
 8003af4:	4552      	cmp	r2, sl
 8003af6:	db2a      	blt.n	8003b4e <__lshift+0x8a>
 8003af8:	6920      	ldr	r0, [r4, #16]
 8003afa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003afe:	f104 0114 	add.w	r1, r4, #20
 8003b02:	f016 021f 	ands.w	r2, r6, #31
 8003b06:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8003b0a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8003b0e:	d022      	beq.n	8003b56 <__lshift+0x92>
 8003b10:	2000      	movs	r0, #0
 8003b12:	f1c2 0c20 	rsb	ip, r2, #32
 8003b16:	680e      	ldr	r6, [r1, #0]
 8003b18:	4096      	lsls	r6, r2
 8003b1a:	4330      	orrs	r0, r6
 8003b1c:	f843 0b04 	str.w	r0, [r3], #4
 8003b20:	f851 0b04 	ldr.w	r0, [r1], #4
 8003b24:	458e      	cmp	lr, r1
 8003b26:	fa20 f00c 	lsr.w	r0, r0, ip
 8003b2a:	d8f4      	bhi.n	8003b16 <__lshift+0x52>
 8003b2c:	6018      	str	r0, [r3, #0]
 8003b2e:	b108      	cbz	r0, 8003b34 <__lshift+0x70>
 8003b30:	f109 0502 	add.w	r5, r9, #2
 8003b34:	3d01      	subs	r5, #1
 8003b36:	4638      	mov	r0, r7
 8003b38:	f8c8 5010 	str.w	r5, [r8, #16]
 8003b3c:	4621      	mov	r1, r4
 8003b3e:	f7ff fe3e 	bl	80037be <_Bfree>
 8003b42:	4640      	mov	r0, r8
 8003b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b48:	3101      	adds	r1, #1
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	e7c8      	b.n	8003ae0 <__lshift+0x1c>
 8003b4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003b52:	3201      	adds	r2, #1
 8003b54:	e7ce      	b.n	8003af4 <__lshift+0x30>
 8003b56:	3b04      	subs	r3, #4
 8003b58:	f851 2b04 	ldr.w	r2, [r1], #4
 8003b5c:	458e      	cmp	lr, r1
 8003b5e:	f843 2f04 	str.w	r2, [r3, #4]!
 8003b62:	d8f9      	bhi.n	8003b58 <__lshift+0x94>
 8003b64:	e7e6      	b.n	8003b34 <__lshift+0x70>

08003b66 <__mcmp>:
 8003b66:	6903      	ldr	r3, [r0, #16]
 8003b68:	690a      	ldr	r2, [r1, #16]
 8003b6a:	b530      	push	{r4, r5, lr}
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	d10c      	bne.n	8003b8a <__mcmp+0x24>
 8003b70:	0092      	lsls	r2, r2, #2
 8003b72:	3014      	adds	r0, #20
 8003b74:	3114      	adds	r1, #20
 8003b76:	1884      	adds	r4, r0, r2
 8003b78:	4411      	add	r1, r2
 8003b7a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003b7e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003b82:	4295      	cmp	r5, r2
 8003b84:	d003      	beq.n	8003b8e <__mcmp+0x28>
 8003b86:	d305      	bcc.n	8003b94 <__mcmp+0x2e>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	bd30      	pop	{r4, r5, pc}
 8003b8e:	42a0      	cmp	r0, r4
 8003b90:	d3f3      	bcc.n	8003b7a <__mcmp+0x14>
 8003b92:	e7fa      	b.n	8003b8a <__mcmp+0x24>
 8003b94:	f04f 33ff 	mov.w	r3, #4294967295
 8003b98:	e7f7      	b.n	8003b8a <__mcmp+0x24>

08003b9a <__mdiff>:
 8003b9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b9e:	460d      	mov	r5, r1
 8003ba0:	4607      	mov	r7, r0
 8003ba2:	4611      	mov	r1, r2
 8003ba4:	4628      	mov	r0, r5
 8003ba6:	4614      	mov	r4, r2
 8003ba8:	f7ff ffdd 	bl	8003b66 <__mcmp>
 8003bac:	1e06      	subs	r6, r0, #0
 8003bae:	d108      	bne.n	8003bc2 <__mdiff+0x28>
 8003bb0:	4631      	mov	r1, r6
 8003bb2:	4638      	mov	r0, r7
 8003bb4:	f7ff fdcf 	bl	8003756 <_Balloc>
 8003bb8:	2301      	movs	r3, #1
 8003bba:	6146      	str	r6, [r0, #20]
 8003bbc:	6103      	str	r3, [r0, #16]
 8003bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bc2:	bfa4      	itt	ge
 8003bc4:	4623      	movge	r3, r4
 8003bc6:	462c      	movge	r4, r5
 8003bc8:	4638      	mov	r0, r7
 8003bca:	6861      	ldr	r1, [r4, #4]
 8003bcc:	bfa6      	itte	ge
 8003bce:	461d      	movge	r5, r3
 8003bd0:	2600      	movge	r6, #0
 8003bd2:	2601      	movlt	r6, #1
 8003bd4:	f7ff fdbf 	bl	8003756 <_Balloc>
 8003bd8:	f04f 0c00 	mov.w	ip, #0
 8003bdc:	60c6      	str	r6, [r0, #12]
 8003bde:	692b      	ldr	r3, [r5, #16]
 8003be0:	6926      	ldr	r6, [r4, #16]
 8003be2:	f104 0214 	add.w	r2, r4, #20
 8003be6:	f105 0914 	add.w	r9, r5, #20
 8003bea:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8003bee:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8003bf2:	f100 0114 	add.w	r1, r0, #20
 8003bf6:	f852 ab04 	ldr.w	sl, [r2], #4
 8003bfa:	f859 5b04 	ldr.w	r5, [r9], #4
 8003bfe:	fa1f f38a 	uxth.w	r3, sl
 8003c02:	4463      	add	r3, ip
 8003c04:	b2ac      	uxth	r4, r5
 8003c06:	1b1b      	subs	r3, r3, r4
 8003c08:	0c2c      	lsrs	r4, r5, #16
 8003c0a:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8003c0e:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8003c18:	45c8      	cmp	r8, r9
 8003c1a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8003c1e:	4696      	mov	lr, r2
 8003c20:	f841 4b04 	str.w	r4, [r1], #4
 8003c24:	d8e7      	bhi.n	8003bf6 <__mdiff+0x5c>
 8003c26:	45be      	cmp	lr, r7
 8003c28:	d305      	bcc.n	8003c36 <__mdiff+0x9c>
 8003c2a:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8003c2e:	b18b      	cbz	r3, 8003c54 <__mdiff+0xba>
 8003c30:	6106      	str	r6, [r0, #16]
 8003c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c36:	f85e 4b04 	ldr.w	r4, [lr], #4
 8003c3a:	b2a2      	uxth	r2, r4
 8003c3c:	4462      	add	r2, ip
 8003c3e:	1413      	asrs	r3, r2, #16
 8003c40:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8003c44:	b292      	uxth	r2, r2
 8003c46:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003c4a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8003c4e:	f841 2b04 	str.w	r2, [r1], #4
 8003c52:	e7e8      	b.n	8003c26 <__mdiff+0x8c>
 8003c54:	3e01      	subs	r6, #1
 8003c56:	e7e8      	b.n	8003c2a <__mdiff+0x90>

08003c58 <__d2b>:
 8003c58:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003c5c:	461c      	mov	r4, r3
 8003c5e:	2101      	movs	r1, #1
 8003c60:	4690      	mov	r8, r2
 8003c62:	9e08      	ldr	r6, [sp, #32]
 8003c64:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003c66:	f7ff fd76 	bl	8003756 <_Balloc>
 8003c6a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8003c6e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8003c72:	4607      	mov	r7, r0
 8003c74:	bb34      	cbnz	r4, 8003cc4 <__d2b+0x6c>
 8003c76:	9201      	str	r2, [sp, #4]
 8003c78:	f1b8 0f00 	cmp.w	r8, #0
 8003c7c:	d027      	beq.n	8003cce <__d2b+0x76>
 8003c7e:	a802      	add	r0, sp, #8
 8003c80:	f840 8d08 	str.w	r8, [r0, #-8]!
 8003c84:	f7ff fe0c 	bl	80038a0 <__lo0bits>
 8003c88:	9900      	ldr	r1, [sp, #0]
 8003c8a:	b1f0      	cbz	r0, 8003cca <__d2b+0x72>
 8003c8c:	9a01      	ldr	r2, [sp, #4]
 8003c8e:	f1c0 0320 	rsb	r3, r0, #32
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	430b      	orrs	r3, r1
 8003c98:	40c2      	lsrs	r2, r0
 8003c9a:	617b      	str	r3, [r7, #20]
 8003c9c:	9201      	str	r2, [sp, #4]
 8003c9e:	9b01      	ldr	r3, [sp, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	bf14      	ite	ne
 8003ca4:	2102      	movne	r1, #2
 8003ca6:	2101      	moveq	r1, #1
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	6139      	str	r1, [r7, #16]
 8003cac:	b1c4      	cbz	r4, 8003ce0 <__d2b+0x88>
 8003cae:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8003cb2:	4404      	add	r4, r0
 8003cb4:	6034      	str	r4, [r6, #0]
 8003cb6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003cba:	6028      	str	r0, [r5, #0]
 8003cbc:	4638      	mov	r0, r7
 8003cbe:	b002      	add	sp, #8
 8003cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cc4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003cc8:	e7d5      	b.n	8003c76 <__d2b+0x1e>
 8003cca:	6179      	str	r1, [r7, #20]
 8003ccc:	e7e7      	b.n	8003c9e <__d2b+0x46>
 8003cce:	a801      	add	r0, sp, #4
 8003cd0:	f7ff fde6 	bl	80038a0 <__lo0bits>
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	9b01      	ldr	r3, [sp, #4]
 8003cd8:	6139      	str	r1, [r7, #16]
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	3020      	adds	r0, #32
 8003cde:	e7e5      	b.n	8003cac <__d2b+0x54>
 8003ce0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003ce4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8003ce8:	6030      	str	r0, [r6, #0]
 8003cea:	6918      	ldr	r0, [r3, #16]
 8003cec:	f7ff fdb9 	bl	8003862 <__hi0bits>
 8003cf0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8003cf4:	e7e1      	b.n	8003cba <__d2b+0x62>

08003cf6 <_calloc_r>:
 8003cf6:	b538      	push	{r3, r4, r5, lr}
 8003cf8:	fb02 f401 	mul.w	r4, r2, r1
 8003cfc:	4621      	mov	r1, r4
 8003cfe:	f000 f855 	bl	8003dac <_malloc_r>
 8003d02:	4605      	mov	r5, r0
 8003d04:	b118      	cbz	r0, 8003d0e <_calloc_r+0x18>
 8003d06:	4622      	mov	r2, r4
 8003d08:	2100      	movs	r1, #0
 8003d0a:	f000 fa39 	bl	8004180 <memset>
 8003d0e:	4628      	mov	r0, r5
 8003d10:	bd38      	pop	{r3, r4, r5, pc}
	...

08003d14 <_free_r>:
 8003d14:	b538      	push	{r3, r4, r5, lr}
 8003d16:	4605      	mov	r5, r0
 8003d18:	2900      	cmp	r1, #0
 8003d1a:	d043      	beq.n	8003da4 <_free_r+0x90>
 8003d1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d20:	1f0c      	subs	r4, r1, #4
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	bfb8      	it	lt
 8003d26:	18e4      	addlt	r4, r4, r3
 8003d28:	f000 fa32 	bl	8004190 <__malloc_lock>
 8003d2c:	4a1e      	ldr	r2, [pc, #120]	; (8003da8 <_free_r+0x94>)
 8003d2e:	6813      	ldr	r3, [r2, #0]
 8003d30:	4610      	mov	r0, r2
 8003d32:	b933      	cbnz	r3, 8003d42 <_free_r+0x2e>
 8003d34:	6063      	str	r3, [r4, #4]
 8003d36:	6014      	str	r4, [r2, #0]
 8003d38:	4628      	mov	r0, r5
 8003d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d3e:	f000 ba28 	b.w	8004192 <__malloc_unlock>
 8003d42:	42a3      	cmp	r3, r4
 8003d44:	d90b      	bls.n	8003d5e <_free_r+0x4a>
 8003d46:	6821      	ldr	r1, [r4, #0]
 8003d48:	1862      	adds	r2, r4, r1
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	bf01      	itttt	eq
 8003d4e:	681a      	ldreq	r2, [r3, #0]
 8003d50:	685b      	ldreq	r3, [r3, #4]
 8003d52:	1852      	addeq	r2, r2, r1
 8003d54:	6022      	streq	r2, [r4, #0]
 8003d56:	6063      	str	r3, [r4, #4]
 8003d58:	6004      	str	r4, [r0, #0]
 8003d5a:	e7ed      	b.n	8003d38 <_free_r+0x24>
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	685a      	ldr	r2, [r3, #4]
 8003d60:	b10a      	cbz	r2, 8003d66 <_free_r+0x52>
 8003d62:	42a2      	cmp	r2, r4
 8003d64:	d9fa      	bls.n	8003d5c <_free_r+0x48>
 8003d66:	6819      	ldr	r1, [r3, #0]
 8003d68:	1858      	adds	r0, r3, r1
 8003d6a:	42a0      	cmp	r0, r4
 8003d6c:	d10b      	bne.n	8003d86 <_free_r+0x72>
 8003d6e:	6820      	ldr	r0, [r4, #0]
 8003d70:	4401      	add	r1, r0
 8003d72:	1858      	adds	r0, r3, r1
 8003d74:	4282      	cmp	r2, r0
 8003d76:	6019      	str	r1, [r3, #0]
 8003d78:	d1de      	bne.n	8003d38 <_free_r+0x24>
 8003d7a:	6810      	ldr	r0, [r2, #0]
 8003d7c:	6852      	ldr	r2, [r2, #4]
 8003d7e:	4401      	add	r1, r0
 8003d80:	6019      	str	r1, [r3, #0]
 8003d82:	605a      	str	r2, [r3, #4]
 8003d84:	e7d8      	b.n	8003d38 <_free_r+0x24>
 8003d86:	d902      	bls.n	8003d8e <_free_r+0x7a>
 8003d88:	230c      	movs	r3, #12
 8003d8a:	602b      	str	r3, [r5, #0]
 8003d8c:	e7d4      	b.n	8003d38 <_free_r+0x24>
 8003d8e:	6820      	ldr	r0, [r4, #0]
 8003d90:	1821      	adds	r1, r4, r0
 8003d92:	428a      	cmp	r2, r1
 8003d94:	bf01      	itttt	eq
 8003d96:	6811      	ldreq	r1, [r2, #0]
 8003d98:	6852      	ldreq	r2, [r2, #4]
 8003d9a:	1809      	addeq	r1, r1, r0
 8003d9c:	6021      	streq	r1, [r4, #0]
 8003d9e:	6062      	str	r2, [r4, #4]
 8003da0:	605c      	str	r4, [r3, #4]
 8003da2:	e7c9      	b.n	8003d38 <_free_r+0x24>
 8003da4:	bd38      	pop	{r3, r4, r5, pc}
 8003da6:	bf00      	nop
 8003da8:	200001f4 	.word	0x200001f4

08003dac <_malloc_r>:
 8003dac:	b570      	push	{r4, r5, r6, lr}
 8003dae:	1ccd      	adds	r5, r1, #3
 8003db0:	f025 0503 	bic.w	r5, r5, #3
 8003db4:	3508      	adds	r5, #8
 8003db6:	2d0c      	cmp	r5, #12
 8003db8:	bf38      	it	cc
 8003dba:	250c      	movcc	r5, #12
 8003dbc:	2d00      	cmp	r5, #0
 8003dbe:	4606      	mov	r6, r0
 8003dc0:	db01      	blt.n	8003dc6 <_malloc_r+0x1a>
 8003dc2:	42a9      	cmp	r1, r5
 8003dc4:	d903      	bls.n	8003dce <_malloc_r+0x22>
 8003dc6:	230c      	movs	r3, #12
 8003dc8:	6033      	str	r3, [r6, #0]
 8003dca:	2000      	movs	r0, #0
 8003dcc:	bd70      	pop	{r4, r5, r6, pc}
 8003dce:	f000 f9df 	bl	8004190 <__malloc_lock>
 8003dd2:	4a23      	ldr	r2, [pc, #140]	; (8003e60 <_malloc_r+0xb4>)
 8003dd4:	6814      	ldr	r4, [r2, #0]
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	b991      	cbnz	r1, 8003e00 <_malloc_r+0x54>
 8003dda:	4c22      	ldr	r4, [pc, #136]	; (8003e64 <_malloc_r+0xb8>)
 8003ddc:	6823      	ldr	r3, [r4, #0]
 8003dde:	b91b      	cbnz	r3, 8003de8 <_malloc_r+0x3c>
 8003de0:	4630      	mov	r0, r6
 8003de2:	f000 f991 	bl	8004108 <_sbrk_r>
 8003de6:	6020      	str	r0, [r4, #0]
 8003de8:	4629      	mov	r1, r5
 8003dea:	4630      	mov	r0, r6
 8003dec:	f000 f98c 	bl	8004108 <_sbrk_r>
 8003df0:	1c43      	adds	r3, r0, #1
 8003df2:	d126      	bne.n	8003e42 <_malloc_r+0x96>
 8003df4:	230c      	movs	r3, #12
 8003df6:	4630      	mov	r0, r6
 8003df8:	6033      	str	r3, [r6, #0]
 8003dfa:	f000 f9ca 	bl	8004192 <__malloc_unlock>
 8003dfe:	e7e4      	b.n	8003dca <_malloc_r+0x1e>
 8003e00:	680b      	ldr	r3, [r1, #0]
 8003e02:	1b5b      	subs	r3, r3, r5
 8003e04:	d41a      	bmi.n	8003e3c <_malloc_r+0x90>
 8003e06:	2b0b      	cmp	r3, #11
 8003e08:	d90f      	bls.n	8003e2a <_malloc_r+0x7e>
 8003e0a:	600b      	str	r3, [r1, #0]
 8003e0c:	18cc      	adds	r4, r1, r3
 8003e0e:	50cd      	str	r5, [r1, r3]
 8003e10:	4630      	mov	r0, r6
 8003e12:	f000 f9be 	bl	8004192 <__malloc_unlock>
 8003e16:	f104 000b 	add.w	r0, r4, #11
 8003e1a:	1d23      	adds	r3, r4, #4
 8003e1c:	f020 0007 	bic.w	r0, r0, #7
 8003e20:	1ac3      	subs	r3, r0, r3
 8003e22:	d01b      	beq.n	8003e5c <_malloc_r+0xb0>
 8003e24:	425a      	negs	r2, r3
 8003e26:	50e2      	str	r2, [r4, r3]
 8003e28:	bd70      	pop	{r4, r5, r6, pc}
 8003e2a:	428c      	cmp	r4, r1
 8003e2c:	bf0b      	itete	eq
 8003e2e:	6863      	ldreq	r3, [r4, #4]
 8003e30:	684b      	ldrne	r3, [r1, #4]
 8003e32:	6013      	streq	r3, [r2, #0]
 8003e34:	6063      	strne	r3, [r4, #4]
 8003e36:	bf18      	it	ne
 8003e38:	460c      	movne	r4, r1
 8003e3a:	e7e9      	b.n	8003e10 <_malloc_r+0x64>
 8003e3c:	460c      	mov	r4, r1
 8003e3e:	6849      	ldr	r1, [r1, #4]
 8003e40:	e7ca      	b.n	8003dd8 <_malloc_r+0x2c>
 8003e42:	1cc4      	adds	r4, r0, #3
 8003e44:	f024 0403 	bic.w	r4, r4, #3
 8003e48:	42a0      	cmp	r0, r4
 8003e4a:	d005      	beq.n	8003e58 <_malloc_r+0xac>
 8003e4c:	1a21      	subs	r1, r4, r0
 8003e4e:	4630      	mov	r0, r6
 8003e50:	f000 f95a 	bl	8004108 <_sbrk_r>
 8003e54:	3001      	adds	r0, #1
 8003e56:	d0cd      	beq.n	8003df4 <_malloc_r+0x48>
 8003e58:	6025      	str	r5, [r4, #0]
 8003e5a:	e7d9      	b.n	8003e10 <_malloc_r+0x64>
 8003e5c:	bd70      	pop	{r4, r5, r6, pc}
 8003e5e:	bf00      	nop
 8003e60:	200001f4 	.word	0x200001f4
 8003e64:	200001f8 	.word	0x200001f8

08003e68 <__ssputs_r>:
 8003e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e6c:	688e      	ldr	r6, [r1, #8]
 8003e6e:	4682      	mov	sl, r0
 8003e70:	429e      	cmp	r6, r3
 8003e72:	460c      	mov	r4, r1
 8003e74:	4691      	mov	r9, r2
 8003e76:	4698      	mov	r8, r3
 8003e78:	d835      	bhi.n	8003ee6 <__ssputs_r+0x7e>
 8003e7a:	898a      	ldrh	r2, [r1, #12]
 8003e7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003e80:	d031      	beq.n	8003ee6 <__ssputs_r+0x7e>
 8003e82:	2302      	movs	r3, #2
 8003e84:	6825      	ldr	r5, [r4, #0]
 8003e86:	6909      	ldr	r1, [r1, #16]
 8003e88:	1a6f      	subs	r7, r5, r1
 8003e8a:	6965      	ldr	r5, [r4, #20]
 8003e8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e90:	fb95 f5f3 	sdiv	r5, r5, r3
 8003e94:	f108 0301 	add.w	r3, r8, #1
 8003e98:	443b      	add	r3, r7
 8003e9a:	429d      	cmp	r5, r3
 8003e9c:	bf38      	it	cc
 8003e9e:	461d      	movcc	r5, r3
 8003ea0:	0553      	lsls	r3, r2, #21
 8003ea2:	d531      	bpl.n	8003f08 <__ssputs_r+0xa0>
 8003ea4:	4629      	mov	r1, r5
 8003ea6:	f7ff ff81 	bl	8003dac <_malloc_r>
 8003eaa:	4606      	mov	r6, r0
 8003eac:	b950      	cbnz	r0, 8003ec4 <__ssputs_r+0x5c>
 8003eae:	230c      	movs	r3, #12
 8003eb0:	f8ca 3000 	str.w	r3, [sl]
 8003eb4:	89a3      	ldrh	r3, [r4, #12]
 8003eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ebe:	81a3      	strh	r3, [r4, #12]
 8003ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ec4:	463a      	mov	r2, r7
 8003ec6:	6921      	ldr	r1, [r4, #16]
 8003ec8:	f7ff fc3a 	bl	8003740 <memcpy>
 8003ecc:	89a3      	ldrh	r3, [r4, #12]
 8003ece:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003ed2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ed6:	81a3      	strh	r3, [r4, #12]
 8003ed8:	6126      	str	r6, [r4, #16]
 8003eda:	443e      	add	r6, r7
 8003edc:	6026      	str	r6, [r4, #0]
 8003ede:	4646      	mov	r6, r8
 8003ee0:	6165      	str	r5, [r4, #20]
 8003ee2:	1bed      	subs	r5, r5, r7
 8003ee4:	60a5      	str	r5, [r4, #8]
 8003ee6:	4546      	cmp	r6, r8
 8003ee8:	bf28      	it	cs
 8003eea:	4646      	movcs	r6, r8
 8003eec:	4649      	mov	r1, r9
 8003eee:	4632      	mov	r2, r6
 8003ef0:	6820      	ldr	r0, [r4, #0]
 8003ef2:	f000 f92b 	bl	800414c <memmove>
 8003ef6:	68a3      	ldr	r3, [r4, #8]
 8003ef8:	2000      	movs	r0, #0
 8003efa:	1b9b      	subs	r3, r3, r6
 8003efc:	60a3      	str	r3, [r4, #8]
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	441e      	add	r6, r3
 8003f02:	6026      	str	r6, [r4, #0]
 8003f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f08:	462a      	mov	r2, r5
 8003f0a:	f000 f943 	bl	8004194 <_realloc_r>
 8003f0e:	4606      	mov	r6, r0
 8003f10:	2800      	cmp	r0, #0
 8003f12:	d1e1      	bne.n	8003ed8 <__ssputs_r+0x70>
 8003f14:	6921      	ldr	r1, [r4, #16]
 8003f16:	4650      	mov	r0, sl
 8003f18:	f7ff fefc 	bl	8003d14 <_free_r>
 8003f1c:	e7c7      	b.n	8003eae <__ssputs_r+0x46>
	...

08003f20 <_svfiprintf_r>:
 8003f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f24:	b09d      	sub	sp, #116	; 0x74
 8003f26:	9303      	str	r3, [sp, #12]
 8003f28:	898b      	ldrh	r3, [r1, #12]
 8003f2a:	4680      	mov	r8, r0
 8003f2c:	061c      	lsls	r4, r3, #24
 8003f2e:	460d      	mov	r5, r1
 8003f30:	4616      	mov	r6, r2
 8003f32:	d50f      	bpl.n	8003f54 <_svfiprintf_r+0x34>
 8003f34:	690b      	ldr	r3, [r1, #16]
 8003f36:	b96b      	cbnz	r3, 8003f54 <_svfiprintf_r+0x34>
 8003f38:	2140      	movs	r1, #64	; 0x40
 8003f3a:	f7ff ff37 	bl	8003dac <_malloc_r>
 8003f3e:	6028      	str	r0, [r5, #0]
 8003f40:	6128      	str	r0, [r5, #16]
 8003f42:	b928      	cbnz	r0, 8003f50 <_svfiprintf_r+0x30>
 8003f44:	230c      	movs	r3, #12
 8003f46:	f8c8 3000 	str.w	r3, [r8]
 8003f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4e:	e0c4      	b.n	80040da <_svfiprintf_r+0x1ba>
 8003f50:	2340      	movs	r3, #64	; 0x40
 8003f52:	616b      	str	r3, [r5, #20]
 8003f54:	2300      	movs	r3, #0
 8003f56:	9309      	str	r3, [sp, #36]	; 0x24
 8003f58:	2320      	movs	r3, #32
 8003f5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f5e:	2330      	movs	r3, #48	; 0x30
 8003f60:	f04f 0b01 	mov.w	fp, #1
 8003f64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f68:	4637      	mov	r7, r6
 8003f6a:	463c      	mov	r4, r7
 8003f6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d13c      	bne.n	8003fee <_svfiprintf_r+0xce>
 8003f74:	ebb7 0a06 	subs.w	sl, r7, r6
 8003f78:	d00b      	beq.n	8003f92 <_svfiprintf_r+0x72>
 8003f7a:	4653      	mov	r3, sl
 8003f7c:	4632      	mov	r2, r6
 8003f7e:	4629      	mov	r1, r5
 8003f80:	4640      	mov	r0, r8
 8003f82:	f7ff ff71 	bl	8003e68 <__ssputs_r>
 8003f86:	3001      	adds	r0, #1
 8003f88:	f000 80a2 	beq.w	80040d0 <_svfiprintf_r+0x1b0>
 8003f8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f8e:	4453      	add	r3, sl
 8003f90:	9309      	str	r3, [sp, #36]	; 0x24
 8003f92:	783b      	ldrb	r3, [r7, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 809b 	beq.w	80040d0 <_svfiprintf_r+0x1b0>
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003fa0:	9304      	str	r3, [sp, #16]
 8003fa2:	9307      	str	r3, [sp, #28]
 8003fa4:	9205      	str	r2, [sp, #20]
 8003fa6:	9306      	str	r3, [sp, #24]
 8003fa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003fac:	931a      	str	r3, [sp, #104]	; 0x68
 8003fae:	2205      	movs	r2, #5
 8003fb0:	7821      	ldrb	r1, [r4, #0]
 8003fb2:	4850      	ldr	r0, [pc, #320]	; (80040f4 <_svfiprintf_r+0x1d4>)
 8003fb4:	f7ff fbb6 	bl	8003724 <memchr>
 8003fb8:	1c67      	adds	r7, r4, #1
 8003fba:	9b04      	ldr	r3, [sp, #16]
 8003fbc:	b9d8      	cbnz	r0, 8003ff6 <_svfiprintf_r+0xd6>
 8003fbe:	06d9      	lsls	r1, r3, #27
 8003fc0:	bf44      	itt	mi
 8003fc2:	2220      	movmi	r2, #32
 8003fc4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003fc8:	071a      	lsls	r2, r3, #28
 8003fca:	bf44      	itt	mi
 8003fcc:	222b      	movmi	r2, #43	; 0x2b
 8003fce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003fd2:	7822      	ldrb	r2, [r4, #0]
 8003fd4:	2a2a      	cmp	r2, #42	; 0x2a
 8003fd6:	d016      	beq.n	8004006 <_svfiprintf_r+0xe6>
 8003fd8:	2100      	movs	r1, #0
 8003fda:	200a      	movs	r0, #10
 8003fdc:	9a07      	ldr	r2, [sp, #28]
 8003fde:	4627      	mov	r7, r4
 8003fe0:	783b      	ldrb	r3, [r7, #0]
 8003fe2:	3401      	adds	r4, #1
 8003fe4:	3b30      	subs	r3, #48	; 0x30
 8003fe6:	2b09      	cmp	r3, #9
 8003fe8:	d950      	bls.n	800408c <_svfiprintf_r+0x16c>
 8003fea:	b1c9      	cbz	r1, 8004020 <_svfiprintf_r+0x100>
 8003fec:	e011      	b.n	8004012 <_svfiprintf_r+0xf2>
 8003fee:	2b25      	cmp	r3, #37	; 0x25
 8003ff0:	d0c0      	beq.n	8003f74 <_svfiprintf_r+0x54>
 8003ff2:	4627      	mov	r7, r4
 8003ff4:	e7b9      	b.n	8003f6a <_svfiprintf_r+0x4a>
 8003ff6:	4a3f      	ldr	r2, [pc, #252]	; (80040f4 <_svfiprintf_r+0x1d4>)
 8003ff8:	463c      	mov	r4, r7
 8003ffa:	1a80      	subs	r0, r0, r2
 8003ffc:	fa0b f000 	lsl.w	r0, fp, r0
 8004000:	4318      	orrs	r0, r3
 8004002:	9004      	str	r0, [sp, #16]
 8004004:	e7d3      	b.n	8003fae <_svfiprintf_r+0x8e>
 8004006:	9a03      	ldr	r2, [sp, #12]
 8004008:	1d11      	adds	r1, r2, #4
 800400a:	6812      	ldr	r2, [r2, #0]
 800400c:	9103      	str	r1, [sp, #12]
 800400e:	2a00      	cmp	r2, #0
 8004010:	db01      	blt.n	8004016 <_svfiprintf_r+0xf6>
 8004012:	9207      	str	r2, [sp, #28]
 8004014:	e004      	b.n	8004020 <_svfiprintf_r+0x100>
 8004016:	4252      	negs	r2, r2
 8004018:	f043 0302 	orr.w	r3, r3, #2
 800401c:	9207      	str	r2, [sp, #28]
 800401e:	9304      	str	r3, [sp, #16]
 8004020:	783b      	ldrb	r3, [r7, #0]
 8004022:	2b2e      	cmp	r3, #46	; 0x2e
 8004024:	d10d      	bne.n	8004042 <_svfiprintf_r+0x122>
 8004026:	787b      	ldrb	r3, [r7, #1]
 8004028:	1c79      	adds	r1, r7, #1
 800402a:	2b2a      	cmp	r3, #42	; 0x2a
 800402c:	d132      	bne.n	8004094 <_svfiprintf_r+0x174>
 800402e:	9b03      	ldr	r3, [sp, #12]
 8004030:	3702      	adds	r7, #2
 8004032:	1d1a      	adds	r2, r3, #4
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	9203      	str	r2, [sp, #12]
 8004038:	2b00      	cmp	r3, #0
 800403a:	bfb8      	it	lt
 800403c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004040:	9305      	str	r3, [sp, #20]
 8004042:	4c2d      	ldr	r4, [pc, #180]	; (80040f8 <_svfiprintf_r+0x1d8>)
 8004044:	2203      	movs	r2, #3
 8004046:	7839      	ldrb	r1, [r7, #0]
 8004048:	4620      	mov	r0, r4
 800404a:	f7ff fb6b 	bl	8003724 <memchr>
 800404e:	b138      	cbz	r0, 8004060 <_svfiprintf_r+0x140>
 8004050:	2340      	movs	r3, #64	; 0x40
 8004052:	1b00      	subs	r0, r0, r4
 8004054:	fa03 f000 	lsl.w	r0, r3, r0
 8004058:	9b04      	ldr	r3, [sp, #16]
 800405a:	3701      	adds	r7, #1
 800405c:	4303      	orrs	r3, r0
 800405e:	9304      	str	r3, [sp, #16]
 8004060:	7839      	ldrb	r1, [r7, #0]
 8004062:	2206      	movs	r2, #6
 8004064:	4825      	ldr	r0, [pc, #148]	; (80040fc <_svfiprintf_r+0x1dc>)
 8004066:	1c7e      	adds	r6, r7, #1
 8004068:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800406c:	f7ff fb5a 	bl	8003724 <memchr>
 8004070:	2800      	cmp	r0, #0
 8004072:	d035      	beq.n	80040e0 <_svfiprintf_r+0x1c0>
 8004074:	4b22      	ldr	r3, [pc, #136]	; (8004100 <_svfiprintf_r+0x1e0>)
 8004076:	b9fb      	cbnz	r3, 80040b8 <_svfiprintf_r+0x198>
 8004078:	9b03      	ldr	r3, [sp, #12]
 800407a:	3307      	adds	r3, #7
 800407c:	f023 0307 	bic.w	r3, r3, #7
 8004080:	3308      	adds	r3, #8
 8004082:	9303      	str	r3, [sp, #12]
 8004084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004086:	444b      	add	r3, r9
 8004088:	9309      	str	r3, [sp, #36]	; 0x24
 800408a:	e76d      	b.n	8003f68 <_svfiprintf_r+0x48>
 800408c:	fb00 3202 	mla	r2, r0, r2, r3
 8004090:	2101      	movs	r1, #1
 8004092:	e7a4      	b.n	8003fde <_svfiprintf_r+0xbe>
 8004094:	2300      	movs	r3, #0
 8004096:	240a      	movs	r4, #10
 8004098:	4618      	mov	r0, r3
 800409a:	9305      	str	r3, [sp, #20]
 800409c:	460f      	mov	r7, r1
 800409e:	783a      	ldrb	r2, [r7, #0]
 80040a0:	3101      	adds	r1, #1
 80040a2:	3a30      	subs	r2, #48	; 0x30
 80040a4:	2a09      	cmp	r2, #9
 80040a6:	d903      	bls.n	80040b0 <_svfiprintf_r+0x190>
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d0ca      	beq.n	8004042 <_svfiprintf_r+0x122>
 80040ac:	9005      	str	r0, [sp, #20]
 80040ae:	e7c8      	b.n	8004042 <_svfiprintf_r+0x122>
 80040b0:	fb04 2000 	mla	r0, r4, r0, r2
 80040b4:	2301      	movs	r3, #1
 80040b6:	e7f1      	b.n	800409c <_svfiprintf_r+0x17c>
 80040b8:	ab03      	add	r3, sp, #12
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	462a      	mov	r2, r5
 80040be:	4b11      	ldr	r3, [pc, #68]	; (8004104 <_svfiprintf_r+0x1e4>)
 80040c0:	a904      	add	r1, sp, #16
 80040c2:	4640      	mov	r0, r8
 80040c4:	f7fe f8c2 	bl	800224c <_printf_float>
 80040c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80040cc:	4681      	mov	r9, r0
 80040ce:	d1d9      	bne.n	8004084 <_svfiprintf_r+0x164>
 80040d0:	89ab      	ldrh	r3, [r5, #12]
 80040d2:	065b      	lsls	r3, r3, #25
 80040d4:	f53f af39 	bmi.w	8003f4a <_svfiprintf_r+0x2a>
 80040d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040da:	b01d      	add	sp, #116	; 0x74
 80040dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e0:	ab03      	add	r3, sp, #12
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	462a      	mov	r2, r5
 80040e6:	4b07      	ldr	r3, [pc, #28]	; (8004104 <_svfiprintf_r+0x1e4>)
 80040e8:	a904      	add	r1, sp, #16
 80040ea:	4640      	mov	r0, r8
 80040ec:	f7fe fb5e 	bl	80027ac <_printf_i>
 80040f0:	e7ea      	b.n	80040c8 <_svfiprintf_r+0x1a8>
 80040f2:	bf00      	nop
 80040f4:	080043bc 	.word	0x080043bc
 80040f8:	080043c2 	.word	0x080043c2
 80040fc:	080043c6 	.word	0x080043c6
 8004100:	0800224d 	.word	0x0800224d
 8004104:	08003e69 	.word	0x08003e69

08004108 <_sbrk_r>:
 8004108:	b538      	push	{r3, r4, r5, lr}
 800410a:	2300      	movs	r3, #0
 800410c:	4c05      	ldr	r4, [pc, #20]	; (8004124 <_sbrk_r+0x1c>)
 800410e:	4605      	mov	r5, r0
 8004110:	4608      	mov	r0, r1
 8004112:	6023      	str	r3, [r4, #0]
 8004114:	f000 f87a 	bl	800420c <_sbrk>
 8004118:	1c43      	adds	r3, r0, #1
 800411a:	d102      	bne.n	8004122 <_sbrk_r+0x1a>
 800411c:	6823      	ldr	r3, [r4, #0]
 800411e:	b103      	cbz	r3, 8004122 <_sbrk_r+0x1a>
 8004120:	602b      	str	r3, [r5, #0]
 8004122:	bd38      	pop	{r3, r4, r5, pc}
 8004124:	200002a4 	.word	0x200002a4

08004128 <__ascii_mbtowc>:
 8004128:	b082      	sub	sp, #8
 800412a:	b901      	cbnz	r1, 800412e <__ascii_mbtowc+0x6>
 800412c:	a901      	add	r1, sp, #4
 800412e:	b142      	cbz	r2, 8004142 <__ascii_mbtowc+0x1a>
 8004130:	b14b      	cbz	r3, 8004146 <__ascii_mbtowc+0x1e>
 8004132:	7813      	ldrb	r3, [r2, #0]
 8004134:	600b      	str	r3, [r1, #0]
 8004136:	7812      	ldrb	r2, [r2, #0]
 8004138:	1c10      	adds	r0, r2, #0
 800413a:	bf18      	it	ne
 800413c:	2001      	movne	r0, #1
 800413e:	b002      	add	sp, #8
 8004140:	4770      	bx	lr
 8004142:	4610      	mov	r0, r2
 8004144:	e7fb      	b.n	800413e <__ascii_mbtowc+0x16>
 8004146:	f06f 0001 	mvn.w	r0, #1
 800414a:	e7f8      	b.n	800413e <__ascii_mbtowc+0x16>

0800414c <memmove>:
 800414c:	4288      	cmp	r0, r1
 800414e:	b510      	push	{r4, lr}
 8004150:	eb01 0302 	add.w	r3, r1, r2
 8004154:	d803      	bhi.n	800415e <memmove+0x12>
 8004156:	1e42      	subs	r2, r0, #1
 8004158:	4299      	cmp	r1, r3
 800415a:	d10c      	bne.n	8004176 <memmove+0x2a>
 800415c:	bd10      	pop	{r4, pc}
 800415e:	4298      	cmp	r0, r3
 8004160:	d2f9      	bcs.n	8004156 <memmove+0xa>
 8004162:	1881      	adds	r1, r0, r2
 8004164:	1ad2      	subs	r2, r2, r3
 8004166:	42d3      	cmn	r3, r2
 8004168:	d100      	bne.n	800416c <memmove+0x20>
 800416a:	bd10      	pop	{r4, pc}
 800416c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004170:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004174:	e7f7      	b.n	8004166 <memmove+0x1a>
 8004176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800417a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800417e:	e7eb      	b.n	8004158 <memmove+0xc>

08004180 <memset>:
 8004180:	4603      	mov	r3, r0
 8004182:	4402      	add	r2, r0
 8004184:	4293      	cmp	r3, r2
 8004186:	d100      	bne.n	800418a <memset+0xa>
 8004188:	4770      	bx	lr
 800418a:	f803 1b01 	strb.w	r1, [r3], #1
 800418e:	e7f9      	b.n	8004184 <memset+0x4>

08004190 <__malloc_lock>:
 8004190:	4770      	bx	lr

08004192 <__malloc_unlock>:
 8004192:	4770      	bx	lr

08004194 <_realloc_r>:
 8004194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004196:	4607      	mov	r7, r0
 8004198:	4614      	mov	r4, r2
 800419a:	460e      	mov	r6, r1
 800419c:	b921      	cbnz	r1, 80041a8 <_realloc_r+0x14>
 800419e:	4611      	mov	r1, r2
 80041a0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80041a4:	f7ff be02 	b.w	8003dac <_malloc_r>
 80041a8:	b922      	cbnz	r2, 80041b4 <_realloc_r+0x20>
 80041aa:	f7ff fdb3 	bl	8003d14 <_free_r>
 80041ae:	4625      	mov	r5, r4
 80041b0:	4628      	mov	r0, r5
 80041b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041b4:	f000 f821 	bl	80041fa <_malloc_usable_size_r>
 80041b8:	4284      	cmp	r4, r0
 80041ba:	d90f      	bls.n	80041dc <_realloc_r+0x48>
 80041bc:	4621      	mov	r1, r4
 80041be:	4638      	mov	r0, r7
 80041c0:	f7ff fdf4 	bl	8003dac <_malloc_r>
 80041c4:	4605      	mov	r5, r0
 80041c6:	2800      	cmp	r0, #0
 80041c8:	d0f2      	beq.n	80041b0 <_realloc_r+0x1c>
 80041ca:	4631      	mov	r1, r6
 80041cc:	4622      	mov	r2, r4
 80041ce:	f7ff fab7 	bl	8003740 <memcpy>
 80041d2:	4631      	mov	r1, r6
 80041d4:	4638      	mov	r0, r7
 80041d6:	f7ff fd9d 	bl	8003d14 <_free_r>
 80041da:	e7e9      	b.n	80041b0 <_realloc_r+0x1c>
 80041dc:	4635      	mov	r5, r6
 80041de:	e7e7      	b.n	80041b0 <_realloc_r+0x1c>

080041e0 <__ascii_wctomb>:
 80041e0:	b149      	cbz	r1, 80041f6 <__ascii_wctomb+0x16>
 80041e2:	2aff      	cmp	r2, #255	; 0xff
 80041e4:	bf8b      	itete	hi
 80041e6:	238a      	movhi	r3, #138	; 0x8a
 80041e8:	700a      	strbls	r2, [r1, #0]
 80041ea:	6003      	strhi	r3, [r0, #0]
 80041ec:	2001      	movls	r0, #1
 80041ee:	bf88      	it	hi
 80041f0:	f04f 30ff 	movhi.w	r0, #4294967295
 80041f4:	4770      	bx	lr
 80041f6:	4608      	mov	r0, r1
 80041f8:	4770      	bx	lr

080041fa <_malloc_usable_size_r>:
 80041fa:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80041fe:	2800      	cmp	r0, #0
 8004200:	f1a0 0004 	sub.w	r0, r0, #4
 8004204:	bfbc      	itt	lt
 8004206:	580b      	ldrlt	r3, [r1, r0]
 8004208:	18c0      	addlt	r0, r0, r3
 800420a:	4770      	bx	lr

0800420c <_sbrk>:
 800420c:	4b04      	ldr	r3, [pc, #16]	; (8004220 <_sbrk+0x14>)
 800420e:	4602      	mov	r2, r0
 8004210:	6819      	ldr	r1, [r3, #0]
 8004212:	b909      	cbnz	r1, 8004218 <_sbrk+0xc>
 8004214:	4903      	ldr	r1, [pc, #12]	; (8004224 <_sbrk+0x18>)
 8004216:	6019      	str	r1, [r3, #0]
 8004218:	6818      	ldr	r0, [r3, #0]
 800421a:	4402      	add	r2, r0
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	4770      	bx	lr
 8004220:	200001fc 	.word	0x200001fc
 8004224:	200002a8 	.word	0x200002a8

08004228 <_init>:
 8004228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800422a:	bf00      	nop
 800422c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800422e:	bc08      	pop	{r3}
 8004230:	469e      	mov	lr, r3
 8004232:	4770      	bx	lr

08004234 <_fini>:
 8004234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004236:	bf00      	nop
 8004238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800423a:	bc08      	pop	{r3}
 800423c:	469e      	mov	lr, r3
 800423e:	4770      	bx	lr
