#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jun 12 09:09:37 2024
# Process ID: 2932
# Current directory: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13340 C:\Users\user\Desktop\rosaClone\SR-2024S\lab07\mass_centroid\mass_centroid.xpr
# Log file: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/vivado.log
# Journal file: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid\vivado.jou
# Running On: DESKTOP-DM7F4MG, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 2, Host memory: 8476 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
Scanning sources...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Desktop/rosaClone/SR-2024S/lab05/hdmi_vga_zybo/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1195.938 ; gain = 422.016
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Desktop/rosaClone/SR-2024S/lab05/hdmi_vga_zybo/vivado-library'.
Reading block design file <C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>...
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from block design file <C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
Upgrading 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\user\Desktop\rosaClone\SR-2024S\lab07\mass_centroid\mass_centroid.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
upgrade_ip: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1341.160 ; gain = 134.133
update_module_reference: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1341.160 ; gain = 134.133
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'delayLineBRAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'c_addsub_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/mult_32_20_lm/mult_32_20_lm.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/mult_32_20_lm/mult_32_20_lm.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_32_20_lm'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dist_mem_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/adder/adder.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'adder'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/multiply/multiply.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'multiply'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/circle.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/LUTs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUTs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCrCb_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCrCb_submod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/accum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid_counters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid_counters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contextNxN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/drzwi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module erodyl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/mass_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mass_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/median_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/moment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/otwzamk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otwzamk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'a' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:101]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 32 for port 'value' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:115]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'quotient' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:144]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 32 for port 'dividend' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:152]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'quotient' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:64]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'addra' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'dina' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'douta' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:79]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:86]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv [\xbip_dsp48_addsub_v3_0_6_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv [\xbip_addsub_v3_0_6_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.register(N=9)
Compiling module xil_defaultlib.delay_line(N=9,DELAY=2)
Compiling module xil_defaultlib.YCrCb_submod(B1=0)
Compiling module xil_defaultlib.YCrCb_submod(B1=9'b010000000)
Compiling module xil_defaultlib.register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.YCrCb_module
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="z...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.LUTs
Compiling module xil_defaultlib.tresholding
Compiling module xil_defaultlib.centroid_counters
Compiling module xil_defaultlib.register(N=28)
Compiling module xil_defaultlib.delay_line(N=28)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv [\xbip_dsp48_addsub_v3_0_6_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv [\xbip_addsub_v3_0_6_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.register(N=32)
Compiling module xil_defaultlib.accum
Compiling module xil_defaultlib.moment
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.mass_centroid
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.contextNxN_default
Compiling module xil_defaultlib.median_filter
Compiling module xil_defaultlib.erodyl
Compiling module xil_defaultlib.otwzamk
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1348.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb_hdmi.vp_i.median.median_context.brama.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.vp_i.otwierac.part_1.median_context.brama.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.vp_i.otwierac.part_2.median_context.brama.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1382.383 ; gain = 26.453
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1382.383 ; gain = 34.281
add_force {/tb_hdmi/sw} -radix hex {5 0ns}
run 21 us
zdj/out  0.ppm saved
zdj/out  1.ppm saved
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'delayLineBRAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'c_addsub_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/mult_32_20_lm/mult_32_20_lm.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/mult_32_20_lm/mult_32_20_lm.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mult_32_20_lm'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'dist_mem_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/adder/adder.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'adder'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/multiply/multiply.xci
generate_target Simulation [get_files C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/multiply/multiply.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'multiply'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/circle.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/LUTs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUTs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCrCb_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCrCb_submod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/accum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid_counters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid_counters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contextNxN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/drzwi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module erodyl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/mass_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mass_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/median_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/moment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/otwzamk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otwzamk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/tresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'a' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:101]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 32 for port 'value' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:115]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'quotient' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:144]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 32 for port 'dividend' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:152]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'quotient' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:64]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'addra' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'dina' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'douta' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:79]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:86]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv [\xbip_dsp48_addsub_v3_0_6_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv [\xbip_addsub_v3_0_6_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.register(N=9)
Compiling module xil_defaultlib.delay_line(N=9,DELAY=2)
Compiling module xil_defaultlib.YCrCb_submod(B1=0)
Compiling module xil_defaultlib.YCrCb_submod(B1=9'b010000000)
Compiling module xil_defaultlib.register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.YCrCb_module
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="z...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.LUTs
Compiling module xil_defaultlib.tresholding
Compiling module xil_defaultlib.centroid_counters
Compiling module xil_defaultlib.register(N=28)
Compiling module xil_defaultlib.delay_line(N=28)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv [\xbip_dsp48_addsub_v3_0_6_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv [\xbip_addsub_v3_0_6_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.register(N=32)
Compiling module xil_defaultlib.accum
Compiling module xil_defaultlib.moment
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.mass_centroid
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.contextNxN_default
Compiling module xil_defaultlib.median_filter
Compiling module xil_defaultlib.erodyl
Compiling module xil_defaultlib.otwzamk
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module tb_hdmi.vp_i.median.median_context.brama.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.vp_i.otwierac.part_1.median_context.brama.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.vp_i.otwierac.part_2.median_context.brama.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.426 ; gain = 2.438
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1387.426 ; gain = 2.438
add_force {/tb_hdmi/sw} -radix hex {5 0ns}
run 21 us
zdj/out  0.ppm saved
zdj/out  1.ppm saved
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.125 ; gain = 1.699
add_force {/tb_hdmi/sw} -radix hex {3 0ns}
run 21 us
zdj/out  2.ppm saved
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.406 ; gain = 0.000
run 21 us
zdj/out  3.ppm saved
zdj/out  4.ppm saved
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.406 ; gain = 0.000
add_force {/tb_hdmi/sw} -radix hex {3 0ns}
add_force {/tb_hdmi/sw} -radix unsigned {3 0ns}
run 21 us
zdj/out  5.ppm saved
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1396.660 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 17484 KB (Peak: 17484 KB), Simulation CPU Usage: 24796 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 11:43:12 2024...
