Release 14.3 Drc P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sun Sep 29 23:19:06 2013

drc -z vgatop.ncd vgatop.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net color_out_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
