# Design-of-5-Stage-Pipelined-MIPS32-RISC-Processor
This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined configuration.
