

================================================================
== Vitis HLS Report for 'xferode_2160_3840_1_0_1_0_3841_3_3_Pipeline_VITIS_LOOP_295_3'
================================================================
* Date:           Sun May  1 11:32:06 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.906 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        3|     3843|  9.999 ns|  12.809 us|    3|  3843|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_295_3  |        1|     3841|         1|          1|          1|  1 ~ 3841|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      33|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|       15|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       15|      60|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_90_p2    |         +|   0|  0|  20|          13|           1|
    |icmp_ln1072_fu_84_p2  |      icmp|   0|  0|  13|          16|          16|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  33|          29|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_col_V_2_0_load  |   9|          2|   13|         26|
    |i_col_V_2_0_fu_44                  |   9|          2|   13|         26|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  27|          6|   27|         54|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_col_V_2_0_fu_44  |  13|   0|   13|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  15|   0|   15|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>_Pipeline_VITIS_LOOP_295_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>_Pipeline_VITIS_LOOP_295_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>_Pipeline_VITIS_LOOP_295_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>_Pipeline_VITIS_LOOP_295_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>_Pipeline_VITIS_LOOP_295_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  xferode<2160, 3840, 1, 0, 1, 0, 3841, 3, 3>_Pipeline_VITIS_LOOP_295_3|  return value|
|img_width       |   in|   16|     ap_none|                                                              img_width|        scalar|
|buf_V_address1  |  out|   12|   ap_memory|                                                                  buf_V|         array|
|buf_V_ce1       |  out|    1|   ap_memory|                                                                  buf_V|         array|
|buf_V_we1       |  out|    1|   ap_memory|                                                                  buf_V|         array|
|buf_V_d1        |  out|    8|   ap_memory|                                                                  buf_V|         array|
+----------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

