{
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Reset from microblaze logic",
   "commentid":"comment_0|",
   "font_comment_0":"20",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CS -pg 1 -y 310 -defaultsOSRD
preplace port CONVST -pg 1 -y 270 -defaultsOSRD
preplace port sys_clock -pg 1 -y 250 -defaultsOSRD
preplace port led_2bits -pg 1 -y 930 -defaultsOSRD
preplace port RD -pg 1 -y 330 -defaultsOSRD
preplace port usb_uart -pg 1 -y 580 -defaultsOSRD
preplace port push_buttons_1bit -pg 1 -y 1130 -defaultsOSRD -left
preplace port EOC -pg 1 -y -280 -defaultsOSRD
preplace port cellular_ram -pg 1 -y 760 -defaultsOSRD
preplace port reset -pg 1 -y 160 -defaultsOSRD
preplace portBus A -pg 1 -y 290 -defaultsOSRD
preplace portBus DB -pg 1 -y -80 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -y 970 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -y 1070 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 7 -y 260 -defaultsOSRD
preplace inst axi_emc_0 -pg 1 -lvl 4 -y 750 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 3 -y 750 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 1070 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 900 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 5 -y 260 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -y 220 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 4 -y 1060 -defaultsOSRD
preplace inst mdm_0 -pg 1 -lvl 1 -y 430 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -y -310 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 5 -y -70 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -y 590 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -y 430 -defaultsOSRD
preplace inst ila_2 -pg 1 -lvl 7 -y -50 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 3 -y 210 -defaultsOSRD
preplace inst FPGA_ADC_interface_0 -pg 1 -lvl 4 -y 300 -defaultsOSRD
preplace inst ila_3 -pg 1 -lvl 8 -y -70 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 8 -y 260 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 240 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 3 -y 490 -defaultsOSRD
preplace netloc microblaze_0_axi_periph_M04_AXI 1 3 1 1640
preplace netloc xlslice_1_Dout 1 5 1 N
preplace netloc FPGA_ADC_interface_0_A 1 4 5 2100 410 NJ 410 NJ 410 3040J 350 3390J
preplace netloc FPGA_ADC_interface_0_CONVST 1 4 5 2080 420 NJ 420 NJ 420 NJ 420 3400J
preplace netloc axis_dwidth_converter_0_M_AXIS 1 7 1 3030
preplace netloc microblaze_0_axi_periph_M03_AXI 1 3 1 1720
preplace netloc util_vector_logic_0_Res 1 1 6 700 70 NJ 70 NJ 70 NJ 70 NJ 70 2700
preplace netloc proc_sys_reset_0_mb_reset 1 2 1 1280
preplace netloc axis_clock_converter_0_M_AXIS 1 5 2 N 260 2710
preplace netloc microblaze_0_ilmb_1 1 2 1 1240
preplace netloc microblaze_0_M_AXI_DP 1 2 1 1230
preplace netloc microblaze_0_axi_periph_M00_AXI 1 3 1 1720
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc FPGA_ADC_interface_0_RD 1 4 5 2090 400 NJ 400 NJ 400 3050J 370 3420J
preplace netloc FPGA_ADC_interface_0_DONE 1 4 1 2050J
preplace netloc BTN1_1 1 3 3 1730 -380 2110J -500 2380
preplace netloc axi_emc_0_EMC_INTF 1 4 5 NJ 750 NJ 750 NJ 750 NJ 750 3410J
preplace netloc FPGA_ADC_interface_0_RESET_OUT 1 4 1 2060
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 3 5 1670 170 2120J 360 N 360 2710 390 3030
preplace netloc FPGA_ADC_interface_0_CLK_2MHZ 1 4 1 2030
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 1300 110 1640
preplace netloc axi_gpio_0_GPIO2 1 4 5 NJ 910 NJ 910 NJ 910 NJ 910 3400
preplace netloc microblaze_0_axi_periph_M01_AXI 1 3 1 1720
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 5 1300 950 1670 440 N 440 N 440 2730
preplace netloc FPGA_ADC_interface_0_CS 1 4 5 2110 380 NJ 380 NJ 380 NJ 380 3410J
preplace netloc clk_wiz_1_clk_out1 1 1 7 680 120 1250 400 1650 430 2040 0 N 0 2720 -120 3050
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 1 3 710 90 NJ 90 1650
preplace netloc clk_wiz_1_locked 1 1 2 660 320 1280J
preplace netloc axi_gpio_0_GPIO 1 0 5 N 1130 N 1130 N 1130 1680 1150 2020
preplace netloc axi_uartlite_0_UART 1 4 5 NJ 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 3 1270 100 1710J -230 2020
preplace netloc clk_wiz_1_clk_out2 1 1 3 660 80 NJ 80 1690J
preplace netloc microblaze_0_axi_periph_M02_AXI 1 3 5 1680 140 NJ 140 NJ 140 NJ 140 3040J
preplace netloc microblaze_0_dlmb_1 1 2 1 1270
preplace netloc axi_gpio_1_gpio2_io_o 1 4 1 2110
preplace netloc Net 1 0 3 -70J 160 690 110 1290
preplace netloc microblaze_0_debug 1 1 1 N
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 3 2 1660 -400 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 2 670 100 1260J
preplace netloc FPGA_ADC_interface_0_Data_axi_stream 1 4 1 2070
preplace netloc DB_1 1 0 5 NJ -80 NJ -80 NJ -80 1720 -220 NJ
preplace netloc EOC_1 1 0 5 NJ -280 NJ -280 NJ -280 1700 -420 NJ
preplace cgraphic comment_0 place bot 2242 -552 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -90 550 990 1470 1880 2260 2550 2880 3220 3440 -top -600 -bot 1670
"
}
{
   "da_axi4_cnt":"11",
   "da_board_cnt":"7",
   "da_clkrst_cnt":"43",
   "da_mb_cnt":"1"
}
{
   "/comment_0":"comment_0"
}