onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -height 30 -expand -group port-a -radix unsigned /dual_tbb/DUT/clka
add wave -noupdate -height 30 -expand -group port-a -radix unsigned /dual_tbb/DUT/i_wea
add wave -noupdate -height 30 -expand -group port-a -radix unsigned /dual_tbb/DUT/i_ena
add wave -noupdate -height 30 -expand -group port-a -radix unsigned /dual_tbb/DUT/i_addra
add wave -noupdate -height 30 -expand -group port-a -radix unsigned /dual_tbb/DUT/i_data_in_a
add wave -noupdate -height 30 -expand -group port-a -radix unsigned /dual_tbb/DUT/o_dout_a
add wave -noupdate -height 30 -expand -group port-b -radix unsigned /dual_tbb/DUT/clkb
add wave -noupdate -height 30 -expand -group port-b -radix unsigned /dual_tbb/DUT/i_web
add wave -noupdate -height 30 -expand -group port-b -radix unsigned /dual_tbb/DUT/i_enb
add wave -noupdate -height 30 -expand -group port-b -radix unsigned /dual_tbb/DUT/i_addrb
add wave -noupdate -height 30 -expand -group port-b -radix unsigned /dual_tbb/DUT/i_data_in_b
add wave -noupdate -height 30 -expand -group port-b -radix unsigned /dual_tbb/DUT/o_dout_b
add wave -noupdate -height 30 -expand -group {port-a error signal} -radix binary /dual_tbb/DUT/ERROR_CORRECTION/ERROR_INJECTOR/i_temp_a
add wave -noupdate -height 30 -expand -group {port-a error signal} -radix binary /dual_tbb/DUT/ERROR_CORRECTION/ERROR_INJECTOR/i_data_a
add wave -noupdate -height 30 -expand -group {port-a error signal} -radix binary /dual_tbb/DUT/ERROR_CORRECTION/ERROR_INJECTOR/o_err_out_a
add wave -noupdate -height 30 -expand -group {port-b error signal} -radix binary /dual_tbb/DUT/ERROR_CORRECTION/ERROR_INJECTOR/i_temp_b
add wave -noupdate -height 30 -expand -group {port-b error signal} -radix unsigned /dual_tbb/DUT/ERROR_CORRECTION/ERROR_INJECTOR/i_data_b
add wave -noupdate -height 30 -expand -group {port-b error signal} -radix unsigned /dual_tbb/DUT/ERROR_CORRECTION/ERROR_INJECTOR/o_err_out_b
add wave -noupdate -height 30 -expand -group {port-a address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1/i_address
add wave -noupdate -height 30 -expand -group {port-a address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1/i_sel
add wave -noupdate -height 30 -expand -group {port-a address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1/o_y0
add wave -noupdate -height 30 -expand -group {port-a address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1/o_y1
add wave -noupdate -height 30 -expand -group {port-a address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1/o_y2
add wave -noupdate -height 30 -expand -group {port-a address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1/o_y3
add wave -noupdate -height 30 -expand -group {port-b address_decoding} -radix binary -childformat {{{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address[3]} -radix binary} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address[2]} -radix binary} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address[1]} -radix binary} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address[0]} -radix binary}} -subitemconfig {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address[3]} {-height 16 -radix binary} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address[2]} {-height 16 -radix binary} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address[1]} {-height 16 -radix binary} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address[0]} {-height 16 -radix binary}} /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_address
add wave -noupdate -height 30 -expand -group {port-b address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/i_sel
add wave -noupdate -height 30 -expand -group {port-b address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/o_y0
add wave -noupdate -height 30 -expand -group {port-b address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/o_y1
add wave -noupdate -height 30 -expand -group {port-b address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/o_y2
add wave -noupdate -height 30 -expand -group {port-b address_decoding} -radix binary /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2/o_y3
add wave -noupdate -radix unsigned -childformat {{{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[15]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[14]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[13]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[12]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[11]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[10]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[9]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[8]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[7]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[6]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[5]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[4]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[3]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[2]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[1]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[0]} -radix unsigned}} -subitemconfig {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[15]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[14]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[13]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[12]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[11]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[10]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[9]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[8]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[7]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[6]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[5]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[4]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[3]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[2]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[1]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem[0]} {-radix unsigned}} /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM/mem
add wave -noupdate -radix unsigned /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_2/DP_RAM/mem
add wave -noupdate -radix unsigned /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_3/DP_RAM/mem
add wave -noupdate -radix unsigned -childformat {{{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[15]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[14]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[13]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[12]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[11]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[10]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[9]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[8]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[7]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[6]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[5]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[4]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[3]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[2]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[1]} -radix unsigned} {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[0]} -radix unsigned}} -expand -subitemconfig {{/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[15]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[14]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[13]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[12]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[11]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[10]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[9]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[8]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[7]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[6]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[5]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[4]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[3]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[2]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[1]} {-radix unsigned} {/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem[0]} {-radix unsigned}} /dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM/mem
add wave -noupdate -radix unsigned -childformat {{{/dual_package::reference_model::mem[63]} -radix unsigned} {{/dual_package::reference_model::mem[62]} -radix unsigned} {{/dual_package::reference_model::mem[61]} -radix unsigned} {{/dual_package::reference_model::mem[60]} -radix unsigned} {{/dual_package::reference_model::mem[59]} -radix unsigned} {{/dual_package::reference_model::mem[58]} -radix unsigned} {{/dual_package::reference_model::mem[57]} -radix unsigned} {{/dual_package::reference_model::mem[56]} -radix unsigned} {{/dual_package::reference_model::mem[55]} -radix unsigned} {{/dual_package::reference_model::mem[54]} -radix unsigned} {{/dual_package::reference_model::mem[53]} -radix unsigned} {{/dual_package::reference_model::mem[52]} -radix unsigned} {{/dual_package::reference_model::mem[51]} -radix unsigned} {{/dual_package::reference_model::mem[50]} -radix unsigned} {{/dual_package::reference_model::mem[49]} -radix unsigned} {{/dual_package::reference_model::mem[48]} -radix unsigned} {{/dual_package::reference_model::mem[47]} -radix unsigned} {{/dual_package::reference_model::mem[46]} -radix unsigned} {{/dual_package::reference_model::mem[45]} -radix unsigned} {{/dual_package::reference_model::mem[44]} -radix unsigned} {{/dual_package::reference_model::mem[43]} -radix unsigned} {{/dual_package::reference_model::mem[42]} -radix unsigned} {{/dual_package::reference_model::mem[41]} -radix unsigned} {{/dual_package::reference_model::mem[40]} -radix unsigned} {{/dual_package::reference_model::mem[39]} -radix unsigned} {{/dual_package::reference_model::mem[38]} -radix unsigned} {{/dual_package::reference_model::mem[37]} -radix unsigned} {{/dual_package::reference_model::mem[36]} -radix unsigned} {{/dual_package::reference_model::mem[35]} -radix unsigned} {{/dual_package::reference_model::mem[34]} -radix unsigned} {{/dual_package::reference_model::mem[33]} -radix unsigned} {{/dual_package::reference_model::mem[32]} -radix unsigned} {{/dual_package::reference_model::mem[31]} -radix unsigned} {{/dual_package::reference_model::mem[30]} -radix unsigned} {{/dual_package::reference_model::mem[29]} -radix unsigned} {{/dual_package::reference_model::mem[28]} -radix unsigned} {{/dual_package::reference_model::mem[27]} -radix unsigned} {{/dual_package::reference_model::mem[26]} -radix unsigned} {{/dual_package::reference_model::mem[25]} -radix unsigned} {{/dual_package::reference_model::mem[24]} -radix unsigned} {{/dual_package::reference_model::mem[23]} -radix unsigned} {{/dual_package::reference_model::mem[22]} -radix unsigned} {{/dual_package::reference_model::mem[21]} -radix unsigned} {{/dual_package::reference_model::mem[20]} -radix unsigned} {{/dual_package::reference_model::mem[19]} -radix unsigned} {{/dual_package::reference_model::mem[18]} -radix unsigned} {{/dual_package::reference_model::mem[17]} -radix unsigned} {{/dual_package::reference_model::mem[16]} -radix unsigned} {{/dual_package::reference_model::mem[15]} -radix unsigned} {{/dual_package::reference_model::mem[14]} -radix unsigned} {{/dual_package::reference_model::mem[13]} -radix unsigned} {{/dual_package::reference_model::mem[12]} -radix unsigned} {{/dual_package::reference_model::mem[11]} -radix unsigned} {{/dual_package::reference_model::mem[10]} -radix unsigned} {{/dual_package::reference_model::mem[9]} -radix unsigned} {{/dual_package::reference_model::mem[8]} -radix unsigned} {{/dual_package::reference_model::mem[7]} -radix unsigned} {{/dual_package::reference_model::mem[6]} -radix unsigned} {{/dual_package::reference_model::mem[5]} -radix unsigned} {{/dual_package::reference_model::mem[4]} -radix unsigned} {{/dual_package::reference_model::mem[3]} -radix unsigned} {{/dual_package::reference_model::mem[2]} -radix unsigned} {{/dual_package::reference_model::mem[1]} -radix unsigned} {{/dual_package::reference_model::mem[0]} -radix unsigned}} -expand -subitemconfig {{/dual_package::reference_model::mem[63]} {-radix unsigned} {/dual_package::reference_model::mem[62]} {-radix unsigned} {/dual_package::reference_model::mem[61]} {-radix unsigned} {/dual_package::reference_model::mem[60]} {-radix unsigned} {/dual_package::reference_model::mem[59]} {-radix unsigned} {/dual_package::reference_model::mem[58]} {-radix unsigned} {/dual_package::reference_model::mem[57]} {-radix unsigned} {/dual_package::reference_model::mem[56]} {-radix unsigned} {/dual_package::reference_model::mem[55]} {-radix unsigned} {/dual_package::reference_model::mem[54]} {-radix unsigned} {/dual_package::reference_model::mem[53]} {-radix unsigned} {/dual_package::reference_model::mem[52]} {-radix unsigned} {/dual_package::reference_model::mem[51]} {-radix unsigned} {/dual_package::reference_model::mem[50]} {-radix unsigned} {/dual_package::reference_model::mem[49]} {-radix unsigned} {/dual_package::reference_model::mem[48]} {-radix unsigned} {/dual_package::reference_model::mem[47]} {-radix unsigned} {/dual_package::reference_model::mem[46]} {-radix unsigned} {/dual_package::reference_model::mem[45]} {-radix unsigned} {/dual_package::reference_model::mem[44]} {-radix unsigned} {/dual_package::reference_model::mem[43]} {-radix unsigned} {/dual_package::reference_model::mem[42]} {-radix unsigned} {/dual_package::reference_model::mem[41]} {-radix unsigned} {/dual_package::reference_model::mem[40]} {-radix unsigned} {/dual_package::reference_model::mem[39]} {-radix unsigned} {/dual_package::reference_model::mem[38]} {-radix unsigned} {/dual_package::reference_model::mem[37]} {-radix unsigned} {/dual_package::reference_model::mem[36]} {-radix unsigned} {/dual_package::reference_model::mem[35]} {-radix unsigned} {/dual_package::reference_model::mem[34]} {-radix unsigned} {/dual_package::reference_model::mem[33]} {-radix unsigned} {/dual_package::reference_model::mem[32]} {-radix unsigned} {/dual_package::reference_model::mem[31]} {-radix unsigned} {/dual_package::reference_model::mem[30]} {-radix unsigned} {/dual_package::reference_model::mem[29]} {-radix unsigned} {/dual_package::reference_model::mem[28]} {-radix unsigned} {/dual_package::reference_model::mem[27]} {-radix unsigned} {/dual_package::reference_model::mem[26]} {-radix unsigned} {/dual_package::reference_model::mem[25]} {-radix unsigned} {/dual_package::reference_model::mem[24]} {-radix unsigned} {/dual_package::reference_model::mem[23]} {-radix unsigned} {/dual_package::reference_model::mem[22]} {-radix unsigned} {/dual_package::reference_model::mem[21]} {-radix unsigned} {/dual_package::reference_model::mem[20]} {-radix unsigned} {/dual_package::reference_model::mem[19]} {-radix unsigned} {/dual_package::reference_model::mem[18]} {-radix unsigned} {/dual_package::reference_model::mem[17]} {-radix unsigned} {/dual_package::reference_model::mem[16]} {-radix unsigned} {/dual_package::reference_model::mem[15]} {-radix unsigned} {/dual_package::reference_model::mem[14]} {-radix unsigned} {/dual_package::reference_model::mem[13]} {-radix unsigned} {/dual_package::reference_model::mem[12]} {-radix unsigned} {/dual_package::reference_model::mem[11]} {-radix unsigned} {/dual_package::reference_model::mem[10]} {-radix unsigned} {/dual_package::reference_model::mem[9]} {-radix unsigned} {/dual_package::reference_model::mem[8]} {-radix unsigned} {/dual_package::reference_model::mem[7]} {-radix unsigned} {/dual_package::reference_model::mem[6]} {-radix unsigned} {/dual_package::reference_model::mem[5]} {-radix unsigned} {/dual_package::reference_model::mem[4]} {-radix unsigned} {/dual_package::reference_model::mem[3]} {-radix unsigned} {/dual_package::reference_model::mem[2]} {-radix unsigned} {/dual_package::reference_model::mem[1]} {-radix unsigned} {/dual_package::reference_model::mem[0]} {-radix unsigned}} /dual_package::reference_model::mem
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {997605 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 346
configure wave -valuecolwidth 138
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {997576 ns} {997668 ns}
