0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/16bit_extend_sim.v,1591326409,verilog,,,,bit16_extend_sim,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/new/extend.v,1591326187,verilog,,C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Single_cycle_CPU/code/Single_cycle_CPU/Single_cycle_CPU.srcs/sim_1/new/16bit_extend_sim.v,,extend,,,../../../../Single_cycle_CPU.srcs/sources_1/ip/cpuclk,,,,,
