 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FAS
Version: Q-2019.12
Date   : Wed Oct  7 16:58:18 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: f_X_reg[1][39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_X_reg[5][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FAS                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  f_X_reg[1][39]/CK (DFFRX2)                              0.00 #     1.00 r
  f_X_reg[1][39]/Q (DFFRX2)                               0.68       1.68 f
  U7324/Y (OAI21X2)                                       0.18       1.87 r
  U27858/Y (NAND2X2)                                      0.16       2.03 f
  U7566/Y (NAND2X1)                                       0.20       2.23 r
  U10842/Y (XOR2X2)                                       0.26       2.49 r
  U13013/Y (BUFX12)                                       0.33       2.82 r
  U10620/Y (AND2X6)                                       0.21       3.02 r
  U9043/Y (INVX16)                                        0.13       3.15 f
  U5865/Y (OAI22X1)                                       0.46       3.61 r
  U44997/CO (CMPR42X1)                                    0.73       4.34 r
  genblk1[1].fb/DP_OP_16J1_131_3752/U1312/CO (CMPR42X2)
                                                          0.75       5.09 f
  genblk1[1].fb/DP_OP_16J1_131_3752/U1303/CO (CMPR42X2)
                                                          0.58       5.67 r
  U5174/Y (CLKINVX1)                                      0.13       5.81 f
  U7873/Y (NOR2BX2)                                       0.19       6.00 f
  U26711/Y (CLKINVX1)                                     0.17       6.17 r
  U26713/Y (NAND2X1)                                      0.17       6.34 f
  U26716/Y (OAI21X2)                                      0.32       6.67 r
  U13661/Y (AOI21X4)                                      0.16       6.83 f
  U8660/Y (OA21X4)                                        0.37       7.20 f
  U33462/Y (OAI21X1)                                      0.29       7.49 r
  U4567/Y (XNOR2X1)                                       0.40       7.88 r
  U33464/Y (CLKBUFX8)                                     0.43       8.32 r
  U3574/Y (NAND2XL)                                       0.24       8.55 f
  U14304/Y (OAI211X1)                                     0.24       8.79 r
  f_X_reg[5][12]/D (DFFRX2)                               0.00       8.79 r
  data arrival time                                                  8.79

  clock clk (rise edge)                                   9.00       9.00
  clock network delay (ideal)                             1.00      10.00
  clock uncertainty                                      -1.00       9.00
  f_X_reg[5][12]/CK (DFFRX2)                              0.00       9.00 r
  library setup time                                     -0.21       8.79
  data required time                                                 8.79
  --------------------------------------------------------------------------
  data required time                                                 8.79
  data arrival time                                                 -8.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
