#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fde7c509370 .scope module, "MUX_WIDTH_CHAN_TB" "MUX_WIDTH_CHAN_TB" 2 3;
 .timescale 0 0;
v0x7fde7c51ed60_0 .var "in_bus", 23 0;
v0x7fde7c51ee10_0 .net "out", 2 0, L_0x7fde7c51f8f0;  1 drivers
v0x7fde7c51eec0_0 .var "sel", 3 0;
S_0x7fde7c50ad20 .scope module, "MY_MUX_WIDTH_CHAN" "MUX_WIDTH_CHAN" 2 37, 3 5 0, S_0x7fde7c509370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "out"
    .port_info 1 /INPUT 4 "sel"
    .port_info 2 /INPUT 24 "in_bus"
P_0x7fde7c50a510 .param/l "CHANNELS" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x7fde7c50a550 .param/l "SEL_LENGTH" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x7fde7c50a590 .param/l "WIDTH" 0 3 7, +C4<00000000000000000000000000000011>;
L_0x7fde7c51f8f0 .functor BUFZ 3, L_0x7fde7c51f6f0, C4<000>, C4<000>, C4<000>;
v0x7fde7c50ed70_0 .net *"_s10", 4 0, L_0x7fde7c51f790;  1 drivers
L_0x10e26d008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fde7c51e810_0 .net *"_s13", 0 0, L_0x10e26d008;  1 drivers
v0x7fde7c51e8c0_0 .net *"_s8", 2 0, L_0x7fde7c51f6f0;  1 drivers
v0x7fde7c51e980_0 .net "in_bus", 23 0, v0x7fde7c51ed60_0;  1 drivers
v0x7fde7c51ea30 .array "input_array", 7 0;
v0x7fde7c51ea30_0 .net v0x7fde7c51ea30 0, 2 0, L_0x7fde7c51ef90; 1 drivers
v0x7fde7c51ea30_1 .net v0x7fde7c51ea30 1, 2 0, L_0x7fde7c51f090; 1 drivers
v0x7fde7c51ea30_2 .net v0x7fde7c51ea30 2, 2 0, L_0x7fde7c51f130; 1 drivers
v0x7fde7c51ea30_3 .net v0x7fde7c51ea30 3, 2 0, L_0x7fde7c51f270; 1 drivers
v0x7fde7c51ea30_4 .net v0x7fde7c51ea30 4, 2 0, L_0x7fde7c51f330; 1 drivers
v0x7fde7c51ea30_5 .net v0x7fde7c51ea30 5, 2 0, L_0x7fde7c51f3d0; 1 drivers
v0x7fde7c51ea30_6 .net v0x7fde7c51ea30 6, 2 0, L_0x7fde7c51f470; 1 drivers
v0x7fde7c51ea30_7 .net v0x7fde7c51ea30 7, 2 0, L_0x7fde7c51f650; 1 drivers
v0x7fde7c51ebd0_0 .net "out", 2 0, L_0x7fde7c51f8f0;  alias, 1 drivers
v0x7fde7c51ec80_0 .net "sel", 3 0, v0x7fde7c51eec0_0;  1 drivers
L_0x7fde7c51ef90 .part v0x7fde7c51ed60_0, 0, 3;
L_0x7fde7c51f090 .part v0x7fde7c51ed60_0, 3, 3;
L_0x7fde7c51f130 .part v0x7fde7c51ed60_0, 6, 3;
L_0x7fde7c51f270 .part v0x7fde7c51ed60_0, 9, 3;
L_0x7fde7c51f330 .part v0x7fde7c51ed60_0, 12, 3;
L_0x7fde7c51f3d0 .part v0x7fde7c51ed60_0, 15, 3;
L_0x7fde7c51f470 .part v0x7fde7c51ed60_0, 18, 3;
L_0x7fde7c51f650 .part v0x7fde7c51ed60_0, 21, 3;
L_0x7fde7c51f6f0 .array/port v0x7fde7c51ea30, L_0x7fde7c51f790;
L_0x7fde7c51f790 .concat [ 4 1 0 0], v0x7fde7c51eec0_0, L_0x10e26d008;
S_0x7fde7c509790 .scope generate, "array_assignments[0]" "array_assignments[0]" 3 25, 3 25 0, S_0x7fde7c50ad20;
 .timescale 0 0;
P_0x7fde7c50a170 .param/l "ig" 0 3 25, +C4<00>;
S_0x7fde7c50bbb0 .scope generate, "array_assignments[1]" "array_assignments[1]" 3 25, 3 25 0, S_0x7fde7c50ad20;
 .timescale 0 0;
P_0x7fde7c509c90 .param/l "ig" 0 3 25, +C4<01>;
S_0x7fde7c50da50 .scope generate, "array_assignments[2]" "array_assignments[2]" 3 25, 3 25 0, S_0x7fde7c50ad20;
 .timescale 0 0;
P_0x7fde7c509d10 .param/l "ig" 0 3 25, +C4<010>;
S_0x7fde7c502a80 .scope generate, "array_assignments[3]" "array_assignments[3]" 3 25, 3 25 0, S_0x7fde7c50ad20;
 .timescale 0 0;
P_0x7fde7c502c30 .param/l "ig" 0 3 25, +C4<011>;
S_0x7fde7c500a10 .scope generate, "array_assignments[4]" "array_assignments[4]" 3 25, 3 25 0, S_0x7fde7c50ad20;
 .timescale 0 0;
P_0x7fde7c500bb0 .param/l "ig" 0 3 25, +C4<0100>;
S_0x7fde7c50e730 .scope generate, "array_assignments[5]" "array_assignments[5]" 3 25, 3 25 0, S_0x7fde7c50ad20;
 .timescale 0 0;
P_0x7fde7c50e890 .param/l "ig" 0 3 25, +C4<0101>;
S_0x7fde7c50e910 .scope generate, "array_assignments[6]" "array_assignments[6]" 3 25, 3 25 0, S_0x7fde7c50ad20;
 .timescale 0 0;
P_0x7fde7c50eac0 .param/l "ig" 0 3 25, +C4<0110>;
S_0x7fde7c50eb40 .scope generate, "array_assignments[7]" "array_assignments[7]" 3 25, 3 25 0, S_0x7fde7c50ad20;
 .timescale 0 0;
P_0x7fde7c50ecf0 .param/l "ig" 0 3 25, +C4<0111>;
    .scope S_0x7fde7c509370;
T_0 ;
    %pushi/vec4 5, 0, 24;
    %store/vec4 v0x7fde7c51ed60_0, 0, 24;
    %end;
    .thread T_0;
    .scope S_0x7fde7c509370;
T_1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fde7c51eec0_0, 0, 4;
    %delay 1, 0;
    %load/vec4 v0x7fde7c51ed60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fde7c51ed60_0, 0, 24;
    %delay 1, 0;
    %load/vec4 v0x7fde7c51ed60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fde7c51ed60_0, 0, 24;
    %delay 1, 0;
    %load/vec4 v0x7fde7c51ed60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fde7c51ed60_0, 0, 24;
    %delay 1, 0;
    %load/vec4 v0x7fde7c51ed60_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fde7c51ed60_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fde7c51eec0_0, 0, 4;
    %delay 1, 0;
    %load/vec4 v0x7fde7c51ed60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fde7c51ed60_0, 0, 24;
    %delay 1, 0;
    %load/vec4 v0x7fde7c51ed60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fde7c51ed60_0, 0, 24;
    %delay 1, 0;
    %load/vec4 v0x7fde7c51ed60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fde7c51ed60_0, 0, 24;
    %end;
    .thread T_1;
    .scope S_0x7fde7c509370;
T_2 ;
    %vpi_call 2 28 "$monitor", $time, "    in_bus=%b, sel=%b, out=%b", v0x7fde7c51ed60_0, v0x7fde7c51eec0_0, v0x7fde7c51ee10_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fde7c509370;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "MUX_WIDTH_CHAN.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MUX_WIDTH_CHAN_TB.v";
    "./MUX_WIDTH_CHAN.v";
