2383608d91bb26651408cc51723b7667cad4e2c4
Fix ebreak in debug mode updating dcsr.cause
diff --git a/rtl/riscv_controller.sv b/rtl/riscv_controller.sv
index fd9c3df..8442882 100644
--- a/rtl/riscv_controller.sv
+++ b/rtl/riscv_controller.sv
@@ -819,7 +819,8 @@ module riscv_controller
         pc_set_o          = 1'b1;
         pc_mux_o          = PC_EXCEPTION;
         exc_pc_mux_o      = EXC_PC_DBD;
-        if (debug_req_i || (ebrk_insn_i && ebrk_force_debug_mode && (~debug_mode_q))) begin
+        if ((debug_req_i && (~debug_mode_q)) ||
+            (ebrk_insn_i && ebrk_force_debug_mode && (~debug_mode_q))) begin
             csr_save_cause_o = 1'b1;
             csr_save_id_o    = 1'b1;
             debug_csr_save_o = 1'b1;