$comment
	File created using the following command:
		vcd file Project1106.msim.vcd -direction
$end
$date
	Wed Nov 06 11:14:59 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module encoder8_3_vhd_vec_tst $end
$var wire 1 ! A [7] $end
$var wire 1 " A [6] $end
$var wire 1 # A [5] $end
$var wire 1 $ A [4] $end
$var wire 1 % A [3] $end
$var wire 1 & A [2] $end
$var wire 1 ' A [1] $end
$var wire 1 ( A [0] $end
$var wire 1 ) EN $end
$var wire 1 * Y [2] $end
$var wire 1 + Y [1] $end
$var wire 1 , Y [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_EN $end
$var wire 1 7 ww_A [7] $end
$var wire 1 8 ww_A [6] $end
$var wire 1 9 ww_A [5] $end
$var wire 1 : ww_A [4] $end
$var wire 1 ; ww_A [3] $end
$var wire 1 < ww_A [2] $end
$var wire 1 = ww_A [1] $end
$var wire 1 > ww_A [0] $end
$var wire 1 ? ww_Y [2] $end
$var wire 1 @ ww_Y [1] $end
$var wire 1 A ww_Y [0] $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 C \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 H \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 I \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 J \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 K \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 L \A[0]~input_o\ $end
$var wire 1 M \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 N \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 O \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 P \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 Q \Y[0]~output_o\ $end
$var wire 1 R \Y[1]~output_o\ $end
$var wire 1 S \Y[2]~output_o\ $end
$var wire 1 T \A[6]~input_o\ $end
$var wire 1 U \A[5]~input_o\ $end
$var wire 1 V \A[7]~input_o\ $end
$var wire 1 W \EN~input_o\ $end
$var wire 1 X \Y~2_combout\ $end
$var wire 1 Y \A[1]~input_o\ $end
$var wire 1 Z \A[2]~input_o\ $end
$var wire 1 [ \A[3]~input_o\ $end
$var wire 1 \ \A[4]~input_o\ $end
$var wire 1 ] \Y~3_combout\ $end
$var wire 1 ^ \Y~4_combout\ $end
$var wire 1 _ \Y~5_combout\ $end
$var wire 1 ` \Y~8_combout\ $end
$var wire 1 a \Y~6_combout\ $end
$var wire 1 b \Y~7_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0-
1.
x/
10
11
12
13
14
15
06
0L
0M
zN
zO
zP
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
1a
0b
0!
0"
0#
0$
0%
0&
0'
0(
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0*
0+
0,
$end
#340000
1(
1>
1L
#380000
0(
1'
0>
1=
1Y
0L
1]
#420000
0'
1&
0=
1<
1Z
0Y
0]
1_
#460000
0&
1%
0<
1;
1[
0Z
1]
#500000
0%
1$
0;
1:
1\
0[
0]
0_
#540000
0$
1#
0:
19
1U
0\
#580000
0#
1"
09
18
1T
0U
0a
#620000
0"
1!
08
17
1V
0T
#660000
0!
1(
1)
1>
07
16
1W
0V
1L
1a
1b
1S
0b
1?
0S
1*
0?
0*
#700000
0(
1'
0>
1=
1Y
0L
1]
1^
1Q
1A
1,
#740000
0'
1&
0=
1<
1Z
0Y
0]
1_
1`
0^
0Q
1R
0A
1@
0,
1+
#780000
0&
1%
0<
1;
1[
0Z
1]
1^
1Q
1A
1,
#820000
0%
1$
0;
1:
1\
0[
0]
0_
1b
1S
0`
0^
1?
0Q
0R
1*
0A
0@
0,
0+
#860000
0$
1#
0:
19
1U
0\
1X
1^
1Q
1A
1,
#900000
0#
1"
09
18
1T
0U
0b
0X
1`
0a
1R
0S
1b
0^
1@
0?
0Q
1S
1+
0*
0A
1?
0,
1*
#940000
0"
1!
08
17
1V
0T
1X
1^
1Q
1A
1,
#980000
0!
0)
07
06
0W
0V
1a
0X
0`
0b
0S
0R
0^
0?
0@
0Q
0+
0*
0A
0,
#1000000
