DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
]
instances [
(Instance
name "U_0"
duLibraryName "dsp_prim_lib"
duName "mult_fp_co"
elements [
]
mwi 0
uid 2979,0
)
(Instance
name "U_1"
duLibraryName "dsp_prim_lib"
duName "multadd_fp_ci"
elements [
]
mwi 0
uid 3028,0
)
(Instance
name "U_3"
duLibraryName "dsp_prim_lib"
duName "mult_fp_co"
elements [
]
mwi 0
uid 3076,0
)
(Instance
name "U_2"
duLibraryName "dsp_prim_lib"
duName "multsub_fp_ci"
elements [
]
mwi 0
uid 3125,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hdl"
)
(vvPair
variable "HDSDir"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hds\\cmplxmult_fp\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hds\\cmplxmult_fp\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hds\\cmplxmult_fp"
)
(vvPair
variable "d_logical"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hds\\cmplxmult_fp"
)
(vvPair
variable "date"
value "10/05/2022"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "cmplxmult_fp"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "taylorj"
)
(vvPair
variable "graphical_source_date"
value "04/26/22"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "17:35:57"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT11"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "dsp_prim_lib"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "cmplxmult_fp"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hds\\cmplxmult_fp\\scm.bd"
)
(vvPair
variable "p_logical"
value "E:\\Projects\\SKA\\FDAS2\\DSP_PRIM\\hds\\cmplxmult_fp\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "FDAS2"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "15:34:06"
)
(vvPair
variable "unit"
value "cmplxmult_fp"
)
(vvPair
variable "user"
value "taylorj"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 228,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-63000,625,-61500,1375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-61500,1000,-61000,1000"
pts [
"-61500,1000"
"-61000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-66500,500,-64000,1500"
st "ACLR"
ju 2
blo "-64000,1300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "ACLR"
t "std_logic"
eolc "-- aclr"
preAdd 0
posAdd 0
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-31800,-59000,-31000"
st "ACLR        : std_logic -- aclr
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-40000,-15375,-38500,-14625"
)
(Line
uid 26,0
sl 0
ro 270
xt "-38500,-15000,-38000,-15000"
pts [
"-38500,-15000"
"-38000,-15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-43700,-15500,-41000,-14500"
st "AY_IM"
ju 2
blo "-41000,-14700"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-40000,-38375,-38500,-37625"
)
(Line
uid 40,0
sl 0
ro 270
xt "-38500,-38000,-38000,-38000"
pts [
"-38500,-38000"
"-38000,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-43900,-38500,-41000,-37500"
st "AY_RE"
ju 2
blo "-41000,-37700"
tm "WireNameMgr"
)
)
)
*5 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-41000,10625,-39500,11375"
)
(Line
uid 54,0
sl 0
ro 270
xt "-39500,11000,-39000,11000"
pts [
"-39500,11000"
"-39000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "-44700,10500,-42000,11500"
st "AZ_IM"
ju 2
blo "-42000,11300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 63,0
lang 2
decl (Decl
n "AZ_IM"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- az"
preAdd 0
posAdd 0
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-29400,-49500,-28600"
st "AZ_IM       : std_logic_vector(31 DOWNTO 0) -- az
"
)
)
*7 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-42000,33625,-40500,34375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-40500,34000,-40000,34000"
pts [
"-40500,34000"
"-40000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "-45900,33500,-43000,34500"
st "AZ_RE"
ju 2
blo "-43000,34300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 77,0
lang 2
decl (Decl
n "AZ_RE"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- az"
preAdd 0
posAdd 0
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-28600,-49500,-27800"
st "AZ_RE       : std_logic_vector(31 DOWNTO 0) -- az
"
)
)
*9 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "54500,10625,56000,11375"
)
(Line
uid 82,0
sl 0
ro 270
xt "54000,11000,54500,11000"
pts [
"54000,11000"
"54500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "57000,10500,63300,11500"
st "CHAINOUT_IM"
blo "57000,11300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 91,0
lang 2
decl (Decl
n "CHAINOUT_IM"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 8
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-26200,-47500,-25400"
st "CHAINOUT_IM : std_logic_vector(31 DOWNTO 0) -- result
"
)
)
*11 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "54500,13625,56000,14375"
)
(Line
uid 96,0
sl 0
ro 270
xt "54000,14000,54500,14000"
pts [
"54000,14000"
"54500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "57000,13500,63500,14500"
st "CHAINOUT_RE"
blo "57000,14300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 105,0
lang 2
decl (Decl
n "CHAINOUT_RE"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 9
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-25400,-47500,-24600"
st "CHAINOUT_RE : std_logic_vector(31 DOWNTO 0) -- result
"
)
)
*13 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "-63000,20625,-61500,21375"
)
(Line
uid 110,0
sl 0
ro 270
xt "-61500,21000,-61000,21000"
pts [
"-61500,21000"
"-61000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "-65900,20500,-64000,21500"
st "CLK"
ju 2
blo "-64000,21300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 119,0
decl (Decl
n "CLK"
t "std_logic"
eolc "-- clk"
preAdd 0
posAdd 0
o 6
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-27800,-59500,-27000"
st "CLK         : std_logic -- clk
"
)
)
*15 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-63000,40625,-61500,41375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-61500,41000,-61000,41000"
pts [
"-61500,41000"
"-61000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "-66000,40500,-64000,41500"
st "ENA"
ju 2
blo "-64000,41300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 133,0
decl (Decl
n "ENA"
t "std_logic"
eolc "-- ena"
preAdd 0
posAdd 0
o 7
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-27000,-59500,-26200"
st "ENA         : std_logic -- ena
"
)
)
*17 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "54500,-18375,56000,-17625"
)
(Line
uid 138,0
sl 0
ro 270
xt "54000,-18000,54500,-18000"
pts [
"54000,-18000"
"54500,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "57000,-18500,61800,-17500"
st "RESULT_IM"
blo "57000,-17700"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 147,0
lang 2
decl (Decl
n "RESULT_IM"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 10
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-24600,-47500,-23800"
st "RESULT_IM   : std_logic_vector(31 DOWNTO 0) -- result
"
)
)
*19 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "54500,28625,56000,29375"
)
(Line
uid 152,0
sl 0
ro 270
xt "54000,29000,54500,29000"
pts [
"54000,29000"
"54500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "57000,28500,62000,29500"
st "RESULT_RE"
blo "57000,29300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 161,0
lang 2
decl (Decl
n "RESULT_RE"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 11
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-23800,-47500,-23000"
st "RESULT_RE   : std_logic_vector(31 DOWNTO 0) -- result
"
)
)
*21 (Grouping
uid 185,0
optionalChildren [
*22 (CommentText
uid 187,0
shape (Rectangle
uid 188,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,48000,47000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 189,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,48000,39700,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 190,0
shape (Rectangle
uid 191,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,44000,51000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 192,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,44000,50200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 193,0
shape (Rectangle
uid 194,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,46000,47000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 195,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,46000,39900,47000"
st "
FP32 Complex Multiplier
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 196,0
shape (Rectangle
uid 197,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,46000,30000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 198,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,46000,28300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 199,0
shape (Rectangle
uid 200,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,45000,67000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 201,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,45200,66200,48200"
st "
0.3 JT updated with Agilex DSP blocks
0.2 RJH Component ports updated for Quaruts 18.1.
0.1 JT  Initial version.
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 202,0
shape (Rectangle
uid 203,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,44000,67000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 204,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,44000,54100,45000"
st "
FDAS2
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 205,0
shape (Rectangle
uid 206,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,44000,47000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 207,0
va (VaSet
fg "32768,0,0"
)
xt "33700,44500,39300,45500"
st "
Covnetics Ltd.
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 208,0
shape (Rectangle
uid 209,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,47000,30000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 210,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,47000,28300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 211,0
shape (Rectangle
uid 212,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,48000,30000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 213,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,48000,28900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 214,0
shape (Rectangle
uid 215,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,47000,47000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 216,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,47000,42300,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 186,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "26000,44000,67000,49000"
)
oxt "14000,66000,55000,71000"
)
*32 (Net
uid 457,0
lang 2
decl (Decl
n "AY_RE"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- ax"
preAdd 0
posAdd 0
o 3
suid 12,0
)
declText (MLText
uid 458,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-30200,-49500,-29400"
st "AY_RE       : std_logic_vector(31 DOWNTO 0) -- ax
"
)
)
*33 (Net
uid 459,0
lang 2
decl (Decl
n "AY_IM"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- ax"
preAdd 0
posAdd 0
o 2
suid 13,0
)
declText (MLText
uid 460,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-31000,-49500,-30200"
st "AY_IM       : std_logic_vector(31 DOWNTO 0) -- ax
"
)
)
*34 (Net
uid 1190,0
decl (Decl
n "chainout"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- chainout.chainout"
preAdd 0
posAdd 0
o 12
suid 33,0
)
declText (MLText
uid 1191,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-22000,-38500,-21200"
st "signal chainout    : std_logic_vector(31 downto 0) -- chainout.chainout
"
)
)
*35 (Net
uid 1283,0
decl (Decl
n "chainout1"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- chainout.chainout"
preAdd 0
posAdd 0
o 13
suid 34,0
)
declText (MLText
uid 1284,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-21200,-38500,-20400"
st "signal chainout1   : std_logic_vector(31 downto 0) -- chainout.chainout
"
)
)
*36 (SaComponent
uid 2979,0
optionalChildren [
*37 (CptPort
uid 2941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2942,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-30375,-16000,-29625"
)
tg (CPTG
uid 2943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2944,0
va (VaSet
)
xt "-15000,-30500,-13300,-29500"
st "clr0"
blo "-15000,-29700"
)
t (Text
uid 2945,0
va (VaSet
)
xt "-15000,-29500,-13800,-28500"
st "'0'"
blo "-15000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "clr0"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
i "'0'"
)
)
)
*38 (CptPort
uid 2946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2947,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-38375,-16000,-37625"
)
tg (CPTG
uid 2948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2949,0
va (VaSet
)
xt "-15000,-38500,-7100,-37500"
st "fp32_mult_a : (31:0)"
blo "-15000,-37700"
)
t (Text
uid 2950,0
va (VaSet
)
xt "-15000,-37500,-9300,-36500"
st "(others => '0')"
blo "-15000,-36700"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_mult_a"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
i "(others => '0')"
)
)
)
*39 (CptPort
uid 2951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2952,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-36375,-16000,-35625"
)
tg (CPTG
uid 2953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2954,0
va (VaSet
)
xt "-15000,-36500,-7100,-35500"
st "fp32_mult_b : (31:0)"
blo "-15000,-35700"
)
t (Text
uid 2955,0
va (VaSet
)
xt "-15000,-35500,-9300,-34500"
st "(others => '0')"
blo "-15000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_mult_b"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
i "(others => '0')"
)
)
)
*40 (CptPort
uid 2956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2957,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-34375,-16000,-33625"
)
tg (CPTG
uid 2958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2959,0
va (VaSet
)
xt "-15000,-34500,-13600,-33500"
st "clk"
blo "-15000,-33700"
)
t (Text
uid 2960,0
va (VaSet
)
xt "-15000,-33500,-13800,-32500"
st "'0'"
blo "-15000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 4,0
i "'0'"
)
)
)
*41 (CptPort
uid 2961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2962,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-32375,-16000,-31625"
)
tg (CPTG
uid 2963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2964,0
va (VaSet
)
xt "-15000,-32500,-10800,-31500"
st "ena : (2:0)"
blo "-15000,-31700"
)
t (Text
uid 2965,0
va (VaSet
)
xt "-15000,-31500,-9300,-30500"
st "(others => '0')"
blo "-15000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "ena"
t "std_logic_vector"
b "(2 DOWNTO 0)"
preAdd 0
posAdd 0
o 6
suid 5,0
i "(others => '0')"
)
)
)
*42 (CptPort
uid 2966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2967,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-1000,-41375,-250,-40625"
)
tg (CPTG
uid 2968,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2969,0
va (VaSet
)
xt "-9500,-41500,-2000,-40500"
st "fp32_result : (31:0)"
ju 2
blo "-2000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fp32_result"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 6,0
)
)
)
*43 (CptPort
uid 2970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2971,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-1000,-40375,-250,-39625"
)
tg (CPTG
uid 2972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2973,0
va (VaSet
)
xt "-10400,-40500,-2000,-39500"
st "fp32_chainout : (31:0)"
ju 2
blo "-2000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fp32_chainout"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 7,0
)
)
)
*44 (CptPort
uid 2974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2975,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-28375,-16000,-27625"
)
tg (CPTG
uid 2976,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2977,0
va (VaSet
)
xt "-15000,-28500,-13300,-27500"
st "clr1"
blo "-15000,-27700"
)
t (Text
uid 2978,0
va (VaSet
)
xt "-15000,-27500,-13800,-26500"
st "'0'"
blo "-15000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "clr1"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
i "'0'"
)
)
)
]
shape (Rectangle
uid 2980,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-16000,-43000,-1000,-25000"
)
oxt "46000,6000,61000,24000"
ttg (MlTextGroup
uid 2981,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 2982,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,-27000,-5200,-26000"
st "dsp_prim_lib"
blo "-10800,-26200"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 2983,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,-26000,-5800,-25000"
st "mult_fp_co"
blo "-10800,-25200"
tm "CptNameMgr"
)
*47 (Text
uid 2984,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,-25000,-9000,-24000"
st "U_0"
blo "-10800,-24200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2985,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2986,0
text (MLText
uid 2987,0
va (VaSet
font "Courier New,8,0"
)
xt "-15000,-42800,-15000,-42800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2988,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-15750,-26750,-14250,-25250"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*48 (SaComponent
uid 3028,0
optionalChildren [
*49 (CptPort
uid 2989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2990,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-7375,-16000,-6625"
)
tg (CPTG
uid 2991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2992,0
va (VaSet
)
xt "-15000,-7500,-13300,-6500"
st "clr0"
blo "-15000,-6700"
)
t (Text
uid 2993,0
va (VaSet
)
xt "-15000,-6500,-13800,-5500"
st "'0'"
blo "-15000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "clr0"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
i "'0'"
)
)
)
*50 (CptPort
uid 2994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2995,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-15375,-16000,-14625"
)
tg (CPTG
uid 2996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2997,0
va (VaSet
)
xt "-15000,-15500,-7100,-14500"
st "fp32_mult_a : (31:0)"
blo "-15000,-14700"
)
t (Text
uid 2998,0
va (VaSet
)
xt "-15000,-14500,-9300,-13500"
st "(others => '0')"
blo "-15000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_mult_a"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
i "(others => '0')"
)
)
)
*51 (CptPort
uid 2999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3000,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-13375,-16000,-12625"
)
tg (CPTG
uid 3001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3002,0
va (VaSet
)
xt "-15000,-13500,-7100,-12500"
st "fp32_mult_b : (31:0)"
blo "-15000,-12700"
)
t (Text
uid 3003,0
va (VaSet
)
xt "-15000,-12500,-9300,-11500"
st "(others => '0')"
blo "-15000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_mult_b"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
i "(others => '0')"
)
)
)
*52 (CptPort
uid 3004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3005,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-17375,-16000,-16625"
)
tg (CPTG
uid 3006,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3007,0
va (VaSet
)
xt "-15000,-17500,-7000,-16500"
st "fp32_chainin : (31:0)"
blo "-15000,-16700"
)
t (Text
uid 3008,0
va (VaSet
)
xt "-15000,-16500,-9300,-15500"
st "(others => '0')"
blo "-15000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_chainin"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
i "(others => '0')"
)
)
)
*53 (CptPort
uid 3009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3010,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-11375,-16000,-10625"
)
tg (CPTG
uid 3011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3012,0
va (VaSet
)
xt "-15000,-11500,-13600,-10500"
st "clk"
blo "-15000,-10700"
)
t (Text
uid 3013,0
va (VaSet
)
xt "-15000,-10500,-13800,-9500"
st "'0'"
blo "-15000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
i "'0'"
)
)
)
*54 (CptPort
uid 3014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3015,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-9375,-16000,-8625"
)
tg (CPTG
uid 3016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3017,0
va (VaSet
)
xt "-15000,-9500,-10800,-8500"
st "ena : (2:0)"
blo "-15000,-8700"
)
t (Text
uid 3018,0
va (VaSet
)
xt "-15000,-8500,-9300,-7500"
st "(others => '0')"
blo "-15000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "ena"
t "std_logic_vector"
b "(2 DOWNTO 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
i "(others => '0')"
)
)
)
*55 (CptPort
uid 3019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3020,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-1000,-18375,-250,-17625"
)
tg (CPTG
uid 3021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3022,0
va (VaSet
)
xt "-9500,-18500,-2000,-17500"
st "fp32_result : (31:0)"
ju 2
blo "-2000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fp32_result"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*56 (CptPort
uid 3023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3024,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,-5375,-16000,-4625"
)
tg (CPTG
uid 3025,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3026,0
va (VaSet
)
xt "-15000,-5500,-13300,-4500"
st "clr1"
blo "-15000,-4700"
)
t (Text
uid 3027,0
va (VaSet
)
xt "-15000,-4500,-13800,-3500"
st "'0'"
blo "-15000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "clr1"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
i "'0'"
)
)
)
]
shape (Rectangle
uid 3029,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-16000,-20000,-1000,-2000"
)
oxt "41000,10000,56000,28000"
ttg (MlTextGroup
uid 3030,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 3031,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,-4000,-5200,-3000"
st "dsp_prim_lib"
blo "-10800,-3200"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 3032,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,-3000,-4700,-2000"
st "multadd_fp_ci"
blo "-10800,-2200"
tm "CptNameMgr"
)
*59 (Text
uid 3033,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,-2000,-9000,-1000"
st "U_1"
blo "-10800,-1200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3034,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3035,0
text (MLText
uid 3036,0
va (VaSet
font "Courier New,8,0"
)
xt "-16000,-20000,-16000,-20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3037,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-15750,-3750,-14250,-2250"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 3076,0
optionalChildren [
*61 (CptPort
uid 3038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3039,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,16625,-16000,17375"
)
tg (CPTG
uid 3040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3041,0
va (VaSet
)
xt "-15000,16500,-13300,17500"
st "clr0"
blo "-15000,17300"
)
t (Text
uid 3042,0
va (VaSet
)
xt "-15000,17500,-13800,18500"
st "'0'"
blo "-15000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "clr0"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
i "'0'"
)
)
)
*62 (CptPort
uid 3043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3044,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,8625,-16000,9375"
)
tg (CPTG
uid 3045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3046,0
va (VaSet
)
xt "-15000,8500,-7100,9500"
st "fp32_mult_a : (31:0)"
blo "-15000,9300"
)
t (Text
uid 3047,0
va (VaSet
)
xt "-15000,9500,-9300,10500"
st "(others => '0')"
blo "-15000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_mult_a"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
i "(others => '0')"
)
)
)
*63 (CptPort
uid 3048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3049,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,10625,-16000,11375"
)
tg (CPTG
uid 3050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3051,0
va (VaSet
)
xt "-15000,10500,-7100,11500"
st "fp32_mult_b : (31:0)"
blo "-15000,11300"
)
t (Text
uid 3052,0
va (VaSet
)
xt "-15000,11500,-9300,12500"
st "(others => '0')"
blo "-15000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_mult_b"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
i "(others => '0')"
)
)
)
*64 (CptPort
uid 3053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3054,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,12625,-16000,13375"
)
tg (CPTG
uid 3055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3056,0
va (VaSet
)
xt "-15000,12500,-13600,13500"
st "clk"
blo "-15000,13300"
)
t (Text
uid 3057,0
va (VaSet
)
xt "-15000,13500,-13800,14500"
st "'0'"
blo "-15000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 4,0
i "'0'"
)
)
)
*65 (CptPort
uid 3058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3059,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,14625,-16000,15375"
)
tg (CPTG
uid 3060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3061,0
va (VaSet
)
xt "-15000,14500,-10800,15500"
st "ena : (2:0)"
blo "-15000,15300"
)
t (Text
uid 3062,0
va (VaSet
)
xt "-15000,15500,-9300,16500"
st "(others => '0')"
blo "-15000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "ena"
t "std_logic_vector"
b "(2 DOWNTO 0)"
preAdd 0
posAdd 0
o 6
suid 5,0
i "(others => '0')"
)
)
)
*66 (CptPort
uid 3063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3064,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-1000,5625,-250,6375"
)
tg (CPTG
uid 3065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3066,0
va (VaSet
)
xt "-9500,5500,-2000,6500"
st "fp32_result : (31:0)"
ju 2
blo "-2000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fp32_result"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 6,0
)
)
)
*67 (CptPort
uid 3067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3068,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-1000,6625,-250,7375"
)
tg (CPTG
uid 3069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3070,0
va (VaSet
)
xt "-10400,6500,-2000,7500"
st "fp32_chainout : (31:0)"
ju 2
blo "-2000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fp32_chainout"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 7,0
)
)
)
*68 (CptPort
uid 3071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3072,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,18625,-16000,19375"
)
tg (CPTG
uid 3073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3074,0
va (VaSet
)
xt "-15000,18500,-13300,19500"
st "clr1"
blo "-15000,19300"
)
t (Text
uid 3075,0
va (VaSet
)
xt "-15000,19500,-13800,20500"
st "'0'"
blo "-15000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clr1"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
i "'0'"
)
)
)
]
shape (Rectangle
uid 3077,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-16000,4000,-1000,22000"
)
oxt "46000,6000,61000,24000"
ttg (MlTextGroup
uid 3078,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 3079,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,20000,-5200,21000"
st "dsp_prim_lib"
blo "-10800,20800"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 3080,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,21000,-5800,22000"
st "mult_fp_co"
blo "-10800,21800"
tm "CptNameMgr"
)
*71 (Text
uid 3081,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,22000,-9000,23000"
st "U_3"
blo "-10800,22800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3082,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3083,0
text (MLText
uid 3084,0
va (VaSet
font "Courier New,8,0"
)
xt "-15000,4200,-15000,4200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3085,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-15750,20250,-14250,21750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*72 (SaComponent
uid 3125,0
optionalChildren [
*73 (CptPort
uid 3086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3087,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,39625,-16000,40375"
)
tg (CPTG
uid 3088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3089,0
va (VaSet
)
xt "-15000,39500,-13300,40500"
st "clr0"
blo "-15000,40300"
)
t (Text
uid 3090,0
va (VaSet
)
xt "-15000,40500,-13800,41500"
st "'0'"
blo "-15000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "clr0"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
i "'0'"
)
)
)
*74 (CptPort
uid 3091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3092,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,31625,-16000,32375"
)
tg (CPTG
uid 3093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3094,0
va (VaSet
)
xt "-15000,31500,-7100,32500"
st "fp32_mult_a : (31:0)"
blo "-15000,32300"
)
t (Text
uid 3095,0
va (VaSet
)
xt "-15000,32500,-9300,33500"
st "(others => '0')"
blo "-15000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_mult_a"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
i "(others => '0')"
)
)
)
*75 (CptPort
uid 3096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3097,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,33625,-16000,34375"
)
tg (CPTG
uid 3098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3099,0
va (VaSet
)
xt "-15000,33500,-7100,34500"
st "fp32_mult_b : (31:0)"
blo "-15000,34300"
)
t (Text
uid 3100,0
va (VaSet
)
xt "-15000,34500,-9300,35500"
st "(others => '0')"
blo "-15000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_mult_b"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
i "(others => '0')"
)
)
)
*76 (CptPort
uid 3101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3102,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,29625,-16000,30375"
)
tg (CPTG
uid 3103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3104,0
va (VaSet
)
xt "-15000,29500,-7000,30500"
st "fp32_chainin : (31:0)"
blo "-15000,30300"
)
t (Text
uid 3105,0
va (VaSet
)
xt "-15000,30500,-9300,31500"
st "(others => '0')"
blo "-15000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "fp32_chainin"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
i "(others => '0')"
)
)
)
*77 (CptPort
uid 3106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3107,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,35625,-16000,36375"
)
tg (CPTG
uid 3108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3109,0
va (VaSet
)
xt "-15000,35500,-13600,36500"
st "clk"
blo "-15000,36300"
)
t (Text
uid 3110,0
va (VaSet
)
xt "-15000,36500,-13800,37500"
st "'0'"
blo "-15000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
i "'0'"
)
)
)
*78 (CptPort
uid 3111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3112,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,37625,-16000,38375"
)
tg (CPTG
uid 3113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3114,0
va (VaSet
)
xt "-15000,37500,-10800,38500"
st "ena : (2:0)"
blo "-15000,38300"
)
t (Text
uid 3115,0
va (VaSet
)
xt "-15000,38500,-9300,39500"
st "(others => '0')"
blo "-15000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "ena"
t "std_logic_vector"
b "(2 DOWNTO 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
i "(others => '0')"
)
)
)
*79 (CptPort
uid 3116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3117,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-1000,28625,-250,29375"
)
tg (CPTG
uid 3118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3119,0
va (VaSet
)
xt "-9500,28500,-2000,29500"
st "fp32_result : (31:0)"
ju 2
blo "-2000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fp32_result"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*80 (CptPort
uid 3120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3121,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-16750,41625,-16000,42375"
)
tg (CPTG
uid 3122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3123,0
va (VaSet
)
xt "-15000,41500,-13300,42500"
st "clr1"
blo "-15000,42300"
)
t (Text
uid 3124,0
va (VaSet
)
xt "-15000,42500,-13800,43500"
st "'0'"
blo "-15000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "clr1"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
i "'0'"
)
)
)
]
shape (Rectangle
uid 3126,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-16000,27000,-1000,45000"
)
oxt "45000,9000,60000,27000"
ttg (MlTextGroup
uid 3127,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 3128,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,43000,-5200,44000"
st "dsp_prim_lib"
blo "-10800,43800"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 3129,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,44000,-4700,45000"
st "multsub_fp_ci"
blo "-10800,44800"
tm "CptNameMgr"
)
*83 (Text
uid 3130,0
va (VaSet
font "Arial,8,1"
)
xt "-10800,45000,-9000,46000"
st "U_2"
blo "-10800,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3131,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3132,0
text (MLText
uid 3133,0
va (VaSet
font "Courier New,8,0"
)
xt "-16000,27000,-16000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3134,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-15750,43250,-14250,44750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*84 (HdlText
uid 3140,0
optionalChildren [
*85 (EmbeddedText
uid 3146,0
commentText (CommentText
uid 3147,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3148,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-43000,46000,-25000,51000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3149,0
va (VaSet
)
xt "-42800,46200,-25300,49200"
st "
-- eb1 1 
ena_s <= (others => ENA);                                      
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3141,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-51000,36000,-43000,46000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3142,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 3143,0
va (VaSet
font "Arial,8,1"
)
xt "-47850,40000,-46150,41000"
st "eb1"
blo "-47850,40800"
tm "HdlTextNameMgr"
)
*87 (Text
uid 3144,0
va (VaSet
font "Arial,8,1"
)
xt "-47850,41000,-47050,42000"
st "1"
blo "-47850,41800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3145,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-50750,44250,-49250,45750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*88 (Net
uid 3160,0
decl (Decl
n "ena_s"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 14
suid 36,0
)
declText (MLText
uid 3161,0
va (VaSet
font "Courier New,8,0"
)
xt "-76000,-20400,-49500,-19600"
st "signal ena_s       : std_logic_vector(2 DOWNTO 0)
"
)
)
*89 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "-61000,1000,-51000,1000"
pts [
"-61000,1000"
"-51000,1000"
]
)
start &1
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "-59000,0,-56500,1000"
st "ACLR"
blo "-59000,800"
tm "WireNameMgr"
)
)
on &2
)
*90 (Wire
uid 29,0
optionalChildren [
*91 (BdJunction
uid 471,0
ps "OnConnectorStrategy"
shape (Circle
uid 472,0
va (VaSet
vasetType 1
)
xt "-31380,-15400,-30580,-14600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-38000,-15000,-16750,-15000"
pts [
"-38000,-15000"
"-16750,-15000"
]
)
start &3
end &50
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "-36000,-16000,-30300,-15000"
st "AY_IM : (31:0)"
blo "-36000,-15200"
tm "WireNameMgr"
)
)
on &33
)
*92 (Wire
uid 43,0
optionalChildren [
*93 (BdJunction
uid 465,0
ps "OnConnectorStrategy"
shape (Circle
uid 466,0
va (VaSet
vasetType 1
)
xt "-33380,-38400,-32580,-37600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-38000,-38000,-16750,-38000"
pts [
"-38000,-38000"
"-16750,-38000"
]
)
start &4
end &38
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "-36000,-39000,-30100,-38000"
st "AY_RE : (31:0)"
blo "-36000,-38200"
tm "WireNameMgr"
)
)
on &32
)
*94 (Wire
uid 57,0
optionalChildren [
*95 (BdJunction
uid 483,0
ps "OnConnectorStrategy"
shape (Circle
uid 484,0
va (VaSet
vasetType 1
)
xt "-27377,10600,-26577,11400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-39000,11000,-16750,11000"
pts [
"-39000,11000"
"-16750,11000"
]
)
start &5
end &63
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "-37000,10000,-31300,11000"
st "AZ_IM : (31:0)"
blo "-37000,10800"
tm "WireNameMgr"
)
)
on &6
)
*96 (Wire
uid 71,0
optionalChildren [
*97 (BdJunction
uid 477,0
ps "OnConnectorStrategy"
shape (Circle
uid 478,0
va (VaSet
vasetType 1
)
xt "-24376,33600,-23576,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40000,34000,-16750,34000"
pts [
"-40000,34000"
"-16750,34000"
]
)
start &7
end &75
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "-38000,33000,-32100,34000"
st "AZ_RE : (31:0)"
blo "-38000,33800"
tm "WireNameMgr"
)
)
on &8
)
*98 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,11000,54000,11000"
pts [
"54000,11000"
"44000,11000"
]
)
start &9
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "53000,10000,62300,11000"
st "CHAINOUT_IM : (31:0)"
blo "53000,10800"
tm "WireNameMgr"
)
)
on &10
)
*99 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,14000,54000,14000"
pts [
"54000,14000"
"44000,14000"
]
)
start &11
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "53000,13000,62500,14000"
st "CHAINOUT_RE : (31:0)"
blo "53000,13800"
tm "WireNameMgr"
)
)
on &12
)
*100 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "-61000,21000,-51000,21000"
pts [
"-61000,21000"
"-51000,21000"
]
)
start &13
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "-59000,20000,-57100,21000"
st "CLK"
blo "-59000,20800"
tm "WireNameMgr"
)
)
on &14
)
*101 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "-61000,41000,-51000,41000"
pts [
"-61000,41000"
"-51000,41000"
]
)
start &15
end &84
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "-59000,40000,-57000,41000"
st "ENA"
blo "-59000,40800"
tm "WireNameMgr"
)
)
on &16
)
*102 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-250,-18000,54000,-18000"
pts [
"54000,-18000"
"-250,-18000"
]
)
start &17
end &55
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "53000,-19000,60800,-18000"
st "RESULT_IM : (31:0)"
blo "53000,-18200"
tm "WireNameMgr"
)
)
on &18
)
*103 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-250,29000,54000,29000"
pts [
"54000,29000"
"-250,29000"
]
)
start &19
end &79
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "53000,28000,61000,29000"
st "RESULT_RE : (31:0)"
blo "53000,28800"
tm "WireNameMgr"
)
)
on &20
)
*104 (Wire
uid 461,0
shape (OrthoPolyLine
uid 462,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,-37995,-16750,32000"
pts [
"-32980,-37995"
"-33000,32000"
"-16750,32000"
]
)
start &93
end &74
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
)
xt "-20750,31000,-17850,32000"
st "AY_RE"
blo "-20750,31800"
tm "WireNameMgr"
)
)
on &32
)
*105 (Wire
uid 467,0
shape (OrthoPolyLine
uid 468,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30980,-14994,-16750,9000"
pts [
"-30980,-14994"
"-30980,9000"
"-16750,9000"
]
)
start &91
end &62
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 470,0
va (VaSet
)
xt "-22000,8000,-19300,9000"
st "AY_IM"
blo "-22000,8800"
tm "WireNameMgr"
)
)
on &33
)
*106 (Wire
uid 473,0
shape (OrthoPolyLine
uid 474,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-23976,-13000,-16750,34000"
pts [
"-23976,34000"
"-23976,-13000"
"-16750,-13000"
]
)
start &97
end &51
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 476,0
va (VaSet
)
xt "-22000,-14000,-19100,-13000"
st "AZ_RE"
blo "-22000,-13200"
tm "WireNameMgr"
)
)
on &8
)
*107 (Wire
uid 479,0
shape (OrthoPolyLine
uid 480,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26977,-36000,-16750,11000"
pts [
"-26977,11000"
"-26977,-36000"
"-16750,-36000"
]
)
start &95
end &39
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 482,0
va (VaSet
)
xt "-22000,-37000,-19300,-36000"
st "AZ_IM"
blo "-22000,-36200"
tm "WireNameMgr"
)
)
on &6
)
*108 (Wire
uid 601,0
shape (OrthoPolyLine
uid 602,0
va (VaSet
vasetType 3
)
xt "-23000,40000,-16750,40000"
pts [
"-16750,40000"
"-23000,40000"
]
)
start &73
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 606,0
va (VaSet
)
xt "-22000,39000,-19500,40000"
st "ACLR"
blo "-22000,39800"
tm "WireNameMgr"
)
)
on &2
)
*109 (Wire
uid 607,0
shape (OrthoPolyLine
uid 608,0
va (VaSet
vasetType 3
)
xt "-23000,17000,-16750,17000"
pts [
"-16750,17000"
"-23000,17000"
]
)
start &61
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 614,0
va (VaSet
)
xt "-22000,16000,-19500,17000"
st "ACLR"
blo "-22000,16800"
tm "WireNameMgr"
)
)
on &2
)
*110 (Wire
uid 615,0
shape (OrthoPolyLine
uid 616,0
va (VaSet
vasetType 3
)
xt "-23000,-30000,-16750,-30000"
pts [
"-16750,-30000"
"-23000,-30000"
]
)
start &37
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 622,0
va (VaSet
)
xt "-22000,-31000,-19500,-30000"
st "ACLR"
blo "-22000,-30200"
tm "WireNameMgr"
)
)
on &2
)
*111 (Wire
uid 625,0
shape (OrthoPolyLine
uid 626,0
va (VaSet
vasetType 3
)
xt "-23000,-11000,-16750,-11000"
pts [
"-23000,-11000"
"-16750,-11000"
]
)
end &53
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 630,0
va (VaSet
)
xt "-22000,-12000,-20100,-11000"
st "CLK"
blo "-22000,-11200"
tm "WireNameMgr"
)
)
on &14
)
*112 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "-23000,13000,-16750,13000"
pts [
"-23000,13000"
"-16750,13000"
]
)
end &64
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 638,0
va (VaSet
)
xt "-22000,12000,-20100,13000"
st "CLK"
blo "-22000,12800"
tm "WireNameMgr"
)
)
on &14
)
*113 (Wire
uid 641,0
shape (OrthoPolyLine
uid 642,0
va (VaSet
vasetType 3
)
xt "-23000,36000,-16750,36000"
pts [
"-23000,36000"
"-16750,36000"
]
)
end &77
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 646,0
va (VaSet
)
xt "-22000,35000,-20100,36000"
st "CLK"
blo "-22000,35800"
tm "WireNameMgr"
)
)
on &14
)
*114 (Wire
uid 697,0
shape (OrthoPolyLine
uid 698,0
va (VaSet
vasetType 3
)
xt "-23000,-34000,-16750,-34000"
pts [
"-16750,-34000"
"-23000,-34000"
]
)
start &40
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 702,0
va (VaSet
)
xt "-22000,-35000,-20100,-34000"
st "CLK"
blo "-22000,-34200"
tm "WireNameMgr"
)
)
on &14
)
*115 (Wire
uid 705,0
shape (OrthoPolyLine
uid 706,0
va (VaSet
vasetType 3
)
xt "-23000,-32000,-16750,-32000"
pts [
"-16750,-32000"
"-23000,-32000"
]
)
start &41
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 710,0
va (VaSet
)
xt "-22000,-33000,-17000,-32000"
st "ena_s : (2:0)"
blo "-22000,-32200"
tm "WireNameMgr"
)
)
on &88
)
*116 (Wire
uid 713,0
shape (OrthoPolyLine
uid 714,0
va (VaSet
vasetType 3
)
xt "-23000,-9000,-16750,-9000"
pts [
"-16750,-9000"
"-23000,-9000"
]
)
start &54
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 718,0
va (VaSet
)
xt "-22000,-10000,-17000,-9000"
st "ena_s : (2:0)"
blo "-22000,-9200"
tm "WireNameMgr"
)
)
on &88
)
*117 (Wire
uid 721,0
shape (OrthoPolyLine
uid 722,0
va (VaSet
vasetType 3
)
xt "-23000,15000,-16750,15000"
pts [
"-16750,15000"
"-23000,15000"
]
)
start &65
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 726,0
va (VaSet
)
xt "-22000,14000,-17000,15000"
st "ena_s : (2:0)"
blo "-22000,14800"
tm "WireNameMgr"
)
)
on &88
)
*118 (Wire
uid 729,0
shape (OrthoPolyLine
uid 730,0
va (VaSet
vasetType 3
)
xt "-23000,38000,-16750,38000"
pts [
"-16750,38000"
"-23000,38000"
]
)
start &78
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 734,0
va (VaSet
)
xt "-22000,37000,-17000,38000"
st "ena_s : (2:0)"
blo "-22000,37800"
tm "WireNameMgr"
)
)
on &88
)
*119 (Wire
uid 1192,0
shape (OrthoPolyLine
uid 1193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-19000,-40000,2000,-17000"
pts [
"-250,-40000"
"2000,-40000"
"2000,-23000"
"-19000,-23000"
"-19000,-17000"
"-16750,-17000"
]
)
start &43
end &52
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1195,0
va (VaSet
)
xt "1750,-41000,7950,-40000"
st "chainout : (31:0)"
blo "1750,-40200"
tm "WireNameMgr"
)
)
on &34
)
*120 (Wire
uid 1285,0
shape (OrthoPolyLine
uid 1286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-19000,7000,2000,30000"
pts [
"-250,7000"
"2000,7000"
"2000,24000"
"-19000,24000"
"-19000,30000"
"-16750,30000"
]
)
start &67
end &76
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1288,0
va (VaSet
)
xt "1750,6000,8350,7000"
st "chainout1 : (31:0)"
blo "1750,6800"
tm "WireNameMgr"
)
)
on &35
)
*121 (Wire
uid 1501,0
shape (OrthoPolyLine
uid 1502,0
va (VaSet
vasetType 3
)
xt "-23000,-7000,-16750,-7000"
pts [
"-16750,-7000"
"-23000,-7000"
]
)
start &49
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1508,0
va (VaSet
)
xt "-22000,-8000,-19500,-7000"
st "ACLR"
blo "-22000,-7200"
tm "WireNameMgr"
)
)
on &2
)
*122 (Wire
uid 2065,0
shape (OrthoPolyLine
uid 2066,0
va (VaSet
vasetType 3
)
xt "-23000,-28000,-16750,-28000"
pts [
"-16750,-28000"
"-23000,-28000"
]
)
start &44
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2072,0
va (VaSet
)
xt "-22000,-29000,-19500,-28000"
st "ACLR"
blo "-22000,-28200"
tm "WireNameMgr"
)
)
on &2
)
*123 (Wire
uid 2220,0
shape (OrthoPolyLine
uid 2221,0
va (VaSet
vasetType 3
)
xt "-23000,-5000,-16750,-5000"
pts [
"-16750,-5000"
"-23000,-5000"
]
)
start &56
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2227,0
va (VaSet
)
xt "-22000,-6000,-19500,-5000"
st "ACLR"
blo "-22000,-5200"
tm "WireNameMgr"
)
)
on &2
)
*124 (Wire
uid 2276,0
shape (OrthoPolyLine
uid 2277,0
va (VaSet
vasetType 3
)
xt "-23000,19000,-16750,19000"
pts [
"-16750,19000"
"-23000,19000"
]
)
start &68
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2283,0
va (VaSet
)
xt "-22000,18000,-19500,19000"
st "ACLR"
blo "-22000,18800"
tm "WireNameMgr"
)
)
on &2
)
*125 (Wire
uid 2382,0
shape (OrthoPolyLine
uid 2383,0
va (VaSet
vasetType 3
)
xt "-23000,42000,-16750,42000"
pts [
"-16750,42000"
"-23000,42000"
]
)
start &80
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2389,0
va (VaSet
)
xt "-22000,41000,-19500,42000"
st "ACLR"
blo "-22000,41800"
tm "WireNameMgr"
)
)
on &2
)
*126 (Wire
uid 3152,0
shape (OrthoPolyLine
uid 3153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-43000,41000,-38000,41000"
pts [
"-43000,41000"
"-38000,41000"
]
)
start &84
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3159,0
va (VaSet
)
xt "-41000,40000,-36000,41000"
st "ena_s : (2:0)"
blo "-41000,40800"
tm "WireNameMgr"
)
)
on &88
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *127 (PackageList
uid 217,0
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 218,0
va (VaSet
font "arial,8,1"
)
xt "-78000,-48000,-72600,-47000"
st "Package List"
blo "-78000,-47200"
)
*129 (MLText
uid 219,0
va (VaSet
)
xt "-78000,-47000,-67600,-45000"
st "library ieee;
use ieee.std_logic_1164.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 220,0
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
uid 221,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*131 (Text
uid 222,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*132 (MLText
uid 223,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*133 (Text
uid 224,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*134 (MLText
uid 225,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*135 (Text
uid 226,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*136 (MLText
uid 227,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,153,1281,921"
viewArea "-78030,-26322,-5373,14112"
cachedDiagramExtent "-78000,-48000,67000,51000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-79000,-49000"
lastUid 3163,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*141 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*142 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*144 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*145 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*147 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*148 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*150 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*151 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*153 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*155 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*157 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-78000,-33800,-72600,-32800"
st "Declarations"
blo "-78000,-33000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-78000,-32800,-75300,-31800"
st "Ports:"
blo "-78000,-32000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-78000,-33800,-74200,-32800"
st "Pre User:"
blo "-78000,-33000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-78000,-33800,-78000,-33800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-78000,-23000,-70900,-22000"
st "Diagram Signals:"
blo "-78000,-22200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-78000,-33800,-73300,-32800"
st "Post User:"
blo "-78000,-33000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-78000,-33800,-78000,-33800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 36,0
usingSuid 1
emptyRow *158 (LEmptyRow
)
uid 230,0
optionalChildren [
*159 (RefLabelRowHdr
)
*160 (TitleRowHdr
)
*161 (FilterRowHdr
)
*162 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*163 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*164 (GroupColHdr
tm "GroupColHdrMgr"
)
*165 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*166 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*167 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*168 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*169 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*170 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*171 (LeafLogPort
port (LogicalPort
decl (Decl
n "ACLR"
t "std_logic"
eolc "-- aclr"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 163,0
)
*172 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AZ_IM"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- az"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 169,0
)
*173 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AZ_RE"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- az"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 171,0
)
*174 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "CHAINOUT_IM"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 8
suid 6,0
)
)
uid 173,0
)
*175 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "CHAINOUT_RE"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 9
suid 7,0
)
)
uid 175,0
)
*176 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
eolc "-- clk"
preAdd 0
posAdd 0
o 6
suid 8,0
)
)
uid 177,0
)
*177 (LeafLogPort
port (LogicalPort
decl (Decl
n "ENA"
t "std_logic"
eolc "-- ena"
preAdd 0
posAdd 0
o 7
suid 9,0
)
)
uid 179,0
)
*178 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "RESULT_IM"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 181,0
)
*179 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "RESULT_RE"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- result"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 183,0
)
*180 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AY_RE"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- ax"
preAdd 0
posAdd 0
o 3
suid 12,0
)
)
uid 587,0
)
*181 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "AY_IM"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- ax"
preAdd 0
posAdd 0
o 2
suid 13,0
)
)
uid 589,0
)
*182 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "chainout"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- chainout.chainout"
preAdd 0
posAdd 0
o 12
suid 33,0
)
)
uid 1289,0
)
*183 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "chainout1"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- chainout.chainout"
preAdd 0
posAdd 0
o 13
suid 34,0
)
)
uid 1291,0
)
*184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ena_s"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 14
suid 36,0
)
)
uid 3162,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 243,0
optionalChildren [
*185 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *186 (MRCItem
litem &158
pos 14
dimension 20
)
uid 245,0
optionalChildren [
*187 (MRCItem
litem &159
pos 0
dimension 20
uid 246,0
)
*188 (MRCItem
litem &160
pos 1
dimension 23
uid 247,0
)
*189 (MRCItem
litem &161
pos 2
hidden 1
dimension 20
uid 248,0
)
*190 (MRCItem
litem &171
pos 0
dimension 20
uid 164,0
)
*191 (MRCItem
litem &172
pos 1
dimension 20
uid 170,0
)
*192 (MRCItem
litem &173
pos 2
dimension 20
uid 172,0
)
*193 (MRCItem
litem &174
pos 3
dimension 20
uid 174,0
)
*194 (MRCItem
litem &175
pos 4
dimension 20
uid 176,0
)
*195 (MRCItem
litem &176
pos 5
dimension 20
uid 178,0
)
*196 (MRCItem
litem &177
pos 6
dimension 20
uid 180,0
)
*197 (MRCItem
litem &178
pos 7
dimension 20
uid 182,0
)
*198 (MRCItem
litem &179
pos 8
dimension 20
uid 184,0
)
*199 (MRCItem
litem &180
pos 9
dimension 20
uid 588,0
)
*200 (MRCItem
litem &181
pos 10
dimension 20
uid 590,0
)
*201 (MRCItem
litem &182
pos 11
dimension 20
uid 1290,0
)
*202 (MRCItem
litem &183
pos 12
dimension 20
uid 1292,0
)
*203 (MRCItem
litem &184
pos 13
dimension 20
uid 3163,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 249,0
optionalChildren [
*204 (MRCItem
litem &162
pos 0
dimension 20
uid 250,0
)
*205 (MRCItem
litem &164
pos 1
dimension 50
uid 251,0
)
*206 (MRCItem
litem &165
pos 2
dimension 100
uid 252,0
)
*207 (MRCItem
litem &166
pos 3
dimension 50
uid 253,0
)
*208 (MRCItem
litem &167
pos 4
dimension 100
uid 254,0
)
*209 (MRCItem
litem &168
pos 5
dimension 100
uid 255,0
)
*210 (MRCItem
litem &169
pos 6
dimension 50
uid 256,0
)
*211 (MRCItem
litem &170
pos 7
dimension 80
uid 257,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 244,0
vaOverrides [
]
)
]
)
uid 229,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *212 (LEmptyRow
)
uid 259,0
optionalChildren [
*213 (RefLabelRowHdr
)
*214 (TitleRowHdr
)
*215 (FilterRowHdr
)
*216 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*217 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*218 (GroupColHdr
tm "GroupColHdrMgr"
)
*219 (NameColHdr
tm "GenericNameColHdrMgr"
)
*220 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*221 (InitColHdr
tm "GenericValueColHdrMgr"
)
*222 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*223 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 271,0
optionalChildren [
*224 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *225 (MRCItem
litem &212
pos 0
dimension 20
)
uid 273,0
optionalChildren [
*226 (MRCItem
litem &213
pos 0
dimension 20
uid 274,0
)
*227 (MRCItem
litem &214
pos 1
dimension 23
uid 275,0
)
*228 (MRCItem
litem &215
pos 2
hidden 1
dimension 20
uid 276,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 277,0
optionalChildren [
*229 (MRCItem
litem &216
pos 0
dimension 20
uid 278,0
)
*230 (MRCItem
litem &218
pos 1
dimension 50
uid 279,0
)
*231 (MRCItem
litem &219
pos 2
dimension 100
uid 280,0
)
*232 (MRCItem
litem &220
pos 3
dimension 100
uid 281,0
)
*233 (MRCItem
litem &221
pos 4
dimension 50
uid 282,0
)
*234 (MRCItem
litem &222
pos 5
dimension 50
uid 283,0
)
*235 (MRCItem
litem &223
pos 6
dimension 80
uid 284,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 272,0
vaOverrides [
]
)
]
)
uid 258,0
type 1
)
activeModelName "BlockDiag"
)
