

================================================================
== Vitis HLS Report for 'Linear_layer_ds0'
================================================================
* Date:           Sun Sep  3 07:04:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9580958|  9580958|  95.810 ms|  95.810 ms|  9580958|  9580958|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_max_inp_i22     |    27732|    27732|      2311|          -|          -|    12|        no|
        |- l_max_W_i23       |  1774848|  1774848|      2311|          -|          -|   768|        no|
        |- l_gemm_i26_l_j26  |  7170048|  7170048|       778|          -|          -|  9216|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i22 = alloca i32 1"   --->   Operation 18 'alloca' 'i22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%max_inp1 = alloca i64 1" [kernel.cpp:449]   --->   Operation 19 'alloca' 'max_inp1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_W1 = alloca i64 1" [kernel.cpp:453]   --->   Operation 20 'alloca' 'max_W1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%q_inp1_V = alloca i64 1" [kernel.cpp:457]   --->   Operation 21 'alloca' 'q_inp1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q_W1_V = alloca i64 1" [kernel.cpp:458]   --->   Operation 22 'alloca' 'q_W1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%q_outp3 = alloca i64 1" [kernel.cpp:459]   --->   Operation 23 'alloca' 'q_outp3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1, i32 %max_inp1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2, i32 %max_W1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4, i32 %q_outp3"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln465 = store i4 0, i4 %i22" [kernel.cpp:465]   --->   Operation 27 'store' 'store_ln465' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v560, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v559, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1, i32 %max_inp1"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2, i32 %max_W1"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4, i32 %q_outp3"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln465 = br void %l_j22" [kernel.cpp:465]   --->   Operation 33 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i22_1 = load i4 %i22" [kernel.cpp:465]   --->   Operation 34 'load' 'i22_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.30ns)   --->   "%icmp_ln465 = icmp_eq  i4 %i22_1, i4 12" [kernel.cpp:465]   --->   Operation 35 'icmp' 'icmp_ln465' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln465 = add i4 %i22_1, i4 1" [kernel.cpp:465]   --->   Operation 37 'add' 'add_ln465' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %icmp_ln465, void %l_j22.split, void %l_j23.preheader" [kernel.cpp:465]   --->   Operation 38 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln465 = zext i4 %i22_1" [kernel.cpp:465]   --->   Operation 39 'zext' 'zext_ln465' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%max_inp1_addr = getelementptr i32 %max_inp1, i64 0, i64 %zext_ln465" [kernel.cpp:465]   --->   Operation 40 'getelementptr' 'max_inp1_addr' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%max_inp1_load = load i4 %max_inp1_addr" [kernel.cpp:485]   --->   Operation 41 'load' 'max_inp1_load' <Predicate = (!icmp_ln465)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln465 = store i4 %add_ln465, i4 %i22" [kernel.cpp:465]   --->   Operation 42 'store' 'store_ln465' <Predicate = (!icmp_ln465)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i23 = alloca i32 1"   --->   Operation 43 'alloca' 'i23' <Predicate = (icmp_ln465)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln490 = store i10 0, i10 %i23" [kernel.cpp:490]   --->   Operation 44 'store' 'store_ln490' <Predicate = (icmp_ln465)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln490 = br void %l_j23" [kernel.cpp:490]   --->   Operation 45 'br' 'br_ln490' <Predicate = (icmp_ln465)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%max_inp1_load = load i4 %max_inp1_addr" [kernel.cpp:485]   --->   Operation 46 'load' 'max_inp1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i22_1, i10 0" [kernel.cpp:467]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i22_1, i8 0" [kernel.cpp:467]   --->   Operation 48 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln467 = zext i12 %tmp_49" [kernel.cpp:467]   --->   Operation 49 'zext' 'zext_ln467' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.81ns)   --->   "%sub_ln467 = sub i14 %tmp_s, i14 %zext_ln467" [kernel.cpp:467]   --->   Operation 50 'sub' 'sub_ln467' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (5.06ns)   --->   "%call_ln485 = call void @Linear_layer_ds0_Pipeline_l_j22, i32 %max_inp1_load, i32 %max_inp1, i4 %i22_1, i14 %sub_ln467, i32 %v260" [kernel.cpp:485]   --->   Operation 51 'call' 'call_ln485' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln465 = specloopname void @_ssdm_op_SpecLoopName, void @empty_70" [kernel.cpp:465]   --->   Operation 52 'specloopname' 'specloopname_ln465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln485 = call void @Linear_layer_ds0_Pipeline_l_j22, i32 %max_inp1_load, i32 %max_inp1, i4 %i22_1, i14 %sub_ln467, i32 %v260" [kernel.cpp:485]   --->   Operation 53 'call' 'call_ln485' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln465 = br void %l_j22" [kernel.cpp:465]   --->   Operation 54 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.35>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%i23_1 = load i10 %i23" [kernel.cpp:490]   --->   Operation 55 'load' 'i23_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.77ns)   --->   "%icmp_ln490 = icmp_eq  i10 %i23_1, i10 768" [kernel.cpp:490]   --->   Operation 56 'icmp' 'icmp_ln490' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_427 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 57 'speclooptripcount' 'empty_427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln490 = add i10 %i23_1, i10 1" [kernel.cpp:490]   --->   Operation 58 'add' 'add_ln490' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %icmp_ln490, void %l_j23.split, void %for.inc182.preheader" [kernel.cpp:490]   --->   Operation 59 'br' 'br_ln490' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln490 = zext i10 %i23_1" [kernel.cpp:490]   --->   Operation 60 'zext' 'zext_ln490' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%max_W1_addr = getelementptr i32 %max_W1, i64 0, i64 %zext_ln490" [kernel.cpp:490]   --->   Operation 61 'getelementptr' 'max_W1_addr' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (3.25ns)   --->   "%max_W1_load = load i10 %max_W1_addr" [kernel.cpp:510]   --->   Operation 62 'load' 'max_W1_load' <Predicate = (!icmp_ln490)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln490 = store i10 %add_ln490, i10 %i23" [kernel.cpp:490]   --->   Operation 63 'store' 'store_ln490' <Predicate = (!icmp_ln490)> <Delay = 1.58>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%j26 = alloca i32 1"   --->   Operation 64 'alloca' 'j26' <Predicate = (icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%i26 = alloca i32 1"   --->   Operation 65 'alloca' 'i26' <Predicate = (icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 66 'alloca' 'indvar_flatten30' <Predicate = (icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24, i32 %max_inp1, i32 %v260, i12 %q_inp1_V"   --->   Operation 67 'call' 'call_ln0' <Predicate = (icmp_ln490)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25, i32 %max_W1, i32 %v559, i12 %q_W1_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = (icmp_ln490)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln535 = store i14 0, i14 %indvar_flatten30" [kernel.cpp:535]   --->   Operation 69 'store' 'store_ln535' <Predicate = (icmp_ln490)> <Delay = 1.58>
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln535 = store i4 0, i4 %i26" [kernel.cpp:535]   --->   Operation 70 'store' 'store_ln535' <Predicate = (icmp_ln490)> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln535 = store i10 0, i10 %j26" [kernel.cpp:535]   --->   Operation 71 'store' 'store_ln535' <Predicate = (icmp_ln490)> <Delay = 1.58>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %i23_1, i10 0" [kernel.cpp:492]   --->   Operation 72 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %i23_1, i8 0" [kernel.cpp:492]   --->   Operation 73 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i18 %tmp_51" [kernel.cpp:492]   --->   Operation 74 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (2.19ns)   --->   "%sub_ln492 = sub i20 %tmp_50, i20 %zext_ln492" [kernel.cpp:492]   --->   Operation 75 'sub' 'sub_ln492' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/2] (3.25ns)   --->   "%max_W1_load = load i10 %max_W1_addr" [kernel.cpp:510]   --->   Operation 76 'load' 'max_W1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 5> <Delay = 5.44>
ST_9 : Operation 77 [2/2] (5.44ns)   --->   "%call_ln510 = call void @Linear_layer_ds0_Pipeline_l_j23, i32 %max_W1_load, i32 %max_W1, i10 %i23_1, i20 %sub_ln492, i32 %v559" [kernel.cpp:510]   --->   Operation 77 'call' 'call_ln510' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80" [kernel.cpp:490]   --->   Operation 78 'specloopname' 'specloopname_ln490' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln510 = call void @Linear_layer_ds0_Pipeline_l_j23, i32 %max_W1_load, i32 %max_W1, i10 %i23_1, i20 %sub_ln492, i32 %v559" [kernel.cpp:510]   --->   Operation 79 'call' 'call_ln510' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln490 = br void %l_j23" [kernel.cpp:490]   --->   Operation 80 'br' 'br_ln490' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24, i32 %max_inp1, i32 %v260, i12 %q_inp1_V"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25, i32 %max_W1, i32 %v559, i12 %q_W1_V"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln535 = br void %l_S_k_4_k3" [kernel.cpp:535]   --->   Operation 83 'br' 'br_ln535' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.77>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i14 %indvar_flatten30" [kernel.cpp:535]   --->   Operation 84 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (2.20ns)   --->   "%icmp_ln535 = icmp_eq  i14 %indvar_flatten30_load, i14 9216" [kernel.cpp:535]   --->   Operation 85 'icmp' 'icmp_ln535' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln535_1 = add i14 %indvar_flatten30_load, i14 1" [kernel.cpp:535]   --->   Operation 86 'add' 'add_ln535_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln535 = br i1 %icmp_ln535, void %for.inc251, void %for.inc283.preheader" [kernel.cpp:535]   --->   Operation 87 'br' 'br_ln535' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%j26_load = load i10 %j26" [kernel.cpp:536]   --->   Operation 88 'load' 'j26_load' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%i26_load = load i4 %i26" [kernel.cpp:535]   --->   Operation 89 'load' 'i26_load' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln535 = add i4 %i26_load, i4 1" [kernel.cpp:535]   --->   Operation 90 'add' 'add_ln535' <Predicate = (!icmp_ln535)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (1.77ns)   --->   "%icmp_ln536 = icmp_eq  i10 %j26_load, i10 768" [kernel.cpp:536]   --->   Operation 91 'icmp' 'icmp_ln536' <Predicate = (!icmp_ln535)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.68ns)   --->   "%select_ln535 = select i1 %icmp_ln536, i10 0, i10 %j26_load" [kernel.cpp:535]   --->   Operation 92 'select' 'select_ln535' <Predicate = (!icmp_ln535)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (1.02ns)   --->   "%select_ln535_1 = select i1 %icmp_ln536, i4 %add_ln535, i4 %i26_load" [kernel.cpp:535]   --->   Operation 93 'select' 'select_ln535_1' <Predicate = (!icmp_ln535)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln536 = add i10 %select_ln535, i10 1" [kernel.cpp:536]   --->   Operation 94 'add' 'add_ln536' <Predicate = (!icmp_ln535)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln536 = store i14 %add_ln535_1, i14 %indvar_flatten30" [kernel.cpp:536]   --->   Operation 95 'store' 'store_ln536' <Predicate = (!icmp_ln535)> <Delay = 1.58>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln536 = store i4 %select_ln535_1, i4 %i26" [kernel.cpp:536]   --->   Operation 96 'store' 'store_ln536' <Predicate = (!icmp_ln535)> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln536 = store i10 %add_ln536, i10 %j26" [kernel.cpp:536]   --->   Operation 97 'store' 'store_ln536' <Predicate = (!icmp_ln535)> <Delay = 1.58>
ST_12 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27, i32 %max_inp1, i32 %v263, i32 %q_outp3, i32 %max_W1, i32 %v560"   --->   Operation 98 'call' 'call_ln0' <Predicate = (icmp_ln535)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 6.87>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln535_1, i10 0" [kernel.cpp:538]   --->   Operation 99 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln535_1, i8 0" [kernel.cpp:538]   --->   Operation 100 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i12 %tmp_53" [kernel.cpp:538]   --->   Operation 101 'zext' 'zext_ln538' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (1.81ns)   --->   "%sub_ln538 = sub i14 %tmp_52, i14 %zext_ln538" [kernel.cpp:538]   --->   Operation 102 'sub' 'sub_ln538' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln539 = zext i10 %select_ln535" [kernel.cpp:539]   --->   Operation 103 'zext' 'zext_ln539' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.81ns)   --->   "%empty_429 = add i14 %sub_ln538, i14 %zext_ln539" [kernel.cpp:538]   --->   Operation 104 'add' 'empty_429' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_429" [kernel.cpp:538]   --->   Operation 105 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%q_outp3_addr = getelementptr i32 %q_outp3, i64 0, i64 %p_cast" [kernel.cpp:538]   --->   Operation 106 'getelementptr' 'q_outp3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (3.25ns)   --->   "%q_outp3_load = load i14 %q_outp3_addr" [kernel.cpp:543]   --->   Operation 107 'load' 'q_outp3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln535, i10 0" [kernel.cpp:539]   --->   Operation 108 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln535, i8 0" [kernel.cpp:539]   --->   Operation 109 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln539_1 = zext i18 %tmp_55" [kernel.cpp:539]   --->   Operation 110 'zext' 'zext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (2.19ns)   --->   "%sub_ln539 = sub i20 %tmp_54, i20 %zext_ln539_1" [kernel.cpp:539]   --->   Operation 111 'sub' 'sub_ln539' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/2] (3.25ns)   --->   "%q_outp3_load = load i14 %q_outp3_addr" [kernel.cpp:543]   --->   Operation 112 'load' 'q_outp3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 8> <Delay = 5.44>
ST_15 : Operation 113 [2/2] (5.44ns)   --->   "%call_ln543 = call void @Linear_layer_ds0_Pipeline_l_S_k_4_k3, i32 %q_outp3_load, i32 %q_outp3, i14 %empty_429, i14 %sub_ln538, i12 %q_inp1_V, i20 %sub_ln539, i12 %q_W1_V" [kernel.cpp:543]   --->   Operation 113 'call' 'call_ln543' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i26_l_j26_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%empty_428 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 115 'speclooptripcount' 'empty_428' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln536 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [kernel.cpp:536]   --->   Operation 116 'specloopname' 'specloopname_ln536' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln543 = call void @Linear_layer_ds0_Pipeline_l_S_k_4_k3, i32 %q_outp3_load, i32 %q_outp3, i14 %empty_429, i14 %sub_ln538, i12 %q_inp1_V, i20 %sub_ln539, i12 %q_W1_V" [kernel.cpp:543]   --->   Operation 117 'call' 'call_ln543' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln536 = br void %l_S_k_4_k3" [kernel.cpp:536]   --->   Operation 118 'br' 'br_ln536' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27, i32 %max_inp1, i32 %v263, i32 %q_outp3, i32 %max_W1, i32 %v560"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln564 = ret" [kernel.cpp:564]   --->   Operation 120 'ret' 'ret_ln564' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i22') [5]  (0 ns)
	'store' operation ('store_ln465', kernel.cpp:465) of constant 0 on local variable 'i22' [16]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.32ns
The critical path consists of the following:
	'load' operation ('i22', kernel.cpp:465) on local variable 'i22' [19]  (0 ns)
	'add' operation ('add_ln465', kernel.cpp:465) [22]  (1.74 ns)
	'store' operation ('store_ln465', kernel.cpp:465) of variable 'add_ln465', kernel.cpp:465 on local variable 'i22' [34]  (1.59 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_inp1_load', kernel.cpp:485) on array 'max_inp1', kernel.cpp:449 [32]  (2.32 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln467', kernel.cpp:467) [29]  (1.81 ns)
	'call' operation ('call_ln485', kernel.cpp:485) to 'Linear_layer_ds0_Pipeline_l_j22' [33]  (5.07 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.36ns
The critical path consists of the following:
	'load' operation ('i23', kernel.cpp:490) on local variable 'i23' [41]  (0 ns)
	'add' operation ('add_ln490', kernel.cpp:490) [44]  (1.73 ns)
	'store' operation ('store_ln490', kernel.cpp:490) of variable 'add_ln490', kernel.cpp:490 on local variable 'i23' [56]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('max_W1_load', kernel.cpp:510) on array 'max_W1', kernel.cpp:453 [54]  (3.25 ns)

 <State 9>: 5.45ns
The critical path consists of the following:
	'call' operation ('call_ln510', kernel.cpp:510) to 'Linear_layer_ds0_Pipeline_l_j23' [55]  (5.45 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 5.78ns
The critical path consists of the following:
	'load' operation ('j26_load', kernel.cpp:536) on local variable 'j26' [74]  (0 ns)
	'icmp' operation ('icmp_ln536', kernel.cpp:536) [79]  (1.77 ns)
	'select' operation ('select_ln535', kernel.cpp:535) [80]  (0.687 ns)
	'add' operation ('add_ln536', kernel.cpp:536) [97]  (1.73 ns)
	'store' operation ('store_ln536', kernel.cpp:536) of variable 'add_ln536', kernel.cpp:536 on local variable 'j26' [100]  (1.59 ns)

 <State 13>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln538', kernel.cpp:538) [85]  (1.81 ns)
	'add' operation ('empty_429', kernel.cpp:538) [91]  (1.81 ns)
	'getelementptr' operation ('q_outp3_addr', kernel.cpp:538) [93]  (0 ns)
	'load' operation ('q_outp3_load', kernel.cpp:543) on array 'q_outp3', kernel.cpp:459 [95]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('q_outp3_load', kernel.cpp:543) on array 'q_outp3', kernel.cpp:459 [95]  (3.25 ns)

 <State 15>: 5.45ns
The critical path consists of the following:
	'call' operation ('call_ln543', kernel.cpp:543) to 'Linear_layer_ds0_Pipeline_l_S_k_4_k3' [96]  (5.45 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
