{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649613394087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649613394087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 23:26:33 2022 " "Processing started: Sun Apr 10 23:26:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649613394087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613394087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pd_project1 -c pd_project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pd_project1 -c pd_project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613394087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649613394540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649613394540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rr_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rr_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 rr_ex " "Found entity 1: rr_ex" {  } { { "v/rr_ex.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/rr_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/id_rr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/id_rr.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_rr " "Found entity 1: id_rr" {  } { { "v/id_rr.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/id_rr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file v/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "v/if_id.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/if_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_project1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pd_project1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pd_project1 " "Found entity 1: pd_project1" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16 " "Found entity 1: add16" {  } { { "v/add16.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file v/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "v/alu.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/alu_op_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/alu_op_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_op_ctrl " "Found entity 1: alu_op_ctrl" {  } { { "v/alu_op_ctrl.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/alu_op_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ctrl_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ctrl_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "v/ctrl_unit.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/ctrl_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/cz.v 1 1 " "Found 1 design units, including 1 entities, in source file v/cz.v" { { "Info" "ISGN_ENTITY_NAME" "1 cz " "Found entity 1: cz" {  } { { "v/cz.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/cz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file v/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "v/data_memory.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "v/instr_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux v/mux.v " "Entity \"mux\" obtained from \"v/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "v/mux.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "v/mux.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "v/mux3.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "v/mux16.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux16_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux16_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_4to1 " "Found entity 1: mux16_4to1" {  } { { "v/mux16_4to1.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux16_8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux16_8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_8to1 " "Found entity 1: mux16_8to1" {  } { { "v/mux16_8to1.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/mux16_8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/nop_reg_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/nop_reg_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nop_reg_wr " "Found entity 1: nop_reg_wr" {  } { { "v/nop_reg_wr.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/nop_reg_wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/nop_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/nop_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nop_wr " "Found entity 1: nop_wr" {  } { { "v/nop_wr.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/nop_wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "v/pc.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pc_inc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pc_inc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_inc " "Found entity 1: pc_inc" {  } { { "v/pc_inc.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/pc_inc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "v/reg_file.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sign_ext6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sign_ext6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext6 " "Found entity 1: sign_ext6" {  } { { "v/sign_ext6.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sign_ext6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sign_ext9.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sign_ext9.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext9 " "Found entity 1: sign_ext9" {  } { { "v/sign_ext9.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sign_ext9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "v/mem_wb.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/mem_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/exec_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/exec_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 exec_mem " "Found entity 1: exec_mem" {  } { { "v/exec_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/exec_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613402655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_15 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_15\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_14 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_14\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_13 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_13\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_12 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_12\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_11 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_11\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_10 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_10\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_9 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_9\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_8 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_8\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_7 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_7\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_6 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_6\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_5 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_5\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_4 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_4\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_3 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_3\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_2 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_2\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_1 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_1\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_0 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_0\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_15 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_15\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_14 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_14\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_13 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_13\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_12 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_12\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_11 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_11\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_10 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_10\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_9 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_9\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_8 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_8\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_7 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_7\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_6 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_6\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_5 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_5\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_4 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_4\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_3 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_3\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_2 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_2\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_1 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_1\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_0 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_0\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_15 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_15\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_14 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_14\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_13 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_13\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_12 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_12\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_11 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_11\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_10 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_10\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_9 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_9\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_8 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_8\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_7 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_7\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_6 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_6\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_5 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_5\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_4 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_4\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_3 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_3\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_2 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_2\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_1 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_1\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_0 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_0\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pd_project1 " "Elaborating entity \"pd_project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk if_id inst3 " "Port \"clk\" of type if_id and instance \"inst3\" is missing source signal" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 184 -2032 -1808 296 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cz cz:cz_reg " "Elaborating entity \"cz\" for hierarchy \"cz:cz_reg\"" {  } { { "pd_project1.bdf" "cz_reg" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 224 1480 1608 368 "cz_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "pd_project1.bdf" "alu" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 224 1176 1384 336 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 mux16:m5 " "Elaborating entity \"mux16\" for hierarchy \"mux16:m5\"" {  } { { "pd_project1.bdf" "m5" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 176 952 1112 288 "m5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rr_ex rr_ex:rr_ex_stg " "Elaborating entity \"rr_ex\" for hierarchy \"rr_ex:rr_ex_stg\"" {  } { { "pd_project1.bdf" "rr_ex_stg" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { -32 288 544 400 "rr_ex_stg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_rr id_rr:inst " "Elaborating entity \"id_rr\" for hierarchy \"id_rr:inst\"" {  } { { "pd_project1.bdf" "inst" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { -392 -1240 -984 40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:ctrl_block " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:ctrl_block\"" {  } { { "pd_project1.bdf" "ctrl_block" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { -376 -1576 -1360 -72 "ctrl_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instr_memory " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instr_memory\"" {  } { { "pd_project1.bdf" "instr_memory" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 256 -2368 -2168 336 "instr_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instr_mem.v(19) " "Net \"rom.data_a\" at instr_mem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "v/instr_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 "|pd_project1|instr_mem:instr_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instr_mem.v(19) " "Net \"rom.waddr_a\" at instr_mem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "v/instr_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 "|pd_project1|instr_mem:instr_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instr_mem.v(19) " "Net \"rom.we_a\" at instr_mem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "v/instr_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649613402733 "|pd_project1|instr_mem:instr_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:prog_counter " "Elaborating entity \"pc\" for hierarchy \"pc:prog_counter\"" {  } { { "pd_project1.bdf" "prog_counter" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 256 -2624 -2432 336 "prog_counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_8to1 mux16_8to1:m7 " "Elaborating entity \"mux16_8to1\" for hierarchy \"mux16_8to1:m7\"" {  } { { "pd_project1.bdf" "m7" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { -128 1632 1792 16 "m7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_inc pc_inc:pc_incrementer " "Elaborating entity \"pc_inc\" for hierarchy \"pc_inc:pc_incrementer\"" {  } { { "pd_project1.bdf" "pc_incrementer" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 160 -2368 -2168 240 "pc_incrementer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add16 add16:add1 " "Elaborating entity \"add16\" for hierarchy \"add16:add1\"" {  } { { "pd_project1.bdf" "add1" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { -128 1136 1304 -48 "add1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "pd_project1.bdf" "data_mem" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 224 2528 2808 336 "data_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.v(25) " "Verilog HDL assignment warning at data_memory.v(25): truncated value with size 32 to match size of target (16)" {  } { { "v/data_memory.v" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/data_memory.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649613402749 "|data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec_mem exec_mem:exec_mem_stg " "Elaborating entity \"exec_mem\" for hierarchy \"exec_mem:exec_mem_stg\"" {  } { { "pd_project1.bdf" "exec_mem_stg" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 152 2048 2360 328 "exec_mem_stg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll sll:barrel_shifter " "Elaborating entity \"sll\" for hierarchy \"sll:barrel_shifter\"" {  } { { "pd_project1.bdf" "barrel_shifter" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 288 928 1112 368 "barrel_shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux sll:barrel_shifter\|mux:m_3_15 " "Elaborating entity \"mux\" for hierarchy \"sll:barrel_shifter\|mux:m_3_15\"" {  } { { "v/sll.v" "m_3_15" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/sll.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id if_id:inst3 " "Elaborating entity \"if_id\" for hierarchy \"if_id:inst3\"" {  } { { "pd_project1.bdf" "inst3" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 184 -2032 -1808 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext6 sign_ext6:sgn_ext_imm6 " "Elaborating entity \"sign_ext6\" for hierarchy \"sign_ext6:sgn_ext_imm6\"" {  } { { "pd_project1.bdf" "sgn_ext_imm6" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 360 -808 -648 440 "sgn_ext_imm6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext9 sign_ext9:sgn_ext_imm9 " "Elaborating entity \"sign_ext9\" for hierarchy \"sign_ext9:sgn_ext_imm9\"" {  } { { "pd_project1.bdf" "sgn_ext_imm9" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 440 -808 -648 520 "sgn_ext_imm9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:m2 " "Elaborating entity \"mux3\" for hierarchy \"mux3:m2\"" {  } { { "pd_project1.bdf" "m2" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 224 -584 -432 368 "m2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:register_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:register_file\"" {  } { { "pd_project1.bdf" "register_file" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 176 -360 -104 320 "register_file" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nop_reg_wr nop_reg_wr:inst12 " "Elaborating entity \"nop_reg_wr\" for hierarchy \"nop_reg_wr:inst12\"" {  } { { "pd_project1.bdf" "inst12" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 328 -320 -144 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_op_ctrl alu_op_ctrl:alu_control_unit " "Elaborating entity \"alu_op_ctrl\" for hierarchy \"alu_op_ctrl:alu_control_unit\"" {  } { { "pd_project1.bdf" "alu_control_unit" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 368 1176 1384 512 "alu_control_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb mem_wb:mem_wb_stg " "Elaborating entity \"mem_wb\" for hierarchy \"mem_wb:mem_wb_stg\"" {  } { { "pd_project1.bdf" "mem_wb_stg" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 192 2968 3264 368 "mem_wb_stg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_4to1 mux16_4to1:m8 " "Elaborating entity \"mux16_4to1\" for hierarchy \"mux16_4to1:m8\"" {  } { { "pd_project1.bdf" "m8" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 192 3288 3448 336 "m8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nop_wr nop_wr:c_nop_wr " "Elaborating entity \"nop_wr\" for hierarchy \"nop_wr:c_nop_wr\"" {  } { { "pd_project1.bdf" "c_nop_wr" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 384 1544 1720 464 "c_nop_wr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613402780 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/Users/adity/Desktop/pd_project1_pipeline/db/pd_project1.ram0_reg_file_c5668544.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/Users/adity/Desktop/pd_project1_pipeline/db/pd_project1.ram0_reg_file_c5668544.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1649613403140 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:register_file\|reg_array_rtl_0 " "Inferred RAM node \"reg_file:register_file\|reg_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649613403140 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:register_file\|reg_array_rtl_1 " "Inferred RAM node \"reg_file:register_file\|reg_array_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649613403140 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:data_mem\|ram_rtl_0 " "Inferred RAM node \"data_memory:data_mem\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1649613403140 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instr_mem:instr_memory\|rom " "RAM logic \"instr_mem:instr_memory\|rom\" is uninferred due to inappropriate RAM size" {  } { { "v/instr_mem.v" "rom" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/v/instr_mem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1649613403140 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1649613403140 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:register_file\|reg_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:register_file\|reg_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7 " "Parameter NUMWORDS_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 7 " "Parameter NUMWORDS_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pd_project1.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/pd_project1.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:register_file\|reg_array_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:register_file\|reg_array_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7 " "Parameter NUMWORDS_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 7 " "Parameter NUMWORDS_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pd_project1.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/pd_project1.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:data_mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:data_mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pd_project1.ram0_data_memory_8ae84398.hdl.mif " "Parameter INIT_FILE set to db/pd_project1.ram0_data_memory_8ae84398.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1649613403218 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1649613403218 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649613403218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:register_file\|altsyncram:reg_array_rtl_0 " "Elaborated megafunction instantiation \"reg_file:register_file\|altsyncram:reg_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613403280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:register_file\|altsyncram:reg_array_rtl_0 " "Instantiated megafunction \"reg_file:register_file\|altsyncram:reg_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7 " "Parameter \"NUMWORDS_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 7 " "Parameter \"NUMWORDS_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pd_project1.ram0_reg_file_c5668544.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pd_project1.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403280 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649613403280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfn1 " "Found entity 1: altsyncram_gfn1" {  } { { "db/altsyncram_gfn1.tdf" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_gfn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613403327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613403327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613403374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pd_project1.ram0_data_memory_8ae84398.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pd_project1.ram0_data_memory_8ae84398.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649613403374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649613403374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2o1 " "Found entity 1: altsyncram_g2o1" {  } { { "db/altsyncram_g2o1.tdf" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_g2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649613403421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613403421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649613403561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[15\] GND " "Pin \"instr\[15\]\" is stuck at GND" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 560 -1496 -1320 576 "instr\[15..0\]" "" } { -360 -1624 -1561 -343 "instr\[15..12\]" "" } { -344 -1624 -1573 -327 "instr\[1..0\]" "" } { 168 -1624 -1336 185 "instr\[8..6\]" "" } { 376 -1624 -1312 393 "instr\[5..0\]" "" } { 456 -1624 -1304 473 "instr\[8..0\]" "" } { -24 -1624 -1240 -7 "instr\[1\]" "" } { -8 -1624 -1240 9 "instr\[0\]" "" } { 272 -1624 -1320 289 "instr\[5..3\]" "" } { 328 -2144 -1624 345 "instr\[15..0\]" "" } { 200 -1624 -1328 217 "instr\[11..9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649613403671 "|pd_project1|instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[13\] GND " "Pin \"instr\[13\]\" is stuck at GND" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 560 -1496 -1320 576 "instr\[15..0\]" "" } { -360 -1624 -1561 -343 "instr\[15..12\]" "" } { -344 -1624 -1573 -327 "instr\[1..0\]" "" } { 168 -1624 -1336 185 "instr\[8..6\]" "" } { 376 -1624 -1312 393 "instr\[5..0\]" "" } { 456 -1624 -1304 473 "instr\[8..0\]" "" } { -24 -1624 -1240 -7 "instr\[1\]" "" } { -8 -1624 -1240 9 "instr\[0\]" "" } { 272 -1624 -1320 289 "instr\[5..3\]" "" } { 328 -2144 -1624 345 "instr\[15..0\]" "" } { 200 -1624 -1328 217 "instr\[11..9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649613403671 "|pd_project1|instr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[11\] GND " "Pin \"instr\[11\]\" is stuck at GND" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 560 -1496 -1320 576 "instr\[15..0\]" "" } { -360 -1624 -1561 -343 "instr\[15..12\]" "" } { -344 -1624 -1573 -327 "instr\[1..0\]" "" } { 168 -1624 -1336 185 "instr\[8..6\]" "" } { 376 -1624 -1312 393 "instr\[5..0\]" "" } { 456 -1624 -1304 473 "instr\[8..0\]" "" } { -24 -1624 -1240 -7 "instr\[1\]" "" } { -8 -1624 -1240 9 "instr\[0\]" "" } { 272 -1624 -1320 289 "instr\[5..3\]" "" } { 328 -2144 -1624 345 "instr\[15..0\]" "" } { 200 -1624 -1328 217 "instr\[11..9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649613403671 "|pd_project1|instr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[8\] GND " "Pin \"instr\[8\]\" is stuck at GND" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 560 -1496 -1320 576 "instr\[15..0\]" "" } { -360 -1624 -1561 -343 "instr\[15..12\]" "" } { -344 -1624 -1573 -327 "instr\[1..0\]" "" } { 168 -1624 -1336 185 "instr\[8..6\]" "" } { 376 -1624 -1312 393 "instr\[5..0\]" "" } { 456 -1624 -1304 473 "instr\[8..0\]" "" } { -24 -1624 -1240 -7 "instr\[1\]" "" } { -8 -1624 -1240 9 "instr\[0\]" "" } { 272 -1624 -1320 289 "instr\[5..3\]" "" } { 328 -2144 -1624 345 "instr\[15..0\]" "" } { 200 -1624 -1328 217 "instr\[11..9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649613403671 "|pd_project1|instr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[5\] GND " "Pin \"instr\[5\]\" is stuck at GND" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 560 -1496 -1320 576 "instr\[15..0\]" "" } { -360 -1624 -1561 -343 "instr\[15..12\]" "" } { -344 -1624 -1573 -327 "instr\[1..0\]" "" } { 168 -1624 -1336 185 "instr\[8..6\]" "" } { 376 -1624 -1312 393 "instr\[5..0\]" "" } { 456 -1624 -1304 473 "instr\[8..0\]" "" } { -24 -1624 -1240 -7 "instr\[1\]" "" } { -8 -1624 -1240 9 "instr\[0\]" "" } { 272 -1624 -1320 289 "instr\[5..3\]" "" } { 328 -2144 -1624 345 "instr\[15..0\]" "" } { 200 -1624 -1328 217 "instr\[11..9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649613403671 "|pd_project1|instr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wr_addr\[2\] GND " "Pin \"reg_wr_addr\[2\]\" is stuck at GND" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 480 -328 -149 496 "reg_wr_addr\[2..0\]" "" } { 240 -408 -325 257 "reg_wr_addr\[2..0\]" "" } { 472 -392 -309 489 "reg_wr_addr\[2..0\]" "" } { 304 3264 3281 410 "reg_wr_addr\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649613403671 "|pd_project1|reg_wr_addr[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649613403671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649613403780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649613404030 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "reg_file:register_file\|altsyncram:reg_array_rtl_1\|altsyncram_gfn1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"reg_file:register_file\|altsyncram:reg_array_rtl_1\|altsyncram_gfn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gfn1.tdf" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_gfn1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 176 -360 -104 320 "register_file" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613404046 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "reg_file:register_file\|altsyncram:reg_array_rtl_0\|altsyncram_gfn1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"reg_file:register_file\|altsyncram:reg_array_rtl_0\|altsyncram_gfn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gfn1.tdf" "" { Text "C:/Users/adity/Desktop/pd_project1_pipeline/db/altsyncram_gfn1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1_pipeline/pd_project1.bdf" { { 176 -360 -104 320 "register_file" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613404046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649613404280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649613404280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "583 " "Implemented 583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649613404358 ""} { "Info" "ICUT_CUT_TM_OPINS" "165 " "Implemented 165 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649613404358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "369 " "Implemented 369 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649613404358 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649613404358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649613404358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649613404374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 23:26:44 2022 " "Processing ended: Sun Apr 10 23:26:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649613404374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649613404374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649613404374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649613404374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649613805275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649613805291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 23:33:25 2022 " "Processing started: Sun Apr 10 23:33:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649613805291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649613805291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp pd_project1 -c pd_project1 --netlist_type=sgate " "Command: quartus_npp pd_project1 -c pd_project1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649613805291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1649613805494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649613805588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 23:33:25 2022 " "Processing ended: Sun Apr 10 23:33:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649613805588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649613805588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649613805588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649613805588 ""}
