git clone --depth 1 --no-tags https://github.com/karthdjd/VERILOG-TEST.git f:/verilog_sva_gh_scraper/data/full_repos/606296692
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/605229070
git clone --depth 1 --no-tags https://github.com/Priyanshu5437/iiitb_pipo.git f:/verilog_sva_gh_scraper/data/full_repos/606158049
git clone --depth 1 --no-tags https://github.com/supercfx/1111111.git f:/verilog_sva_gh_scraper/data/full_repos/605849224
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Array_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/606870927
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/VERILOG-TEST.git f:/verilog_sva_gh_scraper/data/full_repos/607097718
git clone --depth 1 --no-tags https://github.com/LPT0317/Alarm-clock.git f:/verilog_sva_gh_scraper/data/full_repos/610545646
git clone --depth 1 --no-tags https://github.com/achakladar/vending_machine_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/610268385
git clone --depth 1 --no-tags https://github.com/patricab/oss-vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/610437756
git clone --depth 1 --no-tags https://github.com/cedarmax/ECEN_350_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/610369216
git clone --depth 1 --no-tags https://github.com/joonsss99/panic-test.git f:/verilog_sva_gh_scraper/data/full_repos/609532449
git clone --depth 1 --no-tags https://github.com/AntalDaniel-Rares/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/609848470
git clone --depth 1 --no-tags https://github.com/mwael2002/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/611811548
git clone --depth 1 --no-tags https://github.com/algofoogle/solo_squash.git f:/verilog_sva_gh_scraper/data/full_repos/611693003
git clone --depth 1 --no-tags https://github.com/Fran-cio/mipsDesign.git f:/verilog_sva_gh_scraper/data/full_repos/607797209
git clone --depth 1 --no-tags https://github.com/canoe4/IC-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/605648910
git clone --depth 1 --no-tags https://github.com/riya-deokar/EC413.git f:/verilog_sva_gh_scraper/data/full_repos/604784752
git clone --depth 1 --no-tags https://github.com/daviddeng8/CSM152A-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/604417626
git clone --depth 1 --no-tags https://github.com/orbitstabilizer/cmpe240.git f:/verilog_sva_gh_scraper/data/full_repos/605442824
git clone --depth 1 --no-tags https://github.com/mathai-rg/lr_n_bit_adder.git f:/verilog_sva_gh_scraper/data/full_repos/606469073
git clone --depth 1 --no-tags https://github.com/Niveath/CS2600-CS2610.git f:/verilog_sva_gh_scraper/data/full_repos/607135006
git clone --depth 1 --no-tags https://github.com/yeoni1234/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/610794532
git clone --depth 1 --no-tags https://github.com/SaifBattah/verilog-simple-cpu-design.git f:/verilog_sva_gh_scraper/data/full_repos/609852069
git clone --depth 1 --no-tags https://github.com/MEslamM/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/609889903
git clone --depth 1 --no-tags https://github.com/ha-zhuzhu/wujian100_basys3_base.git f:/verilog_sva_gh_scraper/data/full_repos/609794426
git clone --depth 1 --no-tags https://github.com/mani166598/Verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/609945919
git clone --depth 1 --no-tags https://github.com/Abcd1122112/Kien_truc_may_tinh.git f:/verilog_sva_gh_scraper/data/full_repos/609609947
git clone --depth 1 --no-tags https://github.com/Bacteriophage-03/Computer-Architecture-CS-F342.git f:/verilog_sva_gh_scraper/data/full_repos/609157377
git clone --depth 1 --no-tags https://github.com/Verilag/Project_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/610085113
git clone --depth 1 --no-tags https://github.com/ShankarSNP/testEfab.git f:/verilog_sva_gh_scraper/data/full_repos/609425079
git clone --depth 1 --no-tags https://github.com/sjpark1120/Experiments-on-Digital-Circuits-2022-2-.git f:/verilog_sva_gh_scraper/data/full_repos/606504740
git clone --depth 1 --no-tags https://github.com/SukanyaMore11/Automation-Synthesis_and_Implementation_in_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/606404417
git clone --depth 1 --no-tags https://github.com/Rider-zephyrzhang/HDMI-FHD-60Hz.git f:/verilog_sva_gh_scraper/data/full_repos/606360518
git clone --depth 1 --no-tags https://github.com/Vaibhav-Makkar/Round_Robin_Arbiter_Design_Verify.git f:/verilog_sva_gh_scraper/data/full_repos/605695397
git clone --depth 1 --no-tags https://github.com/peeeeggy/logic-design-experiment.git f:/verilog_sva_gh_scraper/data/full_repos/607561873
git clone --depth 1 --no-tags https://github.com/GVTK7/16_point-DFT.git f:/verilog_sva_gh_scraper/data/full_repos/607698210
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Sequence_Detector_Mealy_0011.git f:/verilog_sva_gh_scraper/data/full_repos/606878827
git clone --depth 1 --no-tags https://github.com/abeyene/eecs4612-proj2.git f:/verilog_sva_gh_scraper/data/full_repos/611943616
git clone --depth 1 --no-tags https://github.com/Paolaaaaaa/PRJ0_RegGENERAL_1.git f:/verilog_sva_gh_scraper/data/full_repos/611290536
git clone --depth 1 --no-tags https://github.com/JF-Tan/Xray3D.git f:/verilog_sva_gh_scraper/data/full_repos/611579050
git clone --depth 1 --no-tags https://github.com/Fran-cio/Modulo-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/607789652
git clone --depth 1 --no-tags https://github.com/anik187/FPGA_BASED_HEALTH_MONITORING_SYSTEM.git f:/verilog_sva_gh_scraper/data/full_repos/607986928
git clone --depth 1 --no-tags https://github.com/Binh20182382/matmul.git f:/verilog_sva_gh_scraper/data/full_repos/608039391
git clone --depth 1 --no-tags https://github.com/AndyWuu1/HW3.git f:/verilog_sva_gh_scraper/data/full_repos/608390287
git clone --depth 1 --no-tags https://github.com/EIDOSDATA/MAX_II_CPLD.git f:/verilog_sva_gh_scraper/data/full_repos/604399574
git clone --depth 1 --no-tags https://github.com/ajinwon1212/MIPS_MEMORY.git f:/verilog_sva_gh_scraper/data/full_repos/611602491
git clone --depth 1 --no-tags https://github.com/mamenicaSPA/test.git f:/verilog_sva_gh_scraper/data/full_repos/607588214
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/File_Operations.git f:/verilog_sva_gh_scraper/data/full_repos/611595277
git clone --depth 1 --no-tags https://github.com/REevee0/VerilogPWM.git f:/verilog_sva_gh_scraper/data/full_repos/610441362
git clone --depth 1 --no-tags https://github.com/douglasojesus/bars-code-identifier.git f:/verilog_sva_gh_scraper/data/full_repos/611313637
git clone --depth 1 --no-tags https://github.com/Omkar-vichare/4-bit-Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/611883253
git clone --depth 1 --no-tags https://github.com/Voidcharacter/Bidirectional-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/610092908
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/cloud_stuff.git f:/verilog_sva_gh_scraper/data/full_repos/609439047
git clone --depth 1 --no-tags https://github.com/rynertan/16bitalu.git f:/verilog_sva_gh_scraper/data/full_repos/610107000
git clone --depth 1 --no-tags https://github.com/Hadlay-Zhang/SnakeGame.git f:/verilog_sva_gh_scraper/data/full_repos/609972835
git clone --depth 1 --no-tags https://github.com/nibitoff/Functional-circuitry.git f:/verilog_sva_gh_scraper/data/full_repos/606892347
git clone --depth 1 --no-tags https://github.com/chlee911/verilog_learning.git f:/verilog_sva_gh_scraper/data/full_repos/607733964
git clone --depth 1 --no-tags https://github.com/aanurag24/PLATE_LISCENCE_DETECTOR.git f:/verilog_sva_gh_scraper/data/full_repos/608176157
git clone --depth 1 --no-tags https://github.com/selhatinenc/verilog_hacettepe.git f:/verilog_sva_gh_scraper/data/full_repos/607529680
git clone --depth 1 --no-tags https://github.com/Krishnachaitanya-422/1-x-3-Router-rtl-design.git f:/verilog_sva_gh_scraper/data/full_repos/607024474
git clone --depth 1 --no-tags https://github.com/yams-yams/cs4341-part2.git f:/verilog_sva_gh_scraper/data/full_repos/606990343
git clone --depth 1 --no-tags https://github.com/Ashrockzzz2003/VeriLog_MIPS_Amrita.git f:/verilog_sva_gh_scraper/data/full_repos/605653266
git clone --depth 1 --no-tags https://github.com/Perumaltuty/Verilog_Test.git f:/verilog_sva_gh_scraper/data/full_repos/606294214
git clone --depth 1 --no-tags https://github.com/linh97abc/xilinx_ipcore.git f:/verilog_sva_gh_scraper/data/full_repos/606373476
git clone --depth 1 --no-tags https://github.com/juancamilobonet2/digitales_LM04.git f:/verilog_sva_gh_scraper/data/full_repos/610909895
git clone --depth 1 --no-tags https://github.com/StoeanAndrei/base2_to_base3.git f:/verilog_sva_gh_scraper/data/full_repos/610936861
git clone --depth 1 --no-tags https://github.com/boraoztekesin/combinational-circuits-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/610874631
git clone --depth 1 --no-tags https://github.com/X-matly/Digital-Logic-and-Computer-Composition-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/611540096
git clone --depth 1 --no-tags https://github.com/erquezada/Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/609674371
git clone --depth 1 --no-tags https://github.com/Miggie101/intro-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/609361293
git clone --depth 1 --no-tags https://github.com/mahmoudBM3/RISC-V-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/610432078
git clone --depth 1 --no-tags https://github.com/LudwigChen1997/1-2-HexTo7Segment.git f:/verilog_sva_gh_scraper/data/full_repos/609839274
git clone --depth 1 --no-tags https://github.com/ThomasPDye/scaling-potato.git f:/verilog_sva_gh_scraper/data/full_repos/610261958
git clone --depth 1 --no-tags https://github.com/decsnow/B38DF.git f:/verilog_sva_gh_scraper/data/full_repos/610192721
git clone --depth 1 --no-tags https://github.com/jinjindd/Synchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/610292303
git clone --depth 1 --no-tags https://github.com/CZunal/elevator_control_module.git f:/verilog_sva_gh_scraper/data/full_repos/609787846
git clone --depth 1 --no-tags https://github.com/BuiKhoa140/1D_Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/604574574
git clone --depth 1 --no-tags https://github.com/hanklong99/ECE260B_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/605425462
git clone --depth 1 --no-tags https://github.com/ghota97/rram_crossbar_controller.git f:/verilog_sva_gh_scraper/data/full_repos/608028855
git clone --depth 1 --no-tags https://github.com/hataehyeok/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/610909333
git clone --depth 1 --no-tags https://github.com/AidenPetersen/ReRAM_Crossbar.git f:/verilog_sva_gh_scraper/data/full_repos/606067352
git clone --depth 1 --no-tags https://github.com/kneerudi/ECE571-Fall-2022-fnlproj-niko-kathy-aalap.git f:/verilog_sva_gh_scraper/data/full_repos/606604766
git clone --depth 1 --no-tags https://github.com/Jadit19/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/604465262
git clone --depth 1 --no-tags https://github.com/MRVNC94666/DIC2023.git f:/verilog_sva_gh_scraper/data/full_repos/604578980
git clone --depth 1 --no-tags https://github.com/ulasdnz/CSE3038-Computer-Organization-Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/604802483
git clone --depth 1 --no-tags https://github.com/drew-griffin/PID_motor_controller.git f:/verilog_sva_gh_scraper/data/full_repos/604958549
git clone --depth 1 --no-tags https://github.com/1-Wei/Image_Display.git f:/verilog_sva_gh_scraper/data/full_repos/607176706
git clone --depth 1 --no-tags https://github.com/Flora77/cnn_fpga_3-3-3kernel.git f:/verilog_sva_gh_scraper/data/full_repos/607147833
git clone --depth 1 --no-tags https://github.com/adithya16pillai/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/606996101
git clone --depth 1 --no-tags https://github.com/heyshouzi/ic.git f:/verilog_sva_gh_scraper/data/full_repos/607057366
git clone --depth 1 --no-tags https://github.com/linuspauling1/Digital-Logic-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/607063142
git clone --depth 1 --no-tags https://github.com/russtintolentino24/Advanced-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/607073358
git clone --depth 1 --no-tags https://github.com/rolandking/pocket-example-basicassets.git f:/verilog_sva_gh_scraper/data/full_repos/606677037
git clone --depth 1 --no-tags https://github.com/thanavignesh/verilog_test_programs.git f:/verilog_sva_gh_scraper/data/full_repos/606991014
git clone --depth 1 --no-tags https://github.com/samhertzfeldt/552-final-code.git f:/verilog_sva_gh_scraper/data/full_repos/609386353
git clone --depth 1 --no-tags https://github.com/shra114/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/609434763
git clone --depth 1 --no-tags https://github.com/SaifBattah/2-digit_BCD_adder.git f:/verilog_sva_gh_scraper/data/full_repos/609858923
git clone --depth 1 --no-tags https://github.com/saitama0300/cs755-project.git f:/verilog_sva_gh_scraper/data/full_repos/606339444
git clone --depth 1 --no-tags https://github.com/sirinL/sha3_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/608977382
git clone --depth 1 --no-tags https://github.com/Sped0n/dds_njust.git f:/verilog_sva_gh_scraper/data/full_repos/610050345
