Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep  3 12:25:19 2024
| Host         : honer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_logic_timing_summary_routed.rpt -pb system_logic_timing_summary_routed.pb -rpx system_logic_timing_summary_routed.rpx -warn_on_violation
| Design       : system_logic
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    39          
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (8)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: u_ERZP/KOUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_ERZP1/KOUT_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_ERZP2/KOUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.061        0.000                      0                  494        0.159        0.000                      0                  494        9.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.061        0.000                      0                  494        0.159        0.000                      0                  494        9.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.441ns  (logic 0.804ns (23.369%)  route 2.637ns (76.631%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 24.364 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.747    18.070    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y80         FDRE                                         r  u_timer/cnt_1ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.258    24.364    u_timer/clk_IBUF_BUFG
    SLICE_X70Y80         FDRE                                         r  u_timer/cnt_1ms_reg[10]/C
                         clock pessimism              0.225    24.590    
                         clock uncertainty           -0.035    24.554    
    SLICE_X70Y80         FDRE (Setup_fdre_C_R)       -0.423    24.131    u_timer/cnt_1ms_reg[10]
  -------------------------------------------------------------------
                         required time                         24.131    
                         arrival time                         -18.070    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.441ns  (logic 0.804ns (23.369%)  route 2.637ns (76.631%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 24.364 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.747    18.070    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y80         FDRE                                         r  u_timer/cnt_1ms_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.258    24.364    u_timer/clk_IBUF_BUFG
    SLICE_X70Y80         FDRE                                         r  u_timer/cnt_1ms_reg[11]/C
                         clock pessimism              0.225    24.590    
                         clock uncertainty           -0.035    24.554    
    SLICE_X70Y80         FDRE (Setup_fdre_C_R)       -0.423    24.131    u_timer/cnt_1ms_reg[11]
  -------------------------------------------------------------------
                         required time                         24.131    
                         arrival time                         -18.070    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.410ns  (logic 0.804ns (23.578%)  route 2.606ns (76.422%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 24.370 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.716    18.040    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.264    24.370    u_timer/clk_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[25]/C
                         clock pessimism              0.225    24.596    
                         clock uncertainty           -0.035    24.560    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.423    24.137    u_timer/cnt_1ms_reg[25]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.410ns  (logic 0.804ns (23.578%)  route 2.606ns (76.422%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 24.370 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.716    18.040    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.264    24.370    u_timer/clk_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[26]/C
                         clock pessimism              0.225    24.596    
                         clock uncertainty           -0.035    24.560    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.423    24.137    u_timer/cnt_1ms_reg[26]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.410ns  (logic 0.804ns (23.578%)  route 2.606ns (76.422%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 24.370 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.716    18.040    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.264    24.370    u_timer/clk_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[27]/C
                         clock pessimism              0.225    24.596    
                         clock uncertainty           -0.035    24.560    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.423    24.137    u_timer/cnt_1ms_reg[27]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.410ns  (logic 0.804ns (23.578%)  route 2.606ns (76.422%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 24.370 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.716    18.040    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.264    24.370    u_timer/clk_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[28]/C
                         clock pessimism              0.225    24.596    
                         clock uncertainty           -0.035    24.560    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.423    24.137    u_timer/cnt_1ms_reg[28]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -18.040    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.378ns  (logic 0.804ns (23.798%)  route 2.574ns (76.201%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 24.366 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.684    18.008    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y82         FDRE                                         r  u_timer/cnt_1ms_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.260    24.366    u_timer/clk_IBUF_BUFG
    SLICE_X70Y82         FDRE                                         r  u_timer/cnt_1ms_reg[7]/C
                         clock pessimism              0.225    24.592    
                         clock uncertainty           -0.035    24.556    
    SLICE_X70Y82         FDRE (Setup_fdre_C_R)       -0.423    24.133    u_timer/cnt_1ms_reg[7]
  -------------------------------------------------------------------
                         required time                         24.133    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.378ns  (logic 0.804ns (23.798%)  route 2.574ns (76.201%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 24.366 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.684    18.008    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y82         FDRE                                         r  u_timer/cnt_1ms_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.260    24.366    u_timer/clk_IBUF_BUFG
    SLICE_X70Y82         FDRE                                         r  u_timer/cnt_1ms_reg[8]/C
                         clock pessimism              0.225    24.592    
                         clock uncertainty           -0.035    24.556    
    SLICE_X70Y82         FDRE (Setup_fdre_C_R)       -0.423    24.133    u_timer/cnt_1ms_reg[8]
  -------------------------------------------------------------------
                         required time                         24.133    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.466ns  (logic 0.804ns (23.199%)  route 2.662ns (76.801%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.772    18.095    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X72Y83         FDRE                                         r  u_timer/cnt_1ms_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.330    24.436    u_timer/clk_IBUF_BUFG
    SLICE_X72Y83         FDRE                                         r  u_timer/cnt_1ms_reg[12]/C
                         clock pessimism              0.225    24.662    
                         clock uncertainty           -0.035    24.626    
    SLICE_X72Y83         FDRE (Setup_fdre_C_R)       -0.352    24.274    u_timer/cnt_1ms_reg[12]
  -------------------------------------------------------------------
                         required time                         24.274    
                         arrival time                         -18.095    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1ms_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.387ns  (logic 0.804ns (23.737%)  route 2.583ns (76.263%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.630ns = ( 14.630 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364    14.630    u_timer/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  u_timer/lastone_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.384    15.014 r  u_timer/lastone_reg[3]/Q
                         net (fo=1, routed)           0.345    15.359    u_timer/lastone[3]
    SLICE_X59Y83         LUT4 (Prop_lut4_I2_O)        0.105    15.464 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313    15.777    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.882 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675    16.557    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105    16.662 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556    17.219    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105    17.324 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.693    18.017    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X68Y81         FDRE                                         r  u_timer/cnt_1ms_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.259    24.365    u_timer/clk_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  u_timer/cnt_1ms_reg[0]/C
                         clock pessimism              0.225    24.591    
                         clock uncertainty           -0.035    24.555    
    SLICE_X68Y81         FDRE (Setup_fdre_C_R)       -0.352    24.203    u_timer/cnt_1ms_reg[0]
  -------------------------------------------------------------------
                         required time                         24.203    
                         arrival time                         -18.017    
  -------------------------------------------------------------------
                         slack                                  6.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.557     1.535    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  next_state_reg[0]/Q
                         net (fo=1, routed)           0.055     1.754    next_state_reg_n_0_[0]
    SLICE_X66Y79         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X66Y79         FDRE (Hold_fdre_C_D)         0.060     1.595    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_timer/finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.555%)  route 0.111ns (37.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.557     1.535    u_timer/clk_IBUF_BUFG
    SLICE_X67Y79         FDRE                                         r  u_timer/finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  u_timer/finished_reg/Q
                         net (fo=3, routed)           0.111     1.787    u_timer/finished
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.832 r  u_timer/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_timer_n_1
    SLICE_X66Y79         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X66Y79         FDRE (Hold_fdre_C_D)         0.121     1.669    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.557     1.535    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  next_state_reg[1]/Q
                         net (fo=1, routed)           0.055     1.754    next_state_reg_n_0_[1]
    SLICE_X66Y79         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X66Y79         FDRE (Hold_fdre_C_D)         0.053     1.588    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ERZP/KL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP/KL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.349%)  route 0.129ns (40.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.562     1.540    u_ERZP/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  u_ERZP/KL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  u_ERZP/KL_reg[0]/Q
                         net (fo=8, routed)           0.129     1.810    u_ERZP/KL_reg[0]
    SLICE_X58Y89         LUT5 (Prop_lut5_I1_O)        0.048     1.858 r  u_ERZP/KL[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    u_ERZP/p_0_in[4]
    SLICE_X58Y89         FDRE                                         r  u_ERZP/KL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.833     2.057    u_ERZP/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_ERZP/KL_reg[4]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.131     1.684    u_ERZP/KL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ERZP1/KL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.349%)  route 0.129ns (40.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.537    u_ERZP1/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  u_ERZP1/KL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  u_ERZP1/KL_reg[0]/Q
                         net (fo=8, routed)           0.129     1.807    u_ERZP1/KL_reg[0]
    SLICE_X56Y84         LUT5 (Prop_lut5_I1_O)        0.048     1.855 r  u_ERZP1/KL[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    u_ERZP1/p_0_in__2[4]
    SLICE_X56Y84         FDRE                                         r  u_ERZP1/KL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    u_ERZP1/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  u_ERZP1/KL_reg[4]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.131     1.681    u_ERZP1/KL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_ERZP/KL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP/KL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.963%)  route 0.129ns (41.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.562     1.540    u_ERZP/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  u_ERZP/KL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  u_ERZP/KL_reg[0]/Q
                         net (fo=8, routed)           0.129     1.810    u_ERZP/KL_reg[0]
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  u_ERZP/KL[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u_ERZP/p_0_in[3]
    SLICE_X58Y89         FDRE                                         r  u_ERZP/KL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.833     2.057    u_ERZP/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_ERZP/KL_reg[3]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.120     1.673    u_ERZP/KL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_ERZP1/KL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.963%)  route 0.129ns (41.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.537    u_ERZP1/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  u_ERZP1/KL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  u_ERZP1/KL_reg[0]/Q
                         net (fo=8, routed)           0.129     1.807    u_ERZP1/KL_reg[0]
    SLICE_X56Y84         LUT4 (Prop_lut4_I1_O)        0.045     1.852 r  u_ERZP1/KL[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    u_ERZP1/p_0_in__2[3]
    SLICE_X56Y84         FDRE                                         r  u_ERZP1/KL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    u_ERZP1/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  u_ERZP1/KL_reg[3]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.120     1.670    u_ERZP1/KL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ERZP/KL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP/KL_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.224%)  route 0.133ns (41.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.562     1.540    u_ERZP/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  u_ERZP/KL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  u_ERZP/KL_reg[0]/Q
                         net (fo=8, routed)           0.133     1.814    u_ERZP/KL_reg[0]
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  u_ERZP/KL[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    u_ERZP/p_0_in[5]
    SLICE_X58Y89         FDRE                                         r  u_ERZP/KL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.833     2.057    u_ERZP/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_ERZP/KL_reg[5]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.121     1.674    u_ERZP/KL_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_ERZP1/KL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KL_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.224%)  route 0.133ns (41.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.537    u_ERZP1/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  u_ERZP1/KL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  u_ERZP1/KL_reg[0]/Q
                         net (fo=8, routed)           0.133     1.811    u_ERZP1/KL_reg[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  u_ERZP1/KL[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    u_ERZP1/p_0_in__2[5]
    SLICE_X56Y84         FDRE                                         r  u_ERZP1/KL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    u_ERZP1/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  u_ERZP1/KL_reg[5]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.121     1.671    u_ERZP1/KL_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ERZP1/KH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.845%)  route 0.090ns (30.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.563     1.541    u_ERZP1/clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  u_ERZP1/KH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  u_ERZP1/KH_reg[0]/Q
                         net (fo=7, routed)           0.090     1.795    u_ERZP1/KH_reg_n_0_[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.840 r  u_ERZP1/KH[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    u_ERZP1/p_0_in__3[5]
    SLICE_X59Y90         FDRE                                         r  u_ERZP1/KH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.834     2.058    u_ERZP1/clk_IBUF_BUFG
    SLICE_X59Y90         FDRE                                         r  u_ERZP1/KH_reg[5]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.092     1.646    u_ERZP1/KH_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X66Y79   next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X66Y79   next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X66Y79   state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X66Y79   state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X62Y76   pswd_reg/cnt_1ms_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y78   pswd_reg/cnt_1ms_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y78   pswd_reg/cnt_1ms_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y78   pswd_reg/cnt_1ms_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y79   pswd_reg/cnt_1ms_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y76   pswd_reg/cnt_1ms_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y76   pswd_reg/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X66Y79   state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y76   pswd_reg/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X62Y76   pswd_reg/cnt_1ms_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 1.651ns (27.620%)  route 4.325ns (72.380%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.105     4.701 r  pswd_reg/new_pswd[11]_i_3/O
                         net (fo=9, routed)           0.715     5.416    pswd_reg/new_pswd[11]_i_3_n_0
    SLICE_X59Y81         LUT3 (Prop_lut3_I1_O)        0.128     5.544 r  pswd_reg/new_pswd[11]_i_2/O
                         net (fo=1, routed)           0.432     5.976    pswd_reg/new_pswd[11]_i_2_n_0
    SLICE_X59Y81         FDRE                                         r  pswd_reg/new_pswd_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 1.533ns (26.453%)  route 4.261ns (73.547%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.115     4.711 r  pswd_reg/q[15]_i_1/O
                         net (fo=16, routed)          1.082     5.793    pswd_reg/q[15]_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  pswd_reg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 1.533ns (26.453%)  route 4.261ns (73.547%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.115     4.711 r  pswd_reg/q[15]_i_1/O
                         net (fo=16, routed)          1.082     5.793    pswd_reg/q[15]_i_1_n_0
    SLICE_X64Y79         FDRE                                         r  pswd_reg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 1.628ns (28.101%)  route 4.164ns (71.899%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.105     4.701 r  pswd_reg/new_pswd[11]_i_3/O
                         net (fo=9, routed)           0.466     5.167    pswd_reg/new_pswd[11]_i_3_n_0
    SLICE_X59Y81         LUT3 (Prop_lut3_I1_O)        0.105     5.272 r  pswd_reg/new_pswd[9]_i_1/O
                         net (fo=1, routed)           0.520     5.792    pswd_reg/new_pswd[9]_i_1_n_0
    SLICE_X59Y81         FDRE                                         r  pswd_reg/new_pswd_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 1.533ns (26.955%)  route 4.153ns (73.045%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.115     4.711 r  pswd_reg/q[15]_i_1/O
                         net (fo=16, routed)          0.974     5.686    pswd_reg/q[15]_i_1_n_0
    SLICE_X64Y80         FDRE                                         r  pswd_reg/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 1.533ns (26.955%)  route 4.153ns (73.045%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.115     4.711 r  pswd_reg/q[15]_i_1/O
                         net (fo=16, routed)          0.974     5.686    pswd_reg/q[15]_i_1_n_0
    SLICE_X64Y80         FDRE                                         r  pswd_reg/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 1.533ns (26.955%)  route 4.153ns (73.045%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.115     4.711 r  pswd_reg/q[15]_i_1/O
                         net (fo=16, routed)          0.974     5.686    pswd_reg/q[15]_i_1_n_0
    SLICE_X64Y80         FDRE                                         r  pswd_reg/q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.559ns  (logic 1.533ns (27.567%)  route 4.027ns (72.433%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.115     4.711 r  pswd_reg/q[15]_i_1/O
                         net (fo=16, routed)          0.848     5.559    pswd_reg/q[15]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  pswd_reg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.559ns  (logic 1.533ns (27.567%)  route 4.027ns (72.433%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.115     4.711 r  pswd_reg/q[15]_i_1/O
                         net (fo=16, routed)          0.848     5.559    pswd_reg/q[15]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  pswd_reg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.559ns  (logic 1.533ns (27.567%)  route 4.027ns (72.433%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  switches_IBUF[1]_inst/O
                         net (fo=10, routed)          3.179     4.596    pswd_reg/switches_IBUF[1]
    SLICE_X59Y78         LUT5 (Prop_lut5_I0_O)        0.115     4.711 r  pswd_reg/q[15]_i_1/O
                         net (fo=16, routed)          0.848     5.559    pswd_reg/q[15]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  pswd_reg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pswd_reg/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.167ns (65.263%)  route 0.089ns (34.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  pswd_reg/q_reg[5]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/q_reg[5]/Q
                         net (fo=10, routed)          0.089     0.256    pswd_reg/q_reg_n_0_[5]
    SLICE_X62Y79         FDRE                                         r  pswd_reg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/new_pswd_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.146ns (51.171%)  route 0.139ns (48.829%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE                         0.000     0.000 r  pswd_reg/new_pswd_reg[11]/C
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pswd_reg/new_pswd_reg[11]/Q
                         net (fo=11, routed)          0.139     0.285    pswd_reg/p_0_in__0[7]
    SLICE_X59Y80         FDRE                                         r  pswd_reg/new_pswd_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.167ns (55.911%)  route 0.132ns (44.089%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  pswd_reg/q_reg[6]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/q_reg[6]/Q
                         net (fo=10, routed)          0.132     0.299    pswd_reg/q_reg_n_0_[6]
    SLICE_X62Y80         FDRE                                         r  pswd_reg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.167ns (54.777%)  route 0.138ns (45.223%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  pswd_reg/q_reg[2]/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/q_reg[2]/Q
                         net (fo=10, routed)          0.138     0.305    pswd_reg/q_reg_n_0_[2]
    SLICE_X62Y79         FDRE                                         r  pswd_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/new_pswd_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.212ns (68.843%)  route 0.096ns (31.157%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE                         0.000     0.000 r  pswd_reg/new_pswd_reg[6]/C
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/new_pswd_reg[6]/Q
                         net (fo=11, routed)          0.096     0.263    pswd_reg/p_0_in__0[2]
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.308 r  pswd_reg/new_pswd[10]_i_1/O
                         net (fo=1, routed)           0.000     0.308    pswd_reg/new_pswd[10]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  pswd_reg/new_pswd_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.167ns (49.664%)  route 0.169ns (50.336%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  pswd_reg/q_reg[8]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/q_reg[8]/Q
                         net (fo=10, routed)          0.169     0.336    pswd_reg/q_reg_n_0_[8]
    SLICE_X64Y80         FDRE                                         r  pswd_reg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/new_pswd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.249ns (71.045%)  route 0.101ns (28.955%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE                         0.000     0.000 r  pswd_reg/new_pswd_reg[7]/C
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  pswd_reg/new_pswd_reg[7]/Q
                         net (fo=11, routed)          0.101     0.252    pswd_reg/p_0_in__0[3]
    SLICE_X58Y79         LUT5 (Prop_lut5_I0_O)        0.098     0.350 r  pswd_reg/new_pswd[3]_i_1/O
                         net (fo=1, routed)           0.000     0.350    pswd_reg/new_pswd[3]_i_1_n_0
    SLICE_X58Y79         FDRE                                         r  pswd_reg/new_pswd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/new_pswd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.212ns (58.044%)  route 0.153ns (41.956%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE                         0.000     0.000 r  pswd_reg/new_pswd_reg[6]/C
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/new_pswd_reg[6]/Q
                         net (fo=11, routed)          0.153     0.320    pswd_reg/p_0_in__0[2]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.045     0.365 r  pswd_reg/new_pswd[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    pswd_reg/new_pswd[2]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  pswd_reg/new_pswd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/new_pswd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.212ns (57.344%)  route 0.158ns (42.656%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE                         0.000     0.000 r  pswd_reg/new_pswd_reg[4]/C
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/new_pswd_reg[4]/Q
                         net (fo=11, routed)          0.158     0.325    pswd_reg/p_0_in__0[0]
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.370 r  pswd_reg/new_pswd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    pswd_reg/new_pswd[0]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  pswd_reg/new_pswd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/new_pswd_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.213ns (57.459%)  route 0.158ns (42.541%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE                         0.000     0.000 r  pswd_reg/new_pswd_reg[4]/C
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/new_pswd_reg[4]/Q
                         net (fo=11, routed)          0.158     0.325    pswd_reg/p_0_in__0[0]
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.046     0.371 r  pswd_reg/new_pswd[8]_i_1/O
                         net (fo=1, routed)           0.000     0.371    pswd_reg/new_pswd[8]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  pswd_reg/new_pswd_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 4.109ns (53.840%)  route 3.523ns (46.160%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364     4.630    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.398     5.028 r  state_reg[1]/Q
                         net (fo=12, routed)          1.393     6.421    LEDs_OBUF[2]
    SLICE_X68Y65         LUT2 (Prop_lut2_I1_O)        0.245     6.666 r  LEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.130     8.796    LEDs_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.466    12.262 r  LEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.262    LEDs[1]
    V7                                                                r  LEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 3.963ns (53.027%)  route 3.510ns (46.973%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364     4.630    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.398     5.028 r  state_reg[1]/Q
                         net (fo=12, routed)          1.393     6.421    LEDs_OBUF[2]
    SLICE_X68Y65         LUT2 (Prop_lut2_I0_O)        0.235     6.656 r  LEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.117     8.773    LEDs_OBUF[3]
    AB7                  OBUF (Prop_obuf_I_O)         3.330    12.102 r  LEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.102    LEDs[3]
    AB7                                                               r  LEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 3.703ns (54.359%)  route 3.109ns (45.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.362     4.628    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  pswd_reg/tubesreg_reg[2]/Q
                         net (fo=1, routed)           3.109     8.115    tubes_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    11.439 r  tubes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.439    tubes[2]
    U18                                                               r  tubes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 3.664ns (53.822%)  route 3.143ns (46.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.363     4.629    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.379     5.008 r  pswd_reg/tubesreg_reg[5]/Q
                         net (fo=1, routed)           3.143     8.151    tubes_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.285    11.436 r  tubes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.436    tubes[5]
    R18                                                               r  tubes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 3.673ns (54.063%)  route 3.121ns (45.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.362     4.628    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     5.007 r  pswd_reg/tubesreg_reg[3]/Q
                         net (fo=1, routed)           3.121     8.127    tubes_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.294    11.421 r  tubes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.421    tubes[3]
    P14                                                               r  tubes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 3.668ns (54.045%)  route 3.119ns (45.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.363     4.629    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.379     5.008 r  pswd_reg/tubesreg_reg[4]/Q
                         net (fo=1, routed)           3.119     8.126    tubes_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289    11.415 r  tubes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.415    tubes[4]
    R14                                                               r  tubes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.761ns  (logic 3.720ns (55.022%)  route 3.041ns (44.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364     4.630    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y83         FDSE                                         r  pswd_reg/sel_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDSE (Prop_fdse_C_Q)         0.379     5.009 r  pswd_reg/sel_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.041     8.049    lopt_6
    V18                  OBUF (Prop_obuf_I_O)         3.341    11.390 r  sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.390    sel[6]
    V18                                                               r  sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 3.782ns (56.153%)  route 2.953ns (43.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364     4.630    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y83         FDSE                                         r  pswd_reg/sel_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.433     5.063 r  pswd_reg/sel_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.953     8.016    lopt_3
    AB20                 OBUF (Prop_obuf_I_O)         3.349    11.365 r  sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.365    sel[3]
    AB20                                                              r  sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 3.785ns (56.222%)  route 2.947ns (43.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.364     4.630    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y83         FDSE                                         r  pswd_reg/sel_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.433     5.063 r  pswd_reg/sel_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.947     8.009    lopt_4
    AA19                 OBUF (Prop_obuf_I_O)         3.352    11.361 r  sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.361    sel[4]
    AA19                                                              r  sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.723ns  (logic 3.768ns (56.045%)  route 2.955ns (43.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.363     4.629    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y82         FDSE                                         r  pswd_reg/sel_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDSE (Prop_fdse_C_Q)         0.433     5.062 r  pswd_reg/sel_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.955     8.017    lopt_2
    V17                  OBUF (Prop_obuf_I_O)         3.335    11.351 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.351    sel[2]
    V17                                                               r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.441ns (59.754%)  route 0.970ns (40.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.557     1.535    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  pswd_reg/tubesreg_reg[0]/Q
                         net (fo=1, routed)           0.970     2.646    tubes_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         1.300     3.946 r  tubes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.946    tubes[0]
    AB18                                                              r  tubes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.452ns (60.174%)  route 0.961ns (39.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.537    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y83         FDSE                                         r  pswd_reg/sel_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  pswd_reg/sel_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.961     2.662    lopt_5
    V19                  OBUF (Prop_obuf_I_O)         1.288     3.949 r  sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.949    sel[5]
    V19                                                               r  sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.459ns (59.716%)  route 0.984ns (40.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.557     1.535    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  state_reg[1]/Q
                         net (fo=12, routed)          0.984     2.667    LEDs_OBUF[2]
    W7                   OBUF (Prop_obuf_I_O)         1.311     3.978 r  LEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.978    LEDs[2]
    W7                                                                r  LEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.455ns (58.980%)  route 1.012ns (41.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.536    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y82         FDSE                                         r  pswd_reg/sel_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDSE (Prop_fdse_C_Q)         0.164     1.700 r  pswd_reg/sel_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.012     2.712    lopt_1
    W17                  OBUF (Prop_obuf_I_O)         1.291     4.002 r  sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.002    sel[1]
    W17                                                               r  sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.382ns (55.726%)  route 1.098ns (44.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.536    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDSE                                         r  pswd_reg/tubesreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  pswd_reg/tubesreg_reg[6]/Q
                         net (fo=1, routed)           1.098     2.774    tubes_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         1.241     4.015 r  tubes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.015    tubes[6]
    T18                                                               r  tubes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.425ns (57.416%)  route 1.057ns (42.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.557     1.535    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  pswd_reg/tubesreg_reg[1]/Q
                         net (fo=1, routed)           1.057     2.733    tubes_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.284     4.017 r  tubes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.017    tubes[1]
    U17                                                               r  tubes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.465ns (58.079%)  route 1.057ns (41.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.537    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  pswd_reg/sel_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  pswd_reg/sel_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.057     2.758    lopt
    AA18                 OBUF (Prop_obuf_I_O)         1.301     4.059 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.059    sel[0]
    AA18                                                              r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.468ns (55.334%)  route 1.185ns (44.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.536    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y82         FDSE                                         r  pswd_reg/sel_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDSE (Prop_fdse_C_Q)         0.164     1.700 r  pswd_reg/sel_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.185     2.885    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         1.304     4.189 r  sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.189    sel[7]
    Y19                                                               r  sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.470ns (55.060%)  route 1.200ns (44.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.537    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y83         FDSE                                         r  pswd_reg/sel_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDSE (Prop_fdse_C_Q)         0.164     1.701 r  pswd_reg/sel_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.200     2.901    lopt_4
    AA19                 OBUF (Prop_obuf_I_O)         1.306     4.207 r  sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.207    sel[4]
    AA19                                                              r  sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.453ns (54.326%)  route 1.222ns (45.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.536    pswd_reg/clk_IBUF_BUFG
    SLICE_X60Y82         FDSE                                         r  pswd_reg/sel_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDSE (Prop_fdse_C_Q)         0.164     1.700 r  pswd_reg/sel_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.222     2.922    lopt_2
    V17                  OBUF (Prop_obuf_I_O)         1.289     4.211 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.211    sel[2]
    V17                                                               r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.389ns  (logic 1.864ns (25.228%)  route 5.525ns (74.772%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.772     7.389    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X72Y83         FDRE                                         r  u_timer/cnt_1ms_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.330     4.436    u_timer/clk_IBUF_BUFG
    SLICE_X72Y83         FDRE                                         r  u_timer/cnt_1ms_reg[12]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.370ns  (logic 1.864ns (25.292%)  route 5.506ns (74.708%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.753     7.370    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X72Y84         FDRE                                         r  u_timer/cnt_1ms_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.330     4.436    u_timer/clk_IBUF_BUFG
    SLICE_X72Y84         FDRE                                         r  u_timer/cnt_1ms_reg[13]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.370ns  (logic 1.864ns (25.292%)  route 5.506ns (74.708%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.753     7.370    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X72Y84         FDRE                                         r  u_timer/cnt_1ms_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.330     4.436    u_timer/clk_IBUF_BUFG
    SLICE_X72Y84         FDRE                                         r  u_timer/cnt_1ms_reg[16]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.364ns  (logic 1.864ns (25.314%)  route 5.500ns (74.686%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.747     7.364    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y80         FDRE                                         r  u_timer/cnt_1ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.258     4.364    u_timer/clk_IBUF_BUFG
    SLICE_X70Y80         FDRE                                         r  u_timer/cnt_1ms_reg[10]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.364ns  (logic 1.864ns (25.314%)  route 5.500ns (74.686%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.747     7.364    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y80         FDRE                                         r  u_timer/cnt_1ms_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.258     4.364    u_timer/clk_IBUF_BUFG
    SLICE_X70Y80         FDRE                                         r  u_timer/cnt_1ms_reg[11]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.864ns (25.419%)  route 5.469ns (74.581%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.716     7.333    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.264     4.370    u_timer/clk_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[25]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.864ns (25.419%)  route 5.469ns (74.581%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.716     7.333    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.264     4.370    u_timer/clk_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[26]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.864ns (25.419%)  route 5.469ns (74.581%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.716     7.333    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.264     4.370    u_timer/clk_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[27]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.864ns (25.419%)  route 5.469ns (74.581%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.716     7.333    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.264     4.370    u_timer/clk_IBUF_BUFG
    SLICE_X70Y87         FDRE                                         r  u_timer/cnt_1ms_reg[28]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            u_timer/cnt_1ms_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.310ns  (logic 1.864ns (25.499%)  route 5.446ns (74.501%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=6, routed)           3.208     4.652    u_timer/switches_IBUF[0]
    SLICE_X59Y83         LUT4 (Prop_lut4_I1_O)        0.105     4.757 r  u_timer/cnt_1ms[31]_i_19/O
                         net (fo=1, routed)           0.313     5.070    u_timer/cnt_1ms[31]_i_19_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=2, routed)           0.675     5.851    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I1_O)        0.105     5.956 r  u_timer/cnt_1ms[31]_i_2/O
                         net (fo=33, routed)          0.556     6.512    u_timer/cnt_1ms[31]_i_2_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.105     6.617 r  u_timer/cnt_1ms[31]_i_1__0/O
                         net (fo=32, routed)          0.693     7.310    u_timer/cnt_1ms[31]_i_1__0_n_0
    SLICE_X68Y81         FDRE                                         r  u_timer/cnt_1ms_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.259     4.365    u_timer/clk_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  u_timer/cnt_1ms_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.095%)  route 0.208ns (49.905%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.208     0.372    pswd_reg/identity
    SLICE_X61Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.417 r  pswd_reg/tubesreg[6]_i_3/O
                         net (fo=1, routed)           0.000     0.417    pswd_reg/tubesreg[6]_i_3_n_0
    SLICE_X61Y82         FDSE                                         r  pswd_reg/tubesreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDSE                                         r  pswd_reg/tubesreg_reg[6]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.002%)  route 0.277ns (56.998%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.277     0.441    pswd_reg/identity
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.045     0.486 r  pswd_reg/tubesreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.486    pswd_reg/tubesreg[3]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     2.050    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[3]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.821%)  route 0.316ns (60.179%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.316     0.480    pswd_reg/identity
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.525 r  pswd_reg/tubesreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.525    pswd_reg/tubesreg[1]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     2.050    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[1]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.454%)  route 0.321ns (60.546%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.321     0.485    pswd_reg/identity
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.530 r  pswd_reg/tubesreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.530    pswd_reg/tubesreg[5]_i_1_n_0
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[5]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.644%)  route 0.346ns (62.356%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.346     0.510    pswd_reg/identity
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.555 r  pswd_reg/tubesreg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.555    pswd_reg/tubesreg[4]_i_1_n_0
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[4]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.408%)  route 0.350ns (62.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.202     0.366    pswd_reg/identity
    SLICE_X61Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.411 r  pswd_reg/tubesreg[6]_i_2/O
                         net (fo=7, routed)           0.148     0.559    pswd_reg/tubesreg[6]_i_2_n_0
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[4]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.408%)  route 0.350ns (62.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.202     0.366    pswd_reg/identity
    SLICE_X61Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.411 r  pswd_reg/tubesreg[6]_i_2/O
                         net (fo=7, routed)           0.148     0.559    pswd_reg/tubesreg[6]_i_2_n_0
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  pswd_reg/tubesreg_reg[5]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.408%)  route 0.350ns (62.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.202     0.366    pswd_reg/identity
    SLICE_X61Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.411 r  pswd_reg/tubesreg[6]_i_2/O
                         net (fo=7, routed)           0.148     0.559    pswd_reg/tubesreg[6]_i_2_n_0
    SLICE_X61Y82         FDSE                                         r  pswd_reg/tubesreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y82         FDSE                                         r  pswd_reg/tubesreg_reg[6]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.209ns (35.313%)  route 0.383ns (64.687%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=20, routed)          0.383     0.547    pswd_reg/identity
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.592 r  pswd_reg/tubesreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.592    pswd_reg/tubesreg[0]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     2.050    pswd_reg/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  pswd_reg/tubesreg_reg[0]/C

Slack:                    inf
  Source:                 pswd_check/result_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.257ns (43.388%)  route 0.335ns (56.612%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  pswd_check/result_reg/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_check/result_reg/Q
                         net (fo=3, routed)           0.283     0.450    pswd_check/check_result
    SLICE_X66Y79         LUT5 (Prop_lut5_I3_O)        0.045     0.495 r  pswd_check/next_state[1]_i_3/O
                         net (fo=1, routed)           0.052     0.547    u_timer/next_state_reg[1]_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.592 r  u_timer/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.592    u_timer_n_1
    SLICE_X66Y79         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     2.051    clk_IBUF_BUFG
    SLICE_X66Y79         FDRE                                         r  next_state_reg[1]/C





