<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;loop_perfect.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.299 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi12ELb1EEC2EDq12_i&apos; into &apos;ap_int_base&lt;12, true&gt;::ap_int_base(int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;12, true&gt;::ap_int_base(int)&apos; into &apos;ap_int&lt;12&gt;::ap_int(int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:179:57)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;32, true&gt;::ssdm_int(int)&apos; into &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi37ELb1EEC2EDq37_i&apos; into &apos;ap_int_base&lt;37, true&gt;::ap_int_base&lt;5, true&gt;(ap_int_base&lt;5, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi37ELb1EEC2EDq37_i&apos; into &apos;ap_int_base&lt;37, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi37ELb1EEC2EDq37_i&apos; into &apos;ap_int_base&lt;37, true&gt;::ap_int_base(int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;37, true&gt;::ap_int_base&lt;5, true&gt;(ap_int_base&lt;5, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;5, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;5, true, 32, true&gt;(ap_int_base&lt;5, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;37&gt;::ap_int&lt;37, true&gt;(ap_int_base&lt;37, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;5, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;5, true, 32, true&gt;(ap_int_base&lt;5, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;37, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;5, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;5, true, 32, true&gt;(ap_int_base&lt;5, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;37, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;5, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;5, true, 32, true&gt;(ap_int_base&lt;5, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;5, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;5, true&gt;(ap_int_base&lt;5, true&gt; const&amp;, int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:483)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;5, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;5, true, 32, true&gt;(ap_int_base&lt;5, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;5, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;5, true&gt;(ap_int_base&lt;5, true&gt; const&amp;, int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:481)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi13ELb1EEC2EDq13_i&apos; into &apos;ap_int_base&lt;13, true&gt;::ap_int_base(int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;13, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;12, true&gt;::RType&lt;32, true&gt;::div operator/&lt;12, true, 32, true&gt;(ap_int_base&lt;12, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:337)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;13&gt;::ap_int&lt;13, true&gt;(ap_int_base&lt;13, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;12, true&gt;::RType&lt;32, true&gt;::div operator/&lt;12, true, 32, true&gt;(ap_int_base&lt;12, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1559:374)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;12, true&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;12, true&gt;(ap_int_base&lt;12, true&gt; const&amp;, int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:2052)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;12, true&gt;::RType&lt;32, true&gt;::div operator/&lt;12, true, 32, true&gt;(ap_int_base&lt;12, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;12, true&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;12, true&gt;(ap_int_base&lt;12, true&gt; const&amp;, int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:2050)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi6ELb1EEC2EDq6_i&apos; into &apos;ap_int_base&lt;6, true&gt;::ap_int_base&lt;13, true&gt;(ap_int_base&lt;13, true&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;6, true&gt;::ap_int_base&lt;13, true&gt;(ap_int_base&lt;13, true&gt; const&amp;)&apos; into &apos;ap_int&lt;6&gt;::ap_int&lt;13&gt;(ap_int&lt;13&gt; const&amp;)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:69:89)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi6ELb1EEC2EDq6_i&apos; into &apos;ap_int_base&lt;6, true&gt;::ap_int_base(int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;6, true&gt;::ap_int_base(int)&apos; into &apos;ap_int&lt;6&gt;::ap_int(int)&apos; (C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:179:57)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;12&gt;::ap_int(int)&apos; into &apos;loop_perfect(ap_int&lt;5&gt;*, ap_int&lt;6&gt;*)&apos; (loop_perfect.cpp:25:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;6&gt;::ap_int(int)&apos; into &apos;loop_perfect(ap_int&lt;5&gt;*, ap_int&lt;6&gt;*)&apos; (loop_perfect.cpp:31:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;6&gt;::ap_int&lt;13&gt;(ap_int&lt;13&gt; const&amp;)&apos; into &apos;loop_perfect(ap_int&lt;5&gt;*, ap_int&lt;6&gt;*)&apos; (loop_perfect.cpp:29:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;12, true&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;12, true&gt;(ap_int_base&lt;12, true&gt; const&amp;, int)&apos; into &apos;loop_perfect(ap_int&lt;5&gt;*, ap_int&lt;6&gt;*)&apos; (loop_perfect.cpp:29:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;12, true&gt;&amp; ap_int_base&lt;12, true&gt;::operator+=&lt;37, true&gt;(ap_int_base&lt;37, true&gt; const&amp;)&apos; into &apos;loop_perfect(ap_int&lt;5&gt;*, ap_int&lt;6&gt;*)&apos; (loop_perfect.cpp:26:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;5, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;5, true&gt;(ap_int_base&lt;5, true&gt; const&amp;, int)&apos; into &apos;loop_perfect(ap_int&lt;5&gt;*, ap_int&lt;6&gt;*)&apos; (loop_perfect.cpp:26:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;LOOP_I&apos; is marked as complete unroll implied by the pipeline pragma (loop_perfect.cpp:23:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;LOOP_J&apos; is marked as complete unroll implied by the pipeline pragma (loop_perfect.cpp:24:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;LOOP_I&apos; (loop_perfect.cpp:23:12) in function &apos;loop_perfect&apos; completely with a factor of 20 (loop_perfect.cpp:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;LOOP_J&apos; (loop_perfect.cpp:24:17) in function &apos;loop_perfect&apos; completely with a factor of 20 (loop_perfect.cpp:19:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;LOOP_J&apos; (loop_perfect.cpp:24:17) in function &apos;loop_perfect&apos; has been removed because the loop is unrolled completely (loop_perfect.cpp:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;B&apos; with compact=bit mode in 6-bits (loop_perfect.cpp:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;A&apos; with compact=bit mode in 5-bits (loop_perfect.cpp:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.017 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;loop_perfect&apos; (loop_perfect.cpp:8:1)...23 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;loop_perfect&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;loop_perfect&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln1559) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;loop_perfect&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;loop_perfect&apos; (function &apos;loop_perfect&apos;): Unable to schedule &apos;load&apos; operation (&apos;A_load&apos;) on array &apos;A&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;A&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;loop_perfect&apos; (function &apos;loop_perfect&apos;): Unable to schedule &apos;load&apos; operation (&apos;A_load_1&apos;) on array &apos;A&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;A&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;loop_perfect&apos; (function &apos;loop_perfect&apos;): Unable to schedule &apos;load&apos; operation (&apos;A_load_1&apos;) on array &apos;A&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;A&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;loop_perfect&apos; (function &apos;loop_perfect&apos;): Unable to schedule &apos;load&apos; operation (&apos;A_load_3&apos;) on array &apos;A&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;A&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;loop_perfect&apos; (function &apos;loop_perfect&apos;): Unable to schedule &apos;load&apos; operation (&apos;A_load_11&apos;) on array &apos;A&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;A&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 20, Depth = 20, function &apos;loop_perfect&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.108 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;loop_perfect&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;loop_perfect/A&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;loop_perfect/B&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;loop_perfect&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_5s_4ns_10s_10_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_5s_4ns_11s_11_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_5s_5ns_5s_10_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_12s_13ns_26_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;loop_perfect&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.957 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 12.338 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.517 seconds; current allocated memory: 1.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for loop_perfect." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for loop_perfect." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 345.51 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 5 seconds. Elapsed time: 34.721 seconds; current allocated memory: 0.000 MB." resolution=""/>
</Messages>
