ARM GAS  /tmp/cct4oojN.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32l0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l0xx_hal_msp.c **** /**
   3:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l0xx_hal_msp.c ****   * @file         stm32l0xx_hal_msp.c
   5:Core/Src/stm32l0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l0xx_hal_msp.c ****   *
  10:Core/Src/stm32l0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l0xx_hal_msp.c ****   *
  13:Core/Src/stm32l0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l0xx_hal_msp.c ****   *
  17:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l0xx_hal_msp.c ****   */
  19:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l0xx_hal_msp.c **** 
  21:Core/Src/stm32l0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l0xx_hal_msp.c **** 
  24:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l0xx_hal_msp.c **** 
  26:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l0xx_hal_msp.c **** 
  28:Core/Src/stm32l0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l0xx_hal_msp.c **** 
  31:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l0xx_hal_msp.c **** 
ARM GAS  /tmp/cct4oojN.s 			page 2


  33:Core/Src/stm32l0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l0xx_hal_msp.c **** 
  36:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l0xx_hal_msp.c **** 
  38:Core/Src/stm32l0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l0xx_hal_msp.c **** 
  41:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l0xx_hal_msp.c **** 
  43:Core/Src/stm32l0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l0xx_hal_msp.c **** 
  46:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l0xx_hal_msp.c **** 
  48:Core/Src/stm32l0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l0xx_hal_msp.c **** 
  51:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l0xx_hal_msp.c **** 
  53:Core/Src/stm32l0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l0xx_hal_msp.c **** 
  56:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l0xx_hal_msp.c **** 
  58:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l0xx_hal_msp.c **** 
  60:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l0xx_hal_msp.c **** /**
  62:Core/Src/stm32l0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l0xx_hal_msp.c ****   */
  64:Core/Src/stm32l0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  66:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l0xx_hal_msp.c **** 
  68:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l0xx_hal_msp.c **** 
  70:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  32              		.loc 1 70 3 view .LVU1
  33 0000 054B     		ldr	r3, .L2
  34 0002 5A6B     		ldr	r2, [r3, #52]
  35 0004 0121     		movs	r1, #1
  36 0006 0A43     		orrs	r2, r1
  37 0008 5A63     		str	r2, [r3, #52]
  71:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  38              		.loc 1 71 3 view .LVU2
  39 000a 996B     		ldr	r1, [r3, #56]
  40 000c 8022     		movs	r2, #128
  41 000e 5205     		lsls	r2, r2, #21
  42 0010 0A43     		orrs	r2, r1
  43 0012 9A63     		str	r2, [r3, #56]
  72:Core/Src/stm32l0xx_hal_msp.c **** 
ARM GAS  /tmp/cct4oojN.s 			page 3


  73:Core/Src/stm32l0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l0xx_hal_msp.c **** 
  75:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l0xx_hal_msp.c **** 
  77:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l0xx_hal_msp.c **** }
  44              		.loc 1 78 1 is_stmt 0 view .LVU3
  45              		@ sp needed
  46 0014 7047     		bx	lr
  47              	.L3:
  48 0016 C046     		.align	2
  49              	.L2:
  50 0018 00100240 		.word	1073876992
  51              		.cfi_endproc
  52              	.LFE40:
  54              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  55              		.align	1
  56              		.global	HAL_SPI_MspInit
  57              		.syntax unified
  58              		.code	16
  59              		.thumb_func
  61              	HAL_SPI_MspInit:
  62              	.LVL0:
  63              	.LFB41:
  79:Core/Src/stm32l0xx_hal_msp.c **** 
  80:Core/Src/stm32l0xx_hal_msp.c **** /**
  81:Core/Src/stm32l0xx_hal_msp.c **** * @brief SPI MSP Initialization
  82:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32l0xx_hal_msp.c **** * @param hspi: SPI handle pointer
  84:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32l0xx_hal_msp.c **** */
  86:Core/Src/stm32l0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  87:Core/Src/stm32l0xx_hal_msp.c **** {
  64              		.loc 1 87 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 24
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		.loc 1 87 1 is_stmt 0 view .LVU5
  69 0000 10B5     		push	{r4, lr}
  70              		.cfi_def_cfa_offset 8
  71              		.cfi_offset 4, -8
  72              		.cfi_offset 14, -4
  73 0002 86B0     		sub	sp, sp, #24
  74              		.cfi_def_cfa_offset 32
  75 0004 0400     		movs	r4, r0
  88:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  76              		.loc 1 88 3 is_stmt 1 view .LVU6
  77              		.loc 1 88 20 is_stmt 0 view .LVU7
  78 0006 1422     		movs	r2, #20
  79 0008 0021     		movs	r1, #0
  80 000a 01A8     		add	r0, sp, #4
  81              	.LVL1:
  82              		.loc 1 88 20 view .LVU8
  83 000c FFF7FEFF 		bl	memset
  84              	.LVL2:
  89:Core/Src/stm32l0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
  85              		.loc 1 89 3 is_stmt 1 view .LVU9
ARM GAS  /tmp/cct4oojN.s 			page 4


  86              		.loc 1 89 10 is_stmt 0 view .LVU10
  87 0010 2268     		ldr	r2, [r4]
  88              		.loc 1 89 5 view .LVU11
  89 0012 0F4B     		ldr	r3, .L7
  90 0014 9A42     		cmp	r2, r3
  91 0016 01D0     		beq	.L6
  92              	.L4:
  90:Core/Src/stm32l0xx_hal_msp.c ****   {
  91:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  92:Core/Src/stm32l0xx_hal_msp.c **** 
  93:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  94:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  96:Core/Src/stm32l0xx_hal_msp.c **** 
  97:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
  99:Core/Src/stm32l0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 100:Core/Src/stm32l0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 101:Core/Src/stm32l0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 102:Core/Src/stm32l0xx_hal_msp.c ****     */
 103:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = NRF_SCK_Pin|NRF_MISO_Pin|NRF_MOSI_Pin;
 104:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 107:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 108:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32l0xx_hal_msp.c **** 
 110:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 111:Core/Src/stm32l0xx_hal_msp.c **** 
 112:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 113:Core/Src/stm32l0xx_hal_msp.c ****   }
 114:Core/Src/stm32l0xx_hal_msp.c **** 
 115:Core/Src/stm32l0xx_hal_msp.c **** }
  93              		.loc 1 115 1 view .LVU12
  94 0018 06B0     		add	sp, sp, #24
  95              		@ sp needed
  96              	.LVL3:
  97              		.loc 1 115 1 view .LVU13
  98 001a 10BD     		pop	{r4, pc}
  99              	.LVL4:
 100              	.L6:
  95:Core/Src/stm32l0xx_hal_msp.c **** 
 101              		.loc 1 95 5 is_stmt 1 view .LVU14
 102 001c 0D4B     		ldr	r3, .L7+4
 103 001e 596B     		ldr	r1, [r3, #52]
 104 0020 8022     		movs	r2, #128
 105 0022 5201     		lsls	r2, r2, #5
 106 0024 0A43     		orrs	r2, r1
 107 0026 5A63     		str	r2, [r3, #52]
  97:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 108              		.loc 1 97 5 view .LVU15
 109              	.LBB2:
  97:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 110              		.loc 1 97 5 view .LVU16
  97:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 111              		.loc 1 97 5 view .LVU17
 112 0028 D96A     		ldr	r1, [r3, #44]
ARM GAS  /tmp/cct4oojN.s 			page 5


 113 002a 0122     		movs	r2, #1
 114 002c 1143     		orrs	r1, r2
 115 002e D962     		str	r1, [r3, #44]
  97:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 116              		.loc 1 97 5 view .LVU18
 117 0030 DB6A     		ldr	r3, [r3, #44]
 118 0032 1A40     		ands	r2, r3
 119 0034 0092     		str	r2, [sp]
  97:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 120              		.loc 1 97 5 view .LVU19
 121 0036 009B     		ldr	r3, [sp]
 122              	.LBE2:
  97:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 123              		.loc 1 97 5 view .LVU20
 103:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 124              		.loc 1 103 5 view .LVU21
 103:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 125              		.loc 1 103 25 is_stmt 0 view .LVU22
 126 0038 E023     		movs	r3, #224
 127 003a 0193     		str	r3, [sp, #4]
 104:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 128              		.loc 1 104 5 is_stmt 1 view .LVU23
 104:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 104 26 is_stmt 0 view .LVU24
 130 003c DE3B     		subs	r3, r3, #222
 131 003e 0293     		str	r3, [sp, #8]
 105:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 132              		.loc 1 105 5 is_stmt 1 view .LVU25
 106:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 133              		.loc 1 106 5 view .LVU26
 106:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 134              		.loc 1 106 27 is_stmt 0 view .LVU27
 135 0040 0133     		adds	r3, r3, #1
 136 0042 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 137              		.loc 1 107 5 is_stmt 1 view .LVU28
 108:Core/Src/stm32l0xx_hal_msp.c **** 
 138              		.loc 1 108 5 view .LVU29
 139 0044 A020     		movs	r0, #160
 140 0046 01A9     		add	r1, sp, #4
 141 0048 C005     		lsls	r0, r0, #23
 142 004a FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL5:
 144              		.loc 1 115 1 is_stmt 0 view .LVU30
 145 004e E3E7     		b	.L4
 146              	.L8:
 147              		.align	2
 148              	.L7:
 149 0050 00300140 		.word	1073819648
 150 0054 00100240 		.word	1073876992
 151              		.cfi_endproc
 152              	.LFE41:
 154              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 155              		.align	1
 156              		.global	HAL_SPI_MspDeInit
 157              		.syntax unified
 158              		.code	16
ARM GAS  /tmp/cct4oojN.s 			page 6


 159              		.thumb_func
 161              	HAL_SPI_MspDeInit:
 162              	.LVL6:
 163              	.LFB42:
 116:Core/Src/stm32l0xx_hal_msp.c **** 
 117:Core/Src/stm32l0xx_hal_msp.c **** /**
 118:Core/Src/stm32l0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 119:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32l0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 121:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32l0xx_hal_msp.c **** */
 123:Core/Src/stm32l0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 124:Core/Src/stm32l0xx_hal_msp.c **** {
 164              		.loc 1 124 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		.loc 1 124 1 is_stmt 0 view .LVU32
 169 0000 10B5     		push	{r4, lr}
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 4, -8
 172              		.cfi_offset 14, -4
 125:Core/Src/stm32l0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 173              		.loc 1 125 3 is_stmt 1 view .LVU33
 174              		.loc 1 125 10 is_stmt 0 view .LVU34
 175 0002 0268     		ldr	r2, [r0]
 176              		.loc 1 125 5 view .LVU35
 177 0004 074B     		ldr	r3, .L12
 178 0006 9A42     		cmp	r2, r3
 179 0008 00D0     		beq	.L11
 180              	.LVL7:
 181              	.L9:
 126:Core/Src/stm32l0xx_hal_msp.c ****   {
 127:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 128:Core/Src/stm32l0xx_hal_msp.c **** 
 129:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 130:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 132:Core/Src/stm32l0xx_hal_msp.c **** 
 133:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 134:Core/Src/stm32l0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 135:Core/Src/stm32l0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 136:Core/Src/stm32l0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 137:Core/Src/stm32l0xx_hal_msp.c ****     */
 138:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, NRF_SCK_Pin|NRF_MISO_Pin|NRF_MOSI_Pin);
 139:Core/Src/stm32l0xx_hal_msp.c **** 
 140:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 141:Core/Src/stm32l0xx_hal_msp.c **** 
 142:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 143:Core/Src/stm32l0xx_hal_msp.c ****   }
 144:Core/Src/stm32l0xx_hal_msp.c **** 
 145:Core/Src/stm32l0xx_hal_msp.c **** }
 182              		.loc 1 145 1 view .LVU36
 183              		@ sp needed
 184 000a 10BD     		pop	{r4, pc}
 185              	.LVL8:
 186              	.L11:
ARM GAS  /tmp/cct4oojN.s 			page 7


 131:Core/Src/stm32l0xx_hal_msp.c **** 
 187              		.loc 1 131 5 is_stmt 1 view .LVU37
 188 000c 064A     		ldr	r2, .L12+4
 189 000e 536B     		ldr	r3, [r2, #52]
 190 0010 0649     		ldr	r1, .L12+8
 191 0012 0B40     		ands	r3, r1
 192 0014 5363     		str	r3, [r2, #52]
 138:Core/Src/stm32l0xx_hal_msp.c **** 
 193              		.loc 1 138 5 view .LVU38
 194 0016 A020     		movs	r0, #160
 195              	.LVL9:
 138:Core/Src/stm32l0xx_hal_msp.c **** 
 196              		.loc 1 138 5 is_stmt 0 view .LVU39
 197 0018 E021     		movs	r1, #224
 198 001a C005     		lsls	r0, r0, #23
 199 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 200              	.LVL10:
 201              		.loc 1 145 1 view .LVU40
 202 0020 F3E7     		b	.L9
 203              	.L13:
 204 0022 C046     		.align	2
 205              	.L12:
 206 0024 00300140 		.word	1073819648
 207 0028 00100240 		.word	1073876992
 208 002c FFEFFFFF 		.word	-4097
 209              		.cfi_endproc
 210              	.LFE42:
 212              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 213              		.align	1
 214              		.global	HAL_UART_MspInit
 215              		.syntax unified
 216              		.code	16
 217              		.thumb_func
 219              	HAL_UART_MspInit:
 220              	.LVL11:
 221              	.LFB43:
 146:Core/Src/stm32l0xx_hal_msp.c **** 
 147:Core/Src/stm32l0xx_hal_msp.c **** /**
 148:Core/Src/stm32l0xx_hal_msp.c **** * @brief UART MSP Initialization
 149:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32l0xx_hal_msp.c **** * @param huart: UART handle pointer
 151:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32l0xx_hal_msp.c **** */
 153:Core/Src/stm32l0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 154:Core/Src/stm32l0xx_hal_msp.c **** {
 222              		.loc 1 154 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 32
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		.loc 1 154 1 is_stmt 0 view .LVU42
 227 0000 30B5     		push	{r4, r5, lr}
 228              		.cfi_def_cfa_offset 12
 229              		.cfi_offset 4, -12
 230              		.cfi_offset 5, -8
 231              		.cfi_offset 14, -4
 232 0002 89B0     		sub	sp, sp, #36
 233              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/cct4oojN.s 			page 8


 234 0004 0400     		movs	r4, r0
 155:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 235              		.loc 1 155 3 is_stmt 1 view .LVU43
 236              		.loc 1 155 20 is_stmt 0 view .LVU44
 237 0006 1422     		movs	r2, #20
 238 0008 0021     		movs	r1, #0
 239 000a 03A8     		add	r0, sp, #12
 240              	.LVL12:
 241              		.loc 1 155 20 view .LVU45
 242 000c FFF7FEFF 		bl	memset
 243              	.LVL13:
 156:Core/Src/stm32l0xx_hal_msp.c ****   if(huart->Instance==USART2)
 244              		.loc 1 156 3 is_stmt 1 view .LVU46
 245              		.loc 1 156 11 is_stmt 0 view .LVU47
 246 0010 2268     		ldr	r2, [r4]
 247              		.loc 1 156 5 view .LVU48
 248 0012 1A4B     		ldr	r3, .L17
 249 0014 9A42     		cmp	r2, r3
 250 0016 01D0     		beq	.L16
 251              	.LVL14:
 252              	.L14:
 157:Core/Src/stm32l0xx_hal_msp.c ****   {
 158:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 159:Core/Src/stm32l0xx_hal_msp.c **** 
 160:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 161:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 162:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 163:Core/Src/stm32l0xx_hal_msp.c **** 
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 165:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 167:Core/Src/stm32l0xx_hal_msp.c ****     PA15     ------> USART2_RX
 168:Core/Src/stm32l0xx_hal_msp.c ****     PB6     ------> USART2_TX
 169:Core/Src/stm32l0xx_hal_msp.c ****     */
 170:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 171:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 174:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 175:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176:Core/Src/stm32l0xx_hal_msp.c **** 
 177:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 178:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 181:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 182:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 183:Core/Src/stm32l0xx_hal_msp.c **** 
 184:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 185:Core/Src/stm32l0xx_hal_msp.c **** 
 186:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 187:Core/Src/stm32l0xx_hal_msp.c ****   }
 188:Core/Src/stm32l0xx_hal_msp.c **** 
 189:Core/Src/stm32l0xx_hal_msp.c **** }
 253              		.loc 1 189 1 view .LVU49
 254 0018 09B0     		add	sp, sp, #36
 255              		@ sp needed
ARM GAS  /tmp/cct4oojN.s 			page 9


 256 001a 30BD     		pop	{r4, r5, pc}
 257              	.LVL15:
 258              	.L16:
 162:Core/Src/stm32l0xx_hal_msp.c **** 
 259              		.loc 1 162 5 is_stmt 1 view .LVU50
 260 001c 184B     		ldr	r3, .L17+4
 261 001e 996B     		ldr	r1, [r3, #56]
 262 0020 8022     		movs	r2, #128
 263 0022 9202     		lsls	r2, r2, #10
 264 0024 0A43     		orrs	r2, r1
 265 0026 9A63     		str	r2, [r3, #56]
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 266              		.loc 1 164 5 view .LVU51
 267              	.LBB3:
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 268              		.loc 1 164 5 view .LVU52
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 269              		.loc 1 164 5 view .LVU53
 270 0028 D96A     		ldr	r1, [r3, #44]
 271 002a 0122     		movs	r2, #1
 272 002c 1143     		orrs	r1, r2
 273 002e D962     		str	r1, [r3, #44]
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 274              		.loc 1 164 5 view .LVU54
 275 0030 D96A     		ldr	r1, [r3, #44]
 276 0032 0A40     		ands	r2, r1
 277 0034 0192     		str	r2, [sp, #4]
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 278              		.loc 1 164 5 view .LVU55
 279 0036 019A     		ldr	r2, [sp, #4]
 280              	.LBE3:
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 281              		.loc 1 164 5 view .LVU56
 165:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 282              		.loc 1 165 5 view .LVU57
 283              	.LBB4:
 165:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 284              		.loc 1 165 5 view .LVU58
 165:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 285              		.loc 1 165 5 view .LVU59
 286 0038 DA6A     		ldr	r2, [r3, #44]
 287 003a 0224     		movs	r4, #2
 288              	.LVL16:
 165:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 289              		.loc 1 165 5 is_stmt 0 view .LVU60
 290 003c 2243     		orrs	r2, r4
 291 003e DA62     		str	r2, [r3, #44]
 165:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 292              		.loc 1 165 5 is_stmt 1 view .LVU61
 293 0040 DB6A     		ldr	r3, [r3, #44]
 294 0042 2340     		ands	r3, r4
 295 0044 0293     		str	r3, [sp, #8]
 165:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 296              		.loc 1 165 5 view .LVU62
 297 0046 029B     		ldr	r3, [sp, #8]
 298              	.LBE4:
 165:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/cct4oojN.s 			page 10


 299              		.loc 1 165 5 view .LVU63
 170:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 300              		.loc 1 170 5 view .LVU64
 170:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 301              		.loc 1 170 25 is_stmt 0 view .LVU65
 302 0048 8023     		movs	r3, #128
 303 004a 1B02     		lsls	r3, r3, #8
 304 004c 0393     		str	r3, [sp, #12]
 171:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 305              		.loc 1 171 5 is_stmt 1 view .LVU66
 171:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 306              		.loc 1 171 26 is_stmt 0 view .LVU67
 307 004e 0494     		str	r4, [sp, #16]
 172:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 308              		.loc 1 172 5 is_stmt 1 view .LVU68
 173:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 309              		.loc 1 173 5 view .LVU69
 173:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 310              		.loc 1 173 27 is_stmt 0 view .LVU70
 311 0050 0325     		movs	r5, #3
 312 0052 0695     		str	r5, [sp, #24]
 174:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 313              		.loc 1 174 5 is_stmt 1 view .LVU71
 174:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 314              		.loc 1 174 31 is_stmt 0 view .LVU72
 315 0054 0423     		movs	r3, #4
 316 0056 0793     		str	r3, [sp, #28]
 175:Core/Src/stm32l0xx_hal_msp.c **** 
 317              		.loc 1 175 5 is_stmt 1 view .LVU73
 318 0058 A020     		movs	r0, #160
 319 005a 03A9     		add	r1, sp, #12
 320 005c C005     		lsls	r0, r0, #23
 321 005e FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL17:
 177:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 323              		.loc 1 177 5 view .LVU74
 177:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 324              		.loc 1 177 25 is_stmt 0 view .LVU75
 325 0062 4023     		movs	r3, #64
 326 0064 0393     		str	r3, [sp, #12]
 178:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 178 5 is_stmt 1 view .LVU76
 178:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 328              		.loc 1 178 26 is_stmt 0 view .LVU77
 329 0066 0494     		str	r4, [sp, #16]
 179:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 330              		.loc 1 179 5 is_stmt 1 view .LVU78
 179:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 331              		.loc 1 179 26 is_stmt 0 view .LVU79
 332 0068 0023     		movs	r3, #0
 333 006a 0593     		str	r3, [sp, #20]
 180:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 334              		.loc 1 180 5 is_stmt 1 view .LVU80
 180:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 335              		.loc 1 180 27 is_stmt 0 view .LVU81
 336 006c 0695     		str	r5, [sp, #24]
 181:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/cct4oojN.s 			page 11


 337              		.loc 1 181 5 is_stmt 1 view .LVU82
 181:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 338              		.loc 1 181 31 is_stmt 0 view .LVU83
 339 006e 0793     		str	r3, [sp, #28]
 182:Core/Src/stm32l0xx_hal_msp.c **** 
 340              		.loc 1 182 5 is_stmt 1 view .LVU84
 341 0070 03A9     		add	r1, sp, #12
 342 0072 0448     		ldr	r0, .L17+8
 343 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 344              	.LVL18:
 345              		.loc 1 189 1 is_stmt 0 view .LVU85
 346 0078 CEE7     		b	.L14
 347              	.L18:
 348 007a C046     		.align	2
 349              	.L17:
 350 007c 00440040 		.word	1073759232
 351 0080 00100240 		.word	1073876992
 352 0084 00040050 		.word	1342178304
 353              		.cfi_endproc
 354              	.LFE43:
 356              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 357              		.align	1
 358              		.global	HAL_UART_MspDeInit
 359              		.syntax unified
 360              		.code	16
 361              		.thumb_func
 363              	HAL_UART_MspDeInit:
 364              	.LVL19:
 365              	.LFB44:
 190:Core/Src/stm32l0xx_hal_msp.c **** 
 191:Core/Src/stm32l0xx_hal_msp.c **** /**
 192:Core/Src/stm32l0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 193:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 194:Core/Src/stm32l0xx_hal_msp.c **** * @param huart: UART handle pointer
 195:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 196:Core/Src/stm32l0xx_hal_msp.c **** */
 197:Core/Src/stm32l0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 198:Core/Src/stm32l0xx_hal_msp.c **** {
 366              		.loc 1 198 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		.loc 1 198 1 is_stmt 0 view .LVU87
 371 0000 10B5     		push	{r4, lr}
 372              		.cfi_def_cfa_offset 8
 373              		.cfi_offset 4, -8
 374              		.cfi_offset 14, -4
 199:Core/Src/stm32l0xx_hal_msp.c ****   if(huart->Instance==USART2)
 375              		.loc 1 199 3 is_stmt 1 view .LVU88
 376              		.loc 1 199 11 is_stmt 0 view .LVU89
 377 0002 0268     		ldr	r2, [r0]
 378              		.loc 1 199 5 view .LVU90
 379 0004 094B     		ldr	r3, .L22
 380 0006 9A42     		cmp	r2, r3
 381 0008 00D0     		beq	.L21
 382              	.LVL20:
 383              	.L19:
ARM GAS  /tmp/cct4oojN.s 			page 12


 200:Core/Src/stm32l0xx_hal_msp.c ****   {
 201:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 202:Core/Src/stm32l0xx_hal_msp.c **** 
 203:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 204:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 205:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 206:Core/Src/stm32l0xx_hal_msp.c **** 
 207:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 208:Core/Src/stm32l0xx_hal_msp.c ****     PA15     ------> USART2_RX
 209:Core/Src/stm32l0xx_hal_msp.c ****     PB6     ------> USART2_TX
 210:Core/Src/stm32l0xx_hal_msp.c ****     */
 211:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 212:Core/Src/stm32l0xx_hal_msp.c **** 
 213:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 214:Core/Src/stm32l0xx_hal_msp.c **** 
 215:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 216:Core/Src/stm32l0xx_hal_msp.c **** 
 217:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 218:Core/Src/stm32l0xx_hal_msp.c ****   }
 219:Core/Src/stm32l0xx_hal_msp.c **** 
 220:Core/Src/stm32l0xx_hal_msp.c **** }
 384              		.loc 1 220 1 view .LVU91
 385              		@ sp needed
 386 000a 10BD     		pop	{r4, pc}
 387              	.LVL21:
 388              	.L21:
 205:Core/Src/stm32l0xx_hal_msp.c **** 
 389              		.loc 1 205 5 is_stmt 1 view .LVU92
 390 000c 084A     		ldr	r2, .L22+4
 391 000e 936B     		ldr	r3, [r2, #56]
 392 0010 0849     		ldr	r1, .L22+8
 393 0012 0B40     		ands	r3, r1
 394 0014 9363     		str	r3, [r2, #56]
 211:Core/Src/stm32l0xx_hal_msp.c **** 
 395              		.loc 1 211 5 view .LVU93
 396 0016 8021     		movs	r1, #128
 397 0018 A020     		movs	r0, #160
 398              	.LVL22:
 211:Core/Src/stm32l0xx_hal_msp.c **** 
 399              		.loc 1 211 5 is_stmt 0 view .LVU94
 400 001a 0902     		lsls	r1, r1, #8
 401 001c C005     		lsls	r0, r0, #23
 402 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 403              	.LVL23:
 213:Core/Src/stm32l0xx_hal_msp.c **** 
 404              		.loc 1 213 5 is_stmt 1 view .LVU95
 405 0022 4021     		movs	r1, #64
 406 0024 0448     		ldr	r0, .L22+12
 407 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 408              	.LVL24:
 409              		.loc 1 220 1 is_stmt 0 view .LVU96
 410 002a EEE7     		b	.L19
 411              	.L23:
 412              		.align	2
 413              	.L22:
 414 002c 00440040 		.word	1073759232
 415 0030 00100240 		.word	1073876992
ARM GAS  /tmp/cct4oojN.s 			page 13


 416 0034 FFFFFDFF 		.word	-131073
 417 0038 00040050 		.word	1342178304
 418              		.cfi_endproc
 419              	.LFE44:
 421              		.text
 422              	.Letext0:
 423              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 424              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 425              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 426              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 427              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 428              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 429              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h"
 430              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 431              		.file 10 "<built-in>"
ARM GAS  /tmp/cct4oojN.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l0xx_hal_msp.c
     /tmp/cct4oojN.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/cct4oojN.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cct4oojN.s:50     .text.HAL_MspInit:00000018 $d
     /tmp/cct4oojN.s:55     .text.HAL_SPI_MspInit:00000000 $t
     /tmp/cct4oojN.s:61     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/cct4oojN.s:149    .text.HAL_SPI_MspInit:00000050 $d
     /tmp/cct4oojN.s:155    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/cct4oojN.s:161    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/cct4oojN.s:206    .text.HAL_SPI_MspDeInit:00000024 $d
     /tmp/cct4oojN.s:213    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cct4oojN.s:219    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cct4oojN.s:350    .text.HAL_UART_MspInit:0000007c $d
     /tmp/cct4oojN.s:357    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cct4oojN.s:363    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cct4oojN.s:414    .text.HAL_UART_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
