{
    "paperId": "265ec1cf88356656114b06448fb8501a2459ca3b",
    "title": "Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher",
    "year": 2024,
    "venue": "International Symposium on Computer Architecture",
    "authors": [
        "S. Ainsworth",
        "Lev Mukhanov"
    ],
    "doi": "10.1109/ISCA59077.2024.00090",
    "arxivId": "2406.10627",
    "url": "https://www.semanticscholar.org/paper/265ec1cf88356656114b06448fb8501a2459ca3b",
    "isOpenAccess": true,
    "openAccessPdf": "http://arxiv.org/pdf/2406.10627",
    "publicationTypes": [
        "JournalArticle"
    ],
    "s2FieldsOfStudy": [
        {
            "category": "Computer Science",
            "source": "external"
        },
        {
            "category": "Computer Science",
            "source": "s2-fos-model"
        }
    ],
    "abstract": "Temporal prefetching, where correlated pairs of addresses are logged and replayed on repeat accesses, has recently become viable in commercial designs. Armâ€™s latest processors include Correlating Miss Chaining prefetchers, which store such patterns in a partition of the on-chip cache. However, the state-of-the-art on-chip temporal prefetcher in the literature, Triage, features some design inconsistencies and inaccuracies that pose challenges for practical implementation. We first examine and design fixes for these inconsistencies to produce an implementable baseline. We then introduce Triangel, a prefetcher that extends Triage with novel sampling-based methodologies to allow it to be aggressive and timely when the prefetcher is able to handle observed long-term patterns, and to avoid inaccurate prefetches when less able to do so. Triangel gives a 26.4% speedup compared to a baseline system with a conventional stride prefetcher alone, compared with 9.3% for Triage at degree 1 and 14.2% at degree 4. At the same time Triangel only increases memory traffic by 10% relative to baseline, versus 28.5% for Triage.",
    "citationCount": 9,
    "referenceCount": 42
}