
TestRegler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000770c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000af8  080078b0  080078b0  000178b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083a8  080083a8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080083a8  080083a8  000183a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083b0  080083b0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083b0  080083b0  000183b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080083b4  080083b4  000183b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080083b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  200001e0  08008598  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08008598  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000074b0  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000184e  00000000  00000000  000276c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c8  00000000  00000000  00028f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000600  00000000  00000000  000295d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010022  00000000  00000000  00029bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006d59  00000000  00000000  00039bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00056966  00000000  00000000  00040953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000972b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ed0  00000000  00000000  0009730c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0009a1dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0009a2a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007894 	.word	0x08007894

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08007894 	.word	0x08007894

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <i2cActivate>:
// Init hardware



void i2cActivate()
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
	I2C_TypeDef   *i2c  = I2C1;
 8000ec2:	4b1a      	ldr	r3, [pc, #104]	; (8000f2c <i2cActivate+0x70>)
 8000ec4:	607b      	str	r3, [r7, #4]
#ifdef BALA2024
	I2C_TypeDef   *i2c2  = I2C2;
#endif /* BALA2024 */
	GPIO_TypeDef  *portB = GPIOB;
 8000ec6:	4b1a      	ldr	r3, [pc, #104]	; (8000f30 <i2cActivate+0x74>)
 8000ec8:	603b      	str	r3, [r7, #0]
    // GPIOB-Bustakt aktivieren wegen der Verwendung von PB8/PB9 (I2C).
    i2cSelectI2C(i2c);                           // I2C1: Bustakt aktivieren
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f002 f908 	bl	80030e0 <i2cSelectI2C>
    //i2cDisableDevice(i2c);
    gpioInitPort(portB);
 8000ed0:	6838      	ldr	r0, [r7, #0]
 8000ed2:	f001 fe5d 	bl	8002b90 <gpioInitPort>
    gpioSelectPinMode(portB, PIN8, ALTFUNC);
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	2108      	movs	r1, #8
 8000eda:	6838      	ldr	r0, [r7, #0]
 8000edc:	f001 ff1e 	bl	8002d1c <gpioSelectPinMode>
    gpioSelectAltFunc(portB, PIN8, AF4);         // PB8 : I2C1 SCL
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	2108      	movs	r1, #8
 8000ee4:	6838      	ldr	r0, [r7, #0]
 8000ee6:	f001 ffbb 	bl	8002e60 <gpioSelectAltFunc>
    gpioSelectPinMode(portB, PIN9, ALTFUNC);
 8000eea:	2202      	movs	r2, #2
 8000eec:	2109      	movs	r1, #9
 8000eee:	6838      	ldr	r0, [r7, #0]
 8000ef0:	f001 ff14 	bl	8002d1c <gpioSelectPinMode>
    gpioSelectAltFunc(portB, PIN9, AF4);         // PB9 : I2C1 SDA
 8000ef4:	2204      	movs	r2, #4
 8000ef6:	2109      	movs	r1, #9
 8000ef8:	6838      	ldr	r0, [r7, #0]
 8000efa:	f001 ffb1 	bl	8002e60 <gpioSelectAltFunc>

    /**
     * Verwenden Sie auf keinen Fall die MCU-internen Pull-up-Widerstaende!
     * Widerstandswerte: jeweils 4k7 fuer SDA und SCL!
     */
    gpioSetOutputType(portB, PIN8, OPENDRAIN);   // Immer externe Pull-up-
 8000efe:	2201      	movs	r2, #1
 8000f00:	2108      	movs	r1, #8
 8000f02:	6838      	ldr	r0, [r7, #0]
 8000f04:	f002 f815 	bl	8002f32 <gpioSetOutputType>
    gpioSetOutputType(portB, PIN9, OPENDRAIN);   // Widerstaende verwenden!!!
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2109      	movs	r1, #9
 8000f0c:	6838      	ldr	r0, [r7, #0]
 8000f0e:	f002 f810 	bl	8002f32 <gpioSetOutputType>
    // Initialisierung des I2C-Controllers
    i2cInitI2C(i2c, I2C_DUTY_CYCLE_2, 17, I2C_CLOCK_50);
 8000f12:	2300      	movs	r3, #0
 8000f14:	2211      	movs	r2, #17
 8000f16:	2100      	movs	r1, #0
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f002 f993 	bl	8003244 <i2cInitI2C>
    i2cEnableDevice(i2c);                        // MCAL I2C1 activ
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f002 f9e0 	bl	80032e4 <i2cEnableDevice>
    gpioSetOutputType(portB, PIN3, OPENDRAIN);   // Widerstaende verwenden!!!
    // Initialisierung des I2C-Controllers
    i2cInitI2C(i2c2, I2C_DUTY_CYCLE_2, 17, I2C_CLOCK_50);
    i2cEnableDevice(i2c2);                        // MCAL I2C2 activ
#endif /* BALA2024 */
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40005400 	.word	0x40005400
 8000f30:	40020400 	.word	0x40020400

08000f34 <ledActivate>:




void ledActivate(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
    gpioSelectPort(LED_GPIO);
 8000f38:	481e      	ldr	r0, [pc, #120]	; (8000fb4 <ledActivate+0x80>)
 8000f3a:	f001 fe8b 	bl	8002c54 <gpioSelectPort>
    gpioSelectPinMode(LED_GPIO, LED_red, OUTPUT);
 8000f3e:	2201      	movs	r2, #1
 8000f40:	2103      	movs	r1, #3
 8000f42:	481c      	ldr	r0, [pc, #112]	; (8000fb4 <ledActivate+0x80>)
 8000f44:	f001 feea 	bl	8002d1c <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_red	, PUSHPULL);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2103      	movs	r1, #3
 8000f4c:	4819      	ldr	r0, [pc, #100]	; (8000fb4 <ledActivate+0x80>)
 8000f4e:	f001 fff0 	bl	8002f32 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_red, PULLUP);
 8000f52:	2201      	movs	r2, #1
 8000f54:	2103      	movs	r1, #3
 8000f56:	4817      	ldr	r0, [pc, #92]	; (8000fb4 <ledActivate+0x80>)
 8000f58:	f002 f834 	bl	8002fc4 <gpioSelectPushPullMode>
    LED_red_off;
 8000f5c:	2103      	movs	r1, #3
 8000f5e:	4815      	ldr	r0, [pc, #84]	; (8000fb4 <ledActivate+0x80>)
 8000f60:	f001 ff27 	bl	8002db2 <gpioSetPin>

    gpioSelectPinMode(LED_GPIO, LED_green, OUTPUT);
 8000f64:	2201      	movs	r2, #1
 8000f66:	2104      	movs	r1, #4
 8000f68:	4812      	ldr	r0, [pc, #72]	; (8000fb4 <ledActivate+0x80>)
 8000f6a:	f001 fed7 	bl	8002d1c <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_green, PUSHPULL);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2104      	movs	r1, #4
 8000f72:	4810      	ldr	r0, [pc, #64]	; (8000fb4 <ledActivate+0x80>)
 8000f74:	f001 ffdd 	bl	8002f32 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_green, PULLUP);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	2104      	movs	r1, #4
 8000f7c:	480d      	ldr	r0, [pc, #52]	; (8000fb4 <ledActivate+0x80>)
 8000f7e:	f002 f821 	bl	8002fc4 <gpioSelectPushPullMode>
    LED_green_off;
 8000f82:	2104      	movs	r1, #4
 8000f84:	480b      	ldr	r0, [pc, #44]	; (8000fb4 <ledActivate+0x80>)
 8000f86:	f001 ff14 	bl	8002db2 <gpioSetPin>

    gpioSelectPinMode(LED_GPIO, LED_blue, OUTPUT);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	210a      	movs	r1, #10
 8000f8e:	4809      	ldr	r0, [pc, #36]	; (8000fb4 <ledActivate+0x80>)
 8000f90:	f001 fec4 	bl	8002d1c <gpioSelectPinMode>
    gpioSetOutputType(LED_GPIO, LED_blue, PUSHPULL);
 8000f94:	2200      	movs	r2, #0
 8000f96:	210a      	movs	r1, #10
 8000f98:	4806      	ldr	r0, [pc, #24]	; (8000fb4 <ledActivate+0x80>)
 8000f9a:	f001 ffca 	bl	8002f32 <gpioSetOutputType>
    gpioSelectPushPullMode(LED_GPIO, LED_blue, PULLUP);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	210a      	movs	r1, #10
 8000fa2:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <ledActivate+0x80>)
 8000fa4:	f002 f80e 	bl	8002fc4 <gpioSelectPushPullMode>
    LED_blue_off;
 8000fa8:	210a      	movs	r1, #10
 8000faa:	4802      	ldr	r0, [pc, #8]	; (8000fb4 <ledActivate+0x80>)
 8000fac:	f001 ff01 	bl	8002db2 <gpioSetPin>
}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40020400 	.word	0x40020400

08000fb8 <BALOsetup>:

void BALOsetup(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
    // Configuration LED Pin

   ledActivate();
 8000fbc:	f7ff ffba 	bl	8000f34 <ledActivate>
   i2cActivate();
 8000fc0:	f7ff ff7c 	bl	8000ebc <i2cActivate>

}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <AlBeOszi>:



uint16_t AlBeOszi(float *AlphaBeta)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]

// Variables for Oszi Function
const int16_t oszi[3] = {70,50,159};			//oszi ypos-Zero Level, y-amplitude, t_lenght
const uint16_t osziColor = tft_GREY;
 8000fd0:	f641 1323 	movw	r3, #6435	; 0x1923
 8000fd4:	82fb      	strh	r3, [r7, #22]
const uint16_t aColor = tft_YELLOW;
 8000fd6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000fda:	82bb      	strh	r3, [r7, #20]
const uint16_t bColor = tft_MAGENTA;
 8000fdc:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8000fe0:	827b      	strh	r3, [r7, #18]

static int16_t timepos = 0;

// kleines Oszi als Zeitmitschrieb
	if (AlphaBeta[0] > 1) {AlphaBeta[0]= 1;}
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	edd3 7a00 	vldr	s15, [r3]
 8000fe8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000fec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff4:	dd03      	ble.n	8000ffe <AlBeOszi+0x36>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000ffc:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[0] < -1) {AlphaBeta[0]= -1;}
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	edd3 7a00 	vldr	s15, [r3]
 8001004:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001008:	eef4 7ac7 	vcmpe.f32	s15, s14
 800100c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001010:	d502      	bpl.n	8001018 <AlBeOszi+0x50>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a5f      	ldr	r2, [pc, #380]	; (8001194 <AlBeOszi+0x1cc>)
 8001016:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[1] > 1) {AlphaBeta[1]= 1;}
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3304      	adds	r3, #4
 800101c:	edd3 7a00 	vldr	s15, [r3]
 8001020:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001024:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102c:	dd04      	ble.n	8001038 <AlBeOszi+0x70>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	3304      	adds	r3, #4
 8001032:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001036:	601a      	str	r2, [r3, #0]
	if (AlphaBeta[1] < -1) {AlphaBeta[1]= -1;}
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3304      	adds	r3, #4
 800103c:	edd3 7a00 	vldr	s15, [r3]
 8001040:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001044:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104c:	d503      	bpl.n	8001056 <AlBeOszi+0x8e>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	3304      	adds	r3, #4
 8001052:	4a50      	ldr	r2, [pc, #320]	; (8001194 <AlBeOszi+0x1cc>)
 8001054:	601a      	str	r2, [r3, #0]
	int16_t Ya = oszi[0] - (int16_t)((oszi[1]-1) * AlphaBeta[0]);			// - ST7735 y = 0 upper line inverter direct to y Scale
 8001056:	4b50      	ldr	r3, [pc, #320]	; (8001198 <AlBeOszi+0x1d0>)
 8001058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105c:	b29a      	uxth	r2, r3
 800105e:	4b4e      	ldr	r3, [pc, #312]	; (8001198 <AlBeOszi+0x1d0>)
 8001060:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001064:	3b01      	subs	r3, #1
 8001066:	ee07 3a90 	vmov	s15, r3
 800106a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	edd3 7a00 	vldr	s15, [r3]
 8001074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001078:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800107c:	ee17 3a90 	vmov	r3, s15
 8001080:	b21b      	sxth	r3, r3
 8001082:	b29b      	uxth	r3, r3
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	b29b      	uxth	r3, r3
 8001088:	823b      	strh	r3, [r7, #16]
	int16_t Yb = oszi[0] - (int16_t)((oszi[1]-1) * AlphaBeta[1]);
 800108a:	4b43      	ldr	r3, [pc, #268]	; (8001198 <AlBeOszi+0x1d0>)
 800108c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001090:	b29a      	uxth	r2, r3
 8001092:	4b41      	ldr	r3, [pc, #260]	; (8001198 <AlBeOszi+0x1d0>)
 8001094:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001098:	3b01      	subs	r3, #1
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3304      	adds	r3, #4
 80010a6:	edd3 7a00 	vldr	s15, [r3]
 80010aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010b2:	ee17 3a90 	vmov	r3, s15
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	b29b      	uxth	r3, r3
 80010be:	81fb      	strh	r3, [r7, #14]
	int16_t osziHight = oszi[1]*2;
 80010c0:	4b35      	ldr	r3, [pc, #212]	; (8001198 <AlBeOszi+0x1d0>)
 80010c2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	81bb      	strh	r3, [r7, #12]
	tftDrawFastVLine(timepos, (oszi[0]-oszi[1]), osziHight, osziColor);
 80010ce:	4b33      	ldr	r3, [pc, #204]	; (800119c <AlBeOszi+0x1d4>)
 80010d0:	f9b3 0000 	ldrsh.w	r0, [r3]
 80010d4:	4b30      	ldr	r3, [pc, #192]	; (8001198 <AlBeOszi+0x1d0>)
 80010d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010da:	b29a      	uxth	r2, r3
 80010dc:	4b2e      	ldr	r3, [pc, #184]	; (8001198 <AlBeOszi+0x1d0>)
 80010de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	b219      	sxth	r1, r3
 80010ea:	8afb      	ldrh	r3, [r7, #22]
 80010ec:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80010f0:	f000 fca8 	bl	8001a44 <tftDrawFastVLine>
	if (Ya == Yb)
 80010f4:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80010f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d10a      	bne.n	8001116 <AlBeOszi+0x14e>
	{
		tftDrawPixel(timepos,Ya,tft_WHITE);
 8001100:	4b26      	ldr	r3, [pc, #152]	; (800119c <AlBeOszi+0x1d4>)
 8001102:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001106:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 800110a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800110e:	4618      	mov	r0, r3
 8001110:	f000 fbda 	bl	80018c8 <tftDrawPixel>
 8001114:	e011      	b.n	800113a <AlBeOszi+0x172>
	}
	else
	{
		tftDrawPixel(timepos,Ya,aColor);
 8001116:	4b21      	ldr	r3, [pc, #132]	; (800119c <AlBeOszi+0x1d4>)
 8001118:	f9b3 3000 	ldrsh.w	r3, [r3]
 800111c:	8aba      	ldrh	r2, [r7, #20]
 800111e:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fbd0 	bl	80018c8 <tftDrawPixel>
		tftDrawPixel(timepos,Yb,bColor);
 8001128:	4b1c      	ldr	r3, [pc, #112]	; (800119c <AlBeOszi+0x1d4>)
 800112a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800112e:	8a7a      	ldrh	r2, [r7, #18]
 8001130:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001134:	4618      	mov	r0, r3
 8001136:	f000 fbc7 	bl	80018c8 <tftDrawPixel>
	}
	if (++timepos > oszi[2] )
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <AlBeOszi+0x1d4>)
 800113c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001140:	b29b      	uxth	r3, r3
 8001142:	3301      	adds	r3, #1
 8001144:	b29b      	uxth	r3, r3
 8001146:	b21a      	sxth	r2, r3
 8001148:	4b14      	ldr	r3, [pc, #80]	; (800119c <AlBeOszi+0x1d4>)
 800114a:	801a      	strh	r2, [r3, #0]
 800114c:	4b13      	ldr	r3, [pc, #76]	; (800119c <AlBeOszi+0x1d4>)
 800114e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <AlBeOszi+0x1d0>)
 8001154:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001158:	429a      	cmp	r2, r3
 800115a:	dd02      	ble.n	8001162 <AlBeOszi+0x19a>
	{
		timepos = 0;
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <AlBeOszi+0x1d4>)
 800115e:	2200      	movs	r2, #0
 8001160:	801a      	strh	r2, [r3, #0]
		//lcd7735_fillRect(0, oszi[0]-oszi[1], oszi[2]+1, 2*oszi[1], ST7735_GREY);
	}
	tftDrawFastVLine(timepos, oszi[0], oszi[1]/2, tft_RED);
 8001162:	4b0e      	ldr	r3, [pc, #56]	; (800119c <AlBeOszi+0x1d4>)
 8001164:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001168:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <AlBeOszi+0x1d0>)
 800116a:	f9b3 1000 	ldrsh.w	r1, [r3]
 800116e:	4b0a      	ldr	r3, [pc, #40]	; (8001198 <AlBeOszi+0x1d0>)
 8001170:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001174:	0fda      	lsrs	r2, r3, #31
 8001176:	4413      	add	r3, r2
 8001178:	105b      	asrs	r3, r3, #1
 800117a:	b21a      	sxth	r2, r3
 800117c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001180:	f000 fc60 	bl	8001a44 <tftDrawFastVLine>
	return timepos;
 8001184:	4b05      	ldr	r3, [pc, #20]	; (800119c <AlBeOszi+0x1d4>)
 8001186:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118a:	b29b      	uxth	r3, r3
}
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	bf800000 	.word	0xbf800000
 8001198:	080078c8 	.word	0x080078c8
 800119c:	200001fc 	.word	0x200001fc

080011a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db0b      	blt.n	80011ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	4907      	ldr	r1, [pc, #28]	; (80011d8 <__NVIC_EnableIRQ+0x38>)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	2001      	movs	r0, #1
 80011c2:	fa00 f202 	lsl.w	r2, r0, r2
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000e100 	.word	0xe000e100

080011dc <initRotaryPushButton>:
 *               and sets up EXTI and NVIC for interrupt handling.
 *               It enables interrupts before returning.
 *               this function must be called to be able to use the rotary push button module.
 */
void initRotaryPushButton()
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
	/* Initialize GPIO ports for Rotary Push Button (usage of MCAL-Function) */
	gpioInitPort(GPIOA);
 80011e0:	482b      	ldr	r0, [pc, #172]	; (8001290 <initRotaryPushButton+0xb4>)
 80011e2:	f001 fcd5 	bl	8002b90 <gpioInitPort>
	gpioInitPort(GPIOB);
 80011e6:	482b      	ldr	r0, [pc, #172]	; (8001294 <initRotaryPushButton+0xb8>)
 80011e8:	f001 fcd2 	bl	8002b90 <gpioInitPort>
	gpioInitPort(GPIOC);
 80011ec:	482a      	ldr	r0, [pc, #168]	; (8001298 <initRotaryPushButton+0xbc>)
 80011ee:	f001 fccf 	bl	8002b90 <gpioInitPort>
	gpioInitPort(GPIOD);
 80011f2:	482a      	ldr	r0, [pc, #168]	; (800129c <initRotaryPushButton+0xc0>)
 80011f4:	f001 fccc 	bl	8002b90 <gpioInitPort>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f8:	b672      	cpsid	i
}
 80011fa:	bf00      	nop

	/* Disable interrupts */
	__disable_irq();

	/* Enable clock for System Configuration (SYSCFG) */
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80011fc:	4b28      	ldr	r3, [pc, #160]	; (80012a0 <initRotaryPushButton+0xc4>)
 80011fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001200:	4a27      	ldr	r2, [pc, #156]	; (80012a0 <initRotaryPushButton+0xc4>)
 8001202:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001206:	6453      	str	r3, [r2, #68]	; 0x44

	/* Rotary pin configuration: ROT A */
	gpioSelectPinMode(ROTARY_A_ADR, INPUT);
 8001208:	2200      	movs	r2, #0
 800120a:	2101      	movs	r1, #1
 800120c:	4822      	ldr	r0, [pc, #136]	; (8001298 <initRotaryPushButton+0xbc>)
 800120e:	f001 fd85 	bl	8002d1c <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_A_ADR, PULLUP);
 8001212:	2201      	movs	r2, #1
 8001214:	2101      	movs	r1, #1
 8001216:	4820      	ldr	r0, [pc, #128]	; (8001298 <initRotaryPushButton+0xbc>)
 8001218:	f001 fed4 	bl	8002fc4 <gpioSelectPushPullMode>

	/* Rotary pin configuration: ROT B */
	gpioSelectPinMode(ROTARY_B_ADR, INPUT);
 800121c:	2200      	movs	r2, #0
 800121e:	2100      	movs	r1, #0
 8001220:	481d      	ldr	r0, [pc, #116]	; (8001298 <initRotaryPushButton+0xbc>)
 8001222:	f001 fd7b 	bl	8002d1c <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_B_ADR, PULLUP);
 8001226:	2201      	movs	r2, #1
 8001228:	2100      	movs	r1, #0
 800122a:	481b      	ldr	r0, [pc, #108]	; (8001298 <initRotaryPushButton+0xbc>)
 800122c:	f001 feca 	bl	8002fc4 <gpioSelectPushPullMode>

	/* Push-button pin configuration */
	gpioSelectPinMode(ROTARY_SW_ADR, INPUT);
 8001230:	2200      	movs	r2, #0
 8001232:	210a      	movs	r1, #10
 8001234:	4816      	ldr	r0, [pc, #88]	; (8001290 <initRotaryPushButton+0xb4>)
 8001236:	f001 fd71 	bl	8002d1c <gpioSelectPinMode>
	gpioSelectPushPullMode(ROTARY_SW_ADR, PULLUP);
 800123a:	2201      	movs	r2, #1
 800123c:	210a      	movs	r1, #10
 800123e:	4814      	ldr	r0, [pc, #80]	; (8001290 <initRotaryPushButton+0xb4>)
 8001240:	f001 fec0 	bl	8002fc4 <gpioSelectPushPullMode>

	/* Configure EXTI (external interrupt) */
	extiInit();
 8001244:	f001 fa4e 	bl	80026e4 <extiInit>
	extiConfigIrq(ROTARY_A_ADR);	//EXTI on ROT A
 8001248:	2101      	movs	r1, #1
 800124a:	4813      	ldr	r0, [pc, #76]	; (8001298 <initRotaryPushButton+0xbc>)
 800124c:	f001 fa66 	bl	800271c <extiConfigIrq>
	extiConfigIrq(ROTARY_SW_ADR);	//EXTI on PUSH BUTTON
 8001250:	210a      	movs	r1, #10
 8001252:	480f      	ldr	r0, [pc, #60]	; (8001290 <initRotaryPushButton+0xb4>)
 8001254:	f001 fa62 	bl	800271c <extiConfigIrq>
	extiEnableIrq(ROTARY_A_IRQ);
 8001258:	2001      	movs	r0, #1
 800125a:	f001 fb13 	bl	8002884 <extiEnableIrq>
	extiEnableIrq(ROTARY_SW_IRQ);
 800125e:	200a      	movs	r0, #10
 8001260:	f001 fb10 	bl	8002884 <extiEnableIrq>
	extiSetTriggerEdge(ROTARY_A_IRQ, FALLING_EDGE);
 8001264:	2101      	movs	r1, #1
 8001266:	2001      	movs	r0, #1
 8001268:	f001 fb2e 	bl	80028c8 <extiSetTriggerEdge>
	extiSetTriggerEdge(ROTARY_SW_IRQ, RISING_EDGE);
 800126c:	2100      	movs	r1, #0
 800126e:	200a      	movs	r0, #10
 8001270:	f001 fb2a 	bl	80028c8 <extiSetTriggerEdge>

	/* Enable EXTI and NVIC interrupts */
	NVIC_EnableIRQ(ROTARY_A_IRQn);
 8001274:	2007      	movs	r0, #7
 8001276:	f7ff ff93 	bl	80011a0 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(ROTARY_SW_IRQn);
 800127a:	2028      	movs	r0, #40	; 0x28
 800127c:	f7ff ff90 	bl	80011a0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001280:	b662      	cpsie	i
}
 8001282:	bf00      	nop

	/* Enable all interrupts */
	__enable_irq();

	initRotaryPushButtonDone = true;
 8001284:	4b07      	ldr	r3, [pc, #28]	; (80012a4 <initRotaryPushButton+0xc8>)
 8001286:	2201      	movs	r2, #1
 8001288:	701a      	strb	r2, [r3, #0]
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40020000 	.word	0x40020000
 8001294:	40020400 	.word	0x40020400
 8001298:	40020800 	.word	0x40020800
 800129c:	40020c00 	.word	0x40020c00
 80012a0:	40023800 	.word	0x40023800
 80012a4:	20000205 	.word	0x20000205

080012a8 <initRotaryPushButtonLED>:
 *
 * @brief: 		 Initializes the LEDs of the Rotary Push Button.
 *               After initializing the LEDs of the Rotary Push Button can be used.
 */
void initRotaryPushButtonLED(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	/* Initialize GPIO ports for Rotary Push Button (usage of MCAL-Function) */
	gpioInitPort(GPIOA);
 80012ac:	4815      	ldr	r0, [pc, #84]	; (8001304 <initRotaryPushButtonLED+0x5c>)
 80012ae:	f001 fc6f 	bl	8002b90 <gpioInitPort>
	gpioInitPort(GPIOB);
 80012b2:	4815      	ldr	r0, [pc, #84]	; (8001308 <initRotaryPushButtonLED+0x60>)
 80012b4:	f001 fc6c 	bl	8002b90 <gpioInitPort>
	gpioInitPort(GPIOC);
 80012b8:	4814      	ldr	r0, [pc, #80]	; (800130c <initRotaryPushButtonLED+0x64>)
 80012ba:	f001 fc69 	bl	8002b90 <gpioInitPort>
	gpioInitPort(GPIOD);
 80012be:	4814      	ldr	r0, [pc, #80]	; (8001310 <initRotaryPushButtonLED+0x68>)
 80012c0:	f001 fc66 	bl	8002b90 <gpioInitPort>

	/* RED LED pin configuration */
	gpioSelectPinMode(LED_RED_ADR, OUTPUT);
 80012c4:	2201      	movs	r2, #1
 80012c6:	2103      	movs	r1, #3
 80012c8:	480f      	ldr	r0, [pc, #60]	; (8001308 <initRotaryPushButtonLED+0x60>)
 80012ca:	f001 fd27 	bl	8002d1c <gpioSelectPinMode>

	/* GREEN LED pin configuration */
	gpioSelectPinMode(LED_GREEN_ADR, OUTPUT);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2104      	movs	r1, #4
 80012d2:	480d      	ldr	r0, [pc, #52]	; (8001308 <initRotaryPushButtonLED+0x60>)
 80012d4:	f001 fd22 	bl	8002d1c <gpioSelectPinMode>

	/* BLUE LED pin configuration */
	gpioSelectPinMode(LED_BLUE_ADR, OUTPUT);
 80012d8:	2201      	movs	r2, #1
 80012da:	210a      	movs	r1, #10
 80012dc:	480a      	ldr	r0, [pc, #40]	; (8001308 <initRotaryPushButtonLED+0x60>)
 80012de:	f001 fd1d 	bl	8002d1c <gpioSelectPinMode>

	/* Turn off all LEDs initially */
	gpioSetPin(LED_RED_ADR);
 80012e2:	2103      	movs	r1, #3
 80012e4:	4808      	ldr	r0, [pc, #32]	; (8001308 <initRotaryPushButtonLED+0x60>)
 80012e6:	f001 fd64 	bl	8002db2 <gpioSetPin>
	gpioSetPin(LED_GREEN_ADR);
 80012ea:	2104      	movs	r1, #4
 80012ec:	4806      	ldr	r0, [pc, #24]	; (8001308 <initRotaryPushButtonLED+0x60>)
 80012ee:	f001 fd60 	bl	8002db2 <gpioSetPin>
	gpioSetPin(LED_BLUE_ADR);
 80012f2:	210a      	movs	r1, #10
 80012f4:	4804      	ldr	r0, [pc, #16]	; (8001308 <initRotaryPushButtonLED+0x60>)
 80012f6:	f001 fd5c 	bl	8002db2 <gpioSetPin>

	initRotaryPushButtonLEDDone = true;
 80012fa:	4b06      	ldr	r3, [pc, #24]	; (8001314 <initRotaryPushButtonLED+0x6c>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	701a      	strb	r2, [r3, #0]
}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400
 800130c:	40020800 	.word	0x40020800
 8001310:	40020c00 	.word	0x40020c00
 8001314:	20000206 	.word	0x20000206

08001318 <setRotaryColor>:
 *        		 component (red, green, blue).
 *
 * @args:		 LED_OUTPUT_t color:	 color for LED
 */
void setRotaryColor(LED_COLOR_t color)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
	if (initRotaryPushButtonLEDDone == false)
 8001322:	4b45      	ldr	r3, [pc, #276]	; (8001438 <setRotaryColor+0x120>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	f083 0301 	eor.w	r3, r3, #1
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <setRotaryColor+0x1c>
	{
		initRotaryPushButtonLED();
 8001330:	f7ff ffba 	bl	80012a8 <initRotaryPushButtonLED>
	}

	switch(color)
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	2b07      	cmp	r3, #7
 8001338:	d87a      	bhi.n	8001430 <setRotaryColor+0x118>
 800133a:	a201      	add	r2, pc, #4	; (adr r2, 8001340 <setRotaryColor+0x28>)
 800133c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001340:	08001361 	.word	0x08001361
 8001344:	0800137b 	.word	0x0800137b
 8001348:	08001395 	.word	0x08001395
 800134c:	080013af 	.word	0x080013af
 8001350:	080013c9 	.word	0x080013c9
 8001354:	080013e3 	.word	0x080013e3
 8001358:	080013fd 	.word	0x080013fd
 800135c:	08001417 	.word	0x08001417
	{
		/* Set LED color to BLACK */
		case LED_BLACK:
			gpioSetPin(LED_RED_ADR);
 8001360:	2103      	movs	r1, #3
 8001362:	4836      	ldr	r0, [pc, #216]	; (800143c <setRotaryColor+0x124>)
 8001364:	f001 fd25 	bl	8002db2 <gpioSetPin>
			gpioSetPin(LED_GREEN_ADR);
 8001368:	2104      	movs	r1, #4
 800136a:	4834      	ldr	r0, [pc, #208]	; (800143c <setRotaryColor+0x124>)
 800136c:	f001 fd21 	bl	8002db2 <gpioSetPin>
			gpioSetPin(LED_BLUE_ADR);
 8001370:	210a      	movs	r1, #10
 8001372:	4832      	ldr	r0, [pc, #200]	; (800143c <setRotaryColor+0x124>)
 8001374:	f001 fd1d 	bl	8002db2 <gpioSetPin>
			break;
 8001378:	e05a      	b.n	8001430 <setRotaryColor+0x118>

		/* Set LED color to RED */
		case LED_RED:
			gpioResetPin(LED_RED_ADR);
 800137a:	2103      	movs	r1, #3
 800137c:	482f      	ldr	r0, [pc, #188]	; (800143c <setRotaryColor+0x124>)
 800137e:	f001 fd43 	bl	8002e08 <gpioResetPin>
			gpioSetPin(LED_GREEN_ADR);
 8001382:	2104      	movs	r1, #4
 8001384:	482d      	ldr	r0, [pc, #180]	; (800143c <setRotaryColor+0x124>)
 8001386:	f001 fd14 	bl	8002db2 <gpioSetPin>
			gpioSetPin(LED_BLUE_ADR);
 800138a:	210a      	movs	r1, #10
 800138c:	482b      	ldr	r0, [pc, #172]	; (800143c <setRotaryColor+0x124>)
 800138e:	f001 fd10 	bl	8002db2 <gpioSetPin>
			break;
 8001392:	e04d      	b.n	8001430 <setRotaryColor+0x118>

		/* Set LED color to GREEN */
		case LED_GREEN:
			gpioSetPin(LED_RED_ADR);
 8001394:	2103      	movs	r1, #3
 8001396:	4829      	ldr	r0, [pc, #164]	; (800143c <setRotaryColor+0x124>)
 8001398:	f001 fd0b 	bl	8002db2 <gpioSetPin>
			gpioResetPin(LED_GREEN_ADR);
 800139c:	2104      	movs	r1, #4
 800139e:	4827      	ldr	r0, [pc, #156]	; (800143c <setRotaryColor+0x124>)
 80013a0:	f001 fd32 	bl	8002e08 <gpioResetPin>
			gpioSetPin(LED_BLUE_ADR);
 80013a4:	210a      	movs	r1, #10
 80013a6:	4825      	ldr	r0, [pc, #148]	; (800143c <setRotaryColor+0x124>)
 80013a8:	f001 fd03 	bl	8002db2 <gpioSetPin>
			break;
 80013ac:	e040      	b.n	8001430 <setRotaryColor+0x118>

		/* Set LED color to BLUE */
		case LED_BLUE:
			gpioSetPin(LED_RED_ADR);
 80013ae:	2103      	movs	r1, #3
 80013b0:	4822      	ldr	r0, [pc, #136]	; (800143c <setRotaryColor+0x124>)
 80013b2:	f001 fcfe 	bl	8002db2 <gpioSetPin>
			gpioSetPin(LED_GREEN_ADR);
 80013b6:	2104      	movs	r1, #4
 80013b8:	4820      	ldr	r0, [pc, #128]	; (800143c <setRotaryColor+0x124>)
 80013ba:	f001 fcfa 	bl	8002db2 <gpioSetPin>
			gpioResetPin(LED_BLUE_ADR);
 80013be:	210a      	movs	r1, #10
 80013c0:	481e      	ldr	r0, [pc, #120]	; (800143c <setRotaryColor+0x124>)
 80013c2:	f001 fd21 	bl	8002e08 <gpioResetPin>
			break;
 80013c6:	e033      	b.n	8001430 <setRotaryColor+0x118>

		/* Set LED color to MAGENTA */
		case LED_MAGENTA:
			gpioResetPin(LED_RED_ADR);
 80013c8:	2103      	movs	r1, #3
 80013ca:	481c      	ldr	r0, [pc, #112]	; (800143c <setRotaryColor+0x124>)
 80013cc:	f001 fd1c 	bl	8002e08 <gpioResetPin>
			gpioSetPin(LED_GREEN_ADR);
 80013d0:	2104      	movs	r1, #4
 80013d2:	481a      	ldr	r0, [pc, #104]	; (800143c <setRotaryColor+0x124>)
 80013d4:	f001 fced 	bl	8002db2 <gpioSetPin>
			gpioResetPin(LED_BLUE_ADR);
 80013d8:	210a      	movs	r1, #10
 80013da:	4818      	ldr	r0, [pc, #96]	; (800143c <setRotaryColor+0x124>)
 80013dc:	f001 fd14 	bl	8002e08 <gpioResetPin>
			break;
 80013e0:	e026      	b.n	8001430 <setRotaryColor+0x118>

		/* Set LED color to CYAN */
		case LED_CYAN:
			gpioSetPin(LED_RED_ADR);
 80013e2:	2103      	movs	r1, #3
 80013e4:	4815      	ldr	r0, [pc, #84]	; (800143c <setRotaryColor+0x124>)
 80013e6:	f001 fce4 	bl	8002db2 <gpioSetPin>
			gpioResetPin(LED_GREEN_ADR);
 80013ea:	2104      	movs	r1, #4
 80013ec:	4813      	ldr	r0, [pc, #76]	; (800143c <setRotaryColor+0x124>)
 80013ee:	f001 fd0b 	bl	8002e08 <gpioResetPin>
			gpioResetPin(LED_BLUE_ADR);
 80013f2:	210a      	movs	r1, #10
 80013f4:	4811      	ldr	r0, [pc, #68]	; (800143c <setRotaryColor+0x124>)
 80013f6:	f001 fd07 	bl	8002e08 <gpioResetPin>
			break;
 80013fa:	e019      	b.n	8001430 <setRotaryColor+0x118>

		/* Set LED color to YELLOW */
		case LED_YELLOW:
			gpioResetPin(LED_RED_ADR);
 80013fc:	2103      	movs	r1, #3
 80013fe:	480f      	ldr	r0, [pc, #60]	; (800143c <setRotaryColor+0x124>)
 8001400:	f001 fd02 	bl	8002e08 <gpioResetPin>
			gpioResetPin(LED_GREEN_ADR);
 8001404:	2104      	movs	r1, #4
 8001406:	480d      	ldr	r0, [pc, #52]	; (800143c <setRotaryColor+0x124>)
 8001408:	f001 fcfe 	bl	8002e08 <gpioResetPin>
			gpioSetPin(LED_BLUE_ADR);
 800140c:	210a      	movs	r1, #10
 800140e:	480b      	ldr	r0, [pc, #44]	; (800143c <setRotaryColor+0x124>)
 8001410:	f001 fccf 	bl	8002db2 <gpioSetPin>
			break;
 8001414:	e00c      	b.n	8001430 <setRotaryColor+0x118>

		/* Set LED color to WHITE */
		case LED_WHITE:
			gpioResetPin(LED_RED_ADR);
 8001416:	2103      	movs	r1, #3
 8001418:	4808      	ldr	r0, [pc, #32]	; (800143c <setRotaryColor+0x124>)
 800141a:	f001 fcf5 	bl	8002e08 <gpioResetPin>
			gpioResetPin(LED_GREEN_ADR);
 800141e:	2104      	movs	r1, #4
 8001420:	4806      	ldr	r0, [pc, #24]	; (800143c <setRotaryColor+0x124>)
 8001422:	f001 fcf1 	bl	8002e08 <gpioResetPin>
			gpioResetPin(LED_BLUE_ADR);
 8001426:	210a      	movs	r1, #10
 8001428:	4804      	ldr	r0, [pc, #16]	; (800143c <setRotaryColor+0x124>)
 800142a:	f001 fced 	bl	8002e08 <gpioResetPin>
			break;
 800142e:	bf00      	nop
	}
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000206 	.word	0x20000206
 800143c:	40020400 	.word	0x40020400

08001440 <getRotaryPushButton>:
 * @brief: 		 Returns the state of the Push Button.
 *        		 Returns true if the button is pressed, false otherwise.
 *        		 Additionally, it clears the internal flag if the button was pressed.
 */
int getRotaryPushButton()
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
	if (initRotaryPushButtonDone == false)
 8001446:	4b0d      	ldr	r3, [pc, #52]	; (800147c <getRotaryPushButton+0x3c>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	f083 0301 	eor.w	r3, r3, #1
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d003      	beq.n	800145c <getRotaryPushButton+0x1c>
	{
		initRotaryPushButton();
 8001454:	f7ff fec2 	bl	80011dc <initRotaryPushButton>
		return ERROR_VALUE;
 8001458:	2301      	movs	r3, #1
 800145a:	e00a      	b.n	8001472 <getRotaryPushButton+0x32>
	}

	/* Copy the current state of the push button */
	int pushButton = (int)pushButtonFlag;
 800145c:	4b08      	ldr	r3, [pc, #32]	; (8001480 <getRotaryPushButton+0x40>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	607b      	str	r3, [r7, #4]

	/* clear the internal flag if it was pressed */
	if (pushButtonFlag == true)
 8001462:	4b07      	ldr	r3, [pc, #28]	; (8001480 <getRotaryPushButton+0x40>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d002      	beq.n	8001470 <getRotaryPushButton+0x30>
	{
		pushButtonFlag = false;
 800146a:	4b05      	ldr	r3, [pc, #20]	; (8001480 <getRotaryPushButton+0x40>)
 800146c:	2200      	movs	r2, #0
 800146e:	701a      	strb	r2, [r3, #0]
	}

	/* Returns true if the button is pressed, false otherwise*/
	return pushButton;
 8001470:	687b      	ldr	r3, [r7, #4]
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000205 	.word	0x20000205
 8001480:	20000204 	.word	0x20000204

08001484 <getRotaryPosition>:
 *
 * @brief: 		 Gets the rotary encoder position.
 *        		 Returns the current position as an integer.
 */
int getRotaryPosition()
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
	if (initRotaryPushButtonDone == false)
 8001488:	4b07      	ldr	r3, [pc, #28]	; (80014a8 <getRotaryPosition+0x24>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	f083 0301 	eor.w	r3, r3, #1
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <getRotaryPosition+0x16>
	{
		return ERROR_VALUE;
 8001496:	2301      	movs	r3, #1
 8001498:	e001      	b.n	800149e <getRotaryPosition+0x1a>
	}

	/* Returns the current position as an integer.*/
	return rotoryPosition;
 800149a:	4b04      	ldr	r3, [pc, #16]	; (80014ac <getRotaryPosition+0x28>)
 800149c:	681b      	ldr	r3, [r3, #0]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	20000205 	.word	0x20000205
 80014ac:	20000200 	.word	0x20000200

080014b0 <setRotaryPosition>:

uint16_t setRotaryPosition(int32_t position)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	if (initRotaryPushButtonDone == false)
 80014b8:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <setRotaryPosition+0x30>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	f083 0301 	eor.w	r3, r3, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <setRotaryPosition+0x1a>
	{
		return ERROR_VALUE;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e003      	b.n	80014d2 <setRotaryPosition+0x22>
	}

	rotoryPosition = position;
 80014ca:	4a06      	ldr	r2, [pc, #24]	; (80014e4 <setRotaryPosition+0x34>)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6013      	str	r3, [r2, #0]

	return 0;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	20000205 	.word	0x20000205
 80014e4:	20000200 	.word	0x20000200

080014e8 <EXTI1_IRQHandler>:




void ROTARY_A_HANDLER(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	/* Check ROT B and update position */
	if (gpioGetPinState(ROTARY_B_ADR) == true)
 80014ec:	2100      	movs	r1, #0
 80014ee:	480f      	ldr	r0, [pc, #60]	; (800152c <EXTI1_IRQHandler+0x44>)
 80014f0:	f001 fdc5 	bl	800307e <gpioGetPinState>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d005      	beq.n	8001506 <EXTI1_IRQHandler+0x1e>
	{
		rotoryPosition += 1;
 80014fa:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <EXTI1_IRQHandler+0x48>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	3301      	adds	r3, #1
 8001500:	4a0b      	ldr	r2, [pc, #44]	; (8001530 <EXTI1_IRQHandler+0x48>)
 8001502:	6013      	str	r3, [r2, #0]
 8001504:	e004      	b.n	8001510 <EXTI1_IRQHandler+0x28>
	}
	else
	{
		rotoryPosition -= 1;
 8001506:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <EXTI1_IRQHandler+0x48>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	3b01      	subs	r3, #1
 800150c:	4a08      	ldr	r2, [pc, #32]	; (8001530 <EXTI1_IRQHandler+0x48>)
 800150e:	6013      	str	r3, [r2, #0]
	}

	/* Clear the interrupt flag for ROT A */
	if (EXTI->PR & ROTARY_A_PR)
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <EXTI1_IRQHandler+0x4c>)
 8001512:	695b      	ldr	r3, [r3, #20]
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d005      	beq.n	8001528 <EXTI1_IRQHandler+0x40>
	{
		EXTI->PR |= ROTARY_A_PR;
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <EXTI1_IRQHandler+0x4c>)
 800151e:	695b      	ldr	r3, [r3, #20]
 8001520:	4a04      	ldr	r2, [pc, #16]	; (8001534 <EXTI1_IRQHandler+0x4c>)
 8001522:	f043 0302 	orr.w	r3, r3, #2
 8001526:	6153      	str	r3, [r2, #20]
	}
}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40020800 	.word	0x40020800
 8001530:	20000200 	.word	0x20000200
 8001534:	40013c00 	.word	0x40013c00

08001538 <EXTI15_10_IRQHandler>:
 *
 * @brief: 		 EXTI Interrupt Handler for PUSH BUTTON.
 *        		 Sets the PUSH BUTTON flag.
 */
void ROTARY_SW_HANDLER(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
	/* Set PUSH BUTTON flag */
	pushButtonFlag = true;
 800153c:	4b09      	ldr	r3, [pc, #36]	; (8001564 <EXTI15_10_IRQHandler+0x2c>)
 800153e:	2201      	movs	r2, #1
 8001540:	701a      	strb	r2, [r3, #0]

	/* Clear the interrupt flag for PUSH BUTTON */
	if (EXTI->PR & ROTARY_SW_PR)
 8001542:	4b09      	ldr	r3, [pc, #36]	; (8001568 <EXTI15_10_IRQHandler+0x30>)
 8001544:	695b      	ldr	r3, [r3, #20]
 8001546:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800154a:	2b00      	cmp	r3, #0
 800154c:	d005      	beq.n	800155a <EXTI15_10_IRQHandler+0x22>
	{
		EXTI->PR |= ROTARY_SW_PR;
 800154e:	4b06      	ldr	r3, [pc, #24]	; (8001568 <EXTI15_10_IRQHandler+0x30>)
 8001550:	695b      	ldr	r3, [r3, #20]
 8001552:	4a05      	ldr	r2, [pc, #20]	; (8001568 <EXTI15_10_IRQHandler+0x30>)
 8001554:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001558:	6153      	str	r3, [r2, #20]
	}
}
 800155a:	bf00      	nop
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	20000204 	.word	0x20000204
 8001568:	40013c00 	.word	0x40013c00

0800156c <delayms>:

/* Function creates delay
 * delayValue is in ms
 */
void delayms(uint32_t delayValue)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	systickDelay(&ST7735_Timer, delayValue);
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	4803      	ldr	r0, [pc, #12]	; (8001584 <delayms+0x18>)
 8001578:	f002 fb38 	bl	8003bec <systickDelay>
}
 800157c:	bf00      	nop
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000228 	.word	0x20000228

08001588 <tftSPISenddata>:


// Function sends byte via SPI to controller
void tftSPISenddata(const uint8_t data)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
	spiWriteByte(spi, ST7735_CS_PORT, ST7735_CS, data);
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <tftSPISenddata+0x20>)
 8001594:	6818      	ldr	r0, [r3, #0]
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	2206      	movs	r2, #6
 800159a:	4904      	ldr	r1, [pc, #16]	; (80015ac <tftSPISenddata+0x24>)
 800159c:	f002 fa17 	bl	80039ce <spiWriteByte>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000004 	.word	0x20000004
 80015ac:	40020400 	.word	0x40020400

080015b0 <tftSendCmd>:
}


// Function sends control command to controller
void tftSendCmd(const uint8_t cmd)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	71fb      	strb	r3, [r7, #7]
	ST7735_DC0;
 80015ba:	2107      	movs	r1, #7
 80015bc:	4805      	ldr	r0, [pc, #20]	; (80015d4 <tftSendCmd+0x24>)
 80015be:	f001 fc23 	bl	8002e08 <gpioResetPin>
    tftSPISenddata(cmd);
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ffdf 	bl	8001588 <tftSPISenddata>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40020800 	.word	0x40020800

080015d8 <tftSendData>:


// Function that sends parameters or a command to controller
void tftSendData(const uint8_t data)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
    ST7735_DC1;
 80015e2:	2107      	movs	r1, #7
 80015e4:	4805      	ldr	r0, [pc, #20]	; (80015fc <tftSendData+0x24>)
 80015e6:	f001 fbe4 	bl	8002db2 <gpioSetPin>
    tftSPISenddata(data);
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ffcb 	bl	8001588 <tftSPISenddata>
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40020800 	.word	0x40020800

08001600 <spiInit>:

// Function that initializes the hardware configuration
void spiInit(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af04      	add	r7, sp, #16

    // Declaration of SPI & IO Pins for ST7735-Port
    gpioSelectPort(ST7735_RST_PORT);
 8001606:	4825      	ldr	r0, [pc, #148]	; (800169c <spiInit+0x9c>)
 8001608:	f001 fb24 	bl	8002c54 <gpioSelectPort>
    gpioSelectPinMode(ST7735_RST_PORT, ST7735_RST, OUTPUT);		// RESET
 800160c:	2201      	movs	r2, #1
 800160e:	2109      	movs	r1, #9
 8001610:	4822      	ldr	r0, [pc, #136]	; (800169c <spiInit+0x9c>)
 8001612:	f001 fb83 	bl	8002d1c <gpioSelectPinMode>
    gpioSelectPort(ST7735_DC_PORT);
 8001616:	4822      	ldr	r0, [pc, #136]	; (80016a0 <spiInit+0xa0>)
 8001618:	f001 fb1c 	bl	8002c54 <gpioSelectPort>
    gpioSelectPinMode(ST7735_DC_PORT, ST7735_DC, OUTPUT);		// DATA/Command
 800161c:	2201      	movs	r2, #1
 800161e:	2107      	movs	r1, #7
 8001620:	481f      	ldr	r0, [pc, #124]	; (80016a0 <spiInit+0xa0>)
 8001622:	f001 fb7b 	bl	8002d1c <gpioSelectPinMode>

    gpioInitPort(ST7735_CS_PORT);
 8001626:	481f      	ldr	r0, [pc, #124]	; (80016a4 <spiInit+0xa4>)
 8001628:	f001 fab2 	bl	8002b90 <gpioInitPort>
    gpioSelectPinMode(ST7735_CS_PORT,ST7735_CS, OUTPUT);        // CS
 800162c:	2201      	movs	r2, #1
 800162e:	2106      	movs	r1, #6
 8001630:	481c      	ldr	r0, [pc, #112]	; (80016a4 <spiInit+0xa4>)
 8001632:	f001 fb73 	bl	8002d1c <gpioSelectPinMode>
    gpioSelectPushPullMode(ST7735_CS_PORT, ST7735_CS, PULLUP);
 8001636:	2201      	movs	r2, #1
 8001638:	2106      	movs	r1, #6
 800163a:	481a      	ldr	r0, [pc, #104]	; (80016a4 <spiInit+0xa4>)
 800163c:	f001 fcc2 	bl	8002fc4 <gpioSelectPushPullMode>

    gpioInitPort(ST7735_SPI_PORT);
 8001640:	4816      	ldr	r0, [pc, #88]	; (800169c <spiInit+0x9c>)
 8001642:	f001 faa5 	bl	8002b90 <gpioInitPort>
    gpioSelectPinMode(ST7735_SPI_PORT, ST7735_CLK, ALTFUNC);	// SPI1 Clock
 8001646:	2202      	movs	r2, #2
 8001648:	2105      	movs	r1, #5
 800164a:	4814      	ldr	r0, [pc, #80]	; (800169c <spiInit+0x9c>)
 800164c:	f001 fb66 	bl	8002d1c <gpioSelectPinMode>
    gpioSelectAltFunc(ST7735_SPI_PORT, ST7735_CLK, AF5);
 8001650:	2205      	movs	r2, #5
 8001652:	2105      	movs	r1, #5
 8001654:	4811      	ldr	r0, [pc, #68]	; (800169c <spiInit+0x9c>)
 8001656:	f001 fc03 	bl	8002e60 <gpioSelectAltFunc>
    gpioSelectPinMode(ST7735_SPI_PORT, ST7735_MOSI, ALTFUNC);	// SPI1 MOSI
 800165a:	2202      	movs	r2, #2
 800165c:	2107      	movs	r1, #7
 800165e:	480f      	ldr	r0, [pc, #60]	; (800169c <spiInit+0x9c>)
 8001660:	f001 fb5c 	bl	8002d1c <gpioSelectPinMode>
    gpioSelectAltFunc(ST7735_SPI_PORT, ST7735_MOSI, AF5);
 8001664:	2205      	movs	r2, #5
 8001666:	2107      	movs	r1, #7
 8001668:	480c      	ldr	r0, [pc, #48]	; (800169c <spiInit+0x9c>)
 800166a:	f001 fbf9 	bl	8002e60 <gpioSelectAltFunc>

    // initialization of  SPI1
    spiSelectSPI(spi);
 800166e:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <spiInit+0xa8>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4618      	mov	r0, r3
 8001674:	f002 f950 	bl	8003918 <spiSelectSPI>
    spiInitSPI(spi, CLK_DIV_16, SPI_DATA_8_BIT, SSM_ON, SSI_LVL_HIGH, MASTER, SPI_PHASE_EDGE_1, SPI_IDLE_LOW);
 8001678:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <spiInit+0xa8>)
 800167a:	6818      	ldr	r0, [r3, #0]
 800167c:	2300      	movs	r3, #0
 800167e:	9303      	str	r3, [sp, #12]
 8001680:	2300      	movs	r3, #0
 8001682:	9302      	str	r3, [sp, #8]
 8001684:	2300      	movs	r3, #0
 8001686:	9301      	str	r3, [sp, #4]
 8001688:	2301      	movs	r3, #1
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2301      	movs	r3, #1
 800168e:	2200      	movs	r2, #0
 8001690:	2103      	movs	r1, #3
 8001692:	f002 f853 	bl	800373c <spiInitSPI>

}
 8001696:	bf00      	nop
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40020000 	.word	0x40020000
 80016a0:	40020800 	.word	0x40020800
 80016a4:	40020400 	.word	0x40020400
 80016a8:	20000004 	.word	0x20000004

080016ac <commandList>:

/*Companion code to the above tables.  Reads and issues
* a series of tft commands stored in PROGMEM byte array.
*/
static void commandList(const uint8_t *addr)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	uint8_t  numCommands, numArgs;
	uint16_t ms;

	numCommands = *addr++;   // Number of commands to follow
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	1c5a      	adds	r2, r3, #1
 80016b8:	607a      	str	r2, [r7, #4]
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	73fb      	strb	r3, [r7, #15]
	while(numCommands--) {                 // For each command...
 80016be:	e033      	b.n	8001728 <commandList+0x7c>
		tftSendCmd(*addr++); //   Read, issue command
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	1c5a      	adds	r2, r3, #1
 80016c4:	607a      	str	r2, [r7, #4]
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff ff71 	bl	80015b0 <tftSendCmd>
		numArgs  = *addr++;    //   Number of args to follow
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	1c5a      	adds	r2, r3, #1
 80016d2:	607a      	str	r2, [r7, #4]
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	73bb      	strb	r3, [r7, #14]
		ms       = numArgs & DELAY;          //   If hibit set, delay follows args
 80016d8:	7bbb      	ldrb	r3, [r7, #14]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016e0:	81bb      	strh	r3, [r7, #12]
		numArgs &= ~DELAY;                   //   Mask out delay bit
 80016e2:	7bbb      	ldrb	r3, [r7, #14]
 80016e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016e8:	73bb      	strb	r3, [r7, #14]
		while(numArgs--) {                   //   For each argument...
 80016ea:	e006      	b.n	80016fa <commandList+0x4e>
			tftSendData(*addr++);  //     Read, issue argument
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	1c5a      	adds	r2, r3, #1
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff ff6f 	bl	80015d8 <tftSendData>
		while(numArgs--) {                   //   For each argument...
 80016fa:	7bbb      	ldrb	r3, [r7, #14]
 80016fc:	1e5a      	subs	r2, r3, #1
 80016fe:	73ba      	strb	r2, [r7, #14]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d1f3      	bne.n	80016ec <commandList+0x40>
		}

		if(ms) {
 8001704:	89bb      	ldrh	r3, [r7, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d00e      	beq.n	8001728 <commandList+0x7c>
			ms = *addr++; // Read post-command delay time (ms)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	1c5a      	adds	r2, r3, #1
 800170e:	607a      	str	r2, [r7, #4]
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	81bb      	strh	r3, [r7, #12]
			if(ms == 255) ms = 500;     // If 255, delay for 500 ms
 8001714:	89bb      	ldrh	r3, [r7, #12]
 8001716:	2bff      	cmp	r3, #255	; 0xff
 8001718:	d102      	bne.n	8001720 <commandList+0x74>
 800171a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800171e:	81bb      	strh	r3, [r7, #12]
			delayms(ms);
 8001720:	89bb      	ldrh	r3, [r7, #12]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff ff22 	bl	800156c <delayms>
	while(numCommands--) {                 // For each command...
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	1e5a      	subs	r2, r3, #1
 800172c:	73fa      	strb	r2, [r7, #15]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1c6      	bne.n	80016c0 <commandList+0x14>
		}
	}
}
 8001732:	bf00      	nop
 8001734:	bf00      	nop
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <commonInit>:

// Initialization code common to both 'B' and 'R' type displays
static void commonInit(const uint8_t *cmdList)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	// toggle RST low to reset; CS low so it'll listen to us
	ST7735_CS0;
 8001744:	2106      	movs	r1, #6
 8001746:	480c      	ldr	r0, [pc, #48]	; (8001778 <commonInit+0x3c>)
 8001748:	f001 fb5e 	bl	8002e08 <gpioResetPin>
	tftSendCmd(ST7735_SWRESET);
	delayms(500);
#else
	//ST7735_RST1;
	//delay_ms(500);
	ST7735_RST0;
 800174c:	2109      	movs	r1, #9
 800174e:	480b      	ldr	r0, [pc, #44]	; (800177c <commonInit+0x40>)
 8001750:	f001 fb5a 	bl	8002e08 <gpioResetPin>
	delayms(50);  //default value 500
 8001754:	2032      	movs	r0, #50	; 0x32
 8001756:	f7ff ff09 	bl	800156c <delayms>
	ST7735_RST1;
 800175a:	2109      	movs	r1, #9
 800175c:	4807      	ldr	r0, [pc, #28]	; (800177c <commonInit+0x40>)
 800175e:	f001 fb28 	bl	8002db2 <gpioSetPin>
	//delay_ms(500);
#endif
	if(cmdList) commandList(cmdList);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d002      	beq.n	800176e <commonInit+0x32>
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f7ff ff9f 	bl	80016ac <commandList>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40020400 	.word	0x40020400
 800177c:	40020000 	.word	0x40020000

08001780 <tftInitR>:

// Initialization for ST7735R screens (green or red tabs)
void tftInitR(uint8_t options)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	71fb      	strb	r3, [r7, #7]
	delayms(50);
 800178a:	2032      	movs	r0, #50	; 0x32
 800178c:	f7ff feee 	bl	800156c <delayms>
	commonInit(Rcmd1);
 8001790:	4811      	ldr	r0, [pc, #68]	; (80017d8 <tftInitR+0x58>)
 8001792:	f7ff ffd3 	bl	800173c <commonInit>
	//chooses initialization for specific display type
	if(options == INITR_GREENTAB)
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d109      	bne.n	80017b0 <tftInitR+0x30>
	{
		commandList(Rcmd2green);
 800179c:	480f      	ldr	r0, [pc, #60]	; (80017dc <tftInitR+0x5c>)
 800179e:	f7ff ff85 	bl	80016ac <commandList>
		//Starting position of rows and columns
		colstart = 2;
 80017a2:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <tftInitR+0x60>)
 80017a4:	2202      	movs	r2, #2
 80017a6:	601a      	str	r2, [r3, #0]
		rowstart = 1;
 80017a8:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <tftInitR+0x64>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	e002      	b.n	80017b6 <tftInitR+0x36>
	}
	else
	{
		// colstart, rowstart left at default '0' values
		commandList(Rcmd2red);
 80017b0:	480d      	ldr	r0, [pc, #52]	; (80017e8 <tftInitR+0x68>)
 80017b2:	f7ff ff7b 	bl	80016ac <commandList>
	}
	commandList(Rcmd3);
 80017b6:	480d      	ldr	r0, [pc, #52]	; (80017ec <tftInitR+0x6c>)
 80017b8:	f7ff ff78 	bl	80016ac <commandList>

	// if black, change MADCTL color filter
	if (options == INITR_BLACKTAB)
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d105      	bne.n	80017ce <tftInitR+0x4e>
	{
		tftSendCmd(ST7735_MADCTL);
 80017c2:	2036      	movs	r0, #54	; 0x36
 80017c4:	f7ff fef4 	bl	80015b0 <tftSendCmd>
		tftSendData(0xC0);
 80017c8:	20c0      	movs	r0, #192	; 0xc0
 80017ca:	f7ff ff05 	bl	80015d8 <tftSendData>
	}

	//  tabcolor = options;
}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	08007d48 	.word	0x08007d48
 80017dc:	08007d84 	.word	0x08007d84
 80017e0:	20000208 	.word	0x20000208
 80017e4:	2000020c 	.word	0x2000020c
 80017e8:	08007d94 	.word	0x08007d94
 80017ec:	08007da4 	.word	0x08007da4

080017f0 <tftSetAddrWindow>:
/*sets Window for what will be printed on display
 * x0, x1 are start column and end column
 * y0, y1 are start row and end row
 */
void tftSetAddrWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80017f0:	b590      	push	{r4, r7, lr}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4604      	mov	r4, r0
 80017f8:	4608      	mov	r0, r1
 80017fa:	4611      	mov	r1, r2
 80017fc:	461a      	mov	r2, r3
 80017fe:	4623      	mov	r3, r4
 8001800:	71fb      	strb	r3, [r7, #7]
 8001802:	4603      	mov	r3, r0
 8001804:	71bb      	strb	r3, [r7, #6]
 8001806:	460b      	mov	r3, r1
 8001808:	717b      	strb	r3, [r7, #5]
 800180a:	4613      	mov	r3, r2
 800180c:	713b      	strb	r3, [r7, #4]
	tftSendCmd(ST7735_CASET);		// Column addr set
 800180e:	202a      	movs	r0, #42	; 0x2a
 8001810:	f7ff fece 	bl	80015b0 <tftSendCmd>
	tftSendData(0x00);
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff fedf 	bl	80015d8 <tftSendData>
	tftSendData(x0+colstart);     // XSTART
 800181a:	4b1b      	ldr	r3, [pc, #108]	; (8001888 <tftSetAddrWindow+0x98>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	b2da      	uxtb	r2, r3
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	4413      	add	r3, r2
 8001824:	b2db      	uxtb	r3, r3
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fed6 	bl	80015d8 <tftSendData>
	tftSendData(0x00);
 800182c:	2000      	movs	r0, #0
 800182e:	f7ff fed3 	bl	80015d8 <tftSendData>
	tftSendData(x1+colstart);     // XEND
 8001832:	4b15      	ldr	r3, [pc, #84]	; (8001888 <tftSetAddrWindow+0x98>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	b2da      	uxtb	r2, r3
 8001838:	797b      	ldrb	r3, [r7, #5]
 800183a:	4413      	add	r3, r2
 800183c:	b2db      	uxtb	r3, r3
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff feca 	bl	80015d8 <tftSendData>

	tftSendCmd(ST7735_RASET); // Row addr set
 8001844:	202b      	movs	r0, #43	; 0x2b
 8001846:	f7ff feb3 	bl	80015b0 <tftSendCmd>
	tftSendData(0x00);
 800184a:	2000      	movs	r0, #0
 800184c:	f7ff fec4 	bl	80015d8 <tftSendData>
	tftSendData(y0+rowstart);     // YSTART
 8001850:	4b0e      	ldr	r3, [pc, #56]	; (800188c <tftSetAddrWindow+0x9c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	79bb      	ldrb	r3, [r7, #6]
 8001858:	4413      	add	r3, r2
 800185a:	b2db      	uxtb	r3, r3
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff febb 	bl	80015d8 <tftSendData>
	tftSendData(0x00);
 8001862:	2000      	movs	r0, #0
 8001864:	f7ff feb8 	bl	80015d8 <tftSendData>
	tftSendData(y1+rowstart);     // YEND
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <tftSetAddrWindow+0x9c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	b2da      	uxtb	r2, r3
 800186e:	793b      	ldrb	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	b2db      	uxtb	r3, r3
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff feaf 	bl	80015d8 <tftSendData>

	tftSendCmd(ST7735_RAMWR); // write to RAM
 800187a:	202c      	movs	r0, #44	; 0x2c
 800187c:	f7ff fe98 	bl	80015b0 <tftSendCmd>
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	bd90      	pop	{r4, r7, pc}
 8001888:	20000208 	.word	0x20000208
 800188c:	2000020c 	.word	0x2000020c

08001890 <tftPushColor>:

//colors selected pixel in chosen color
void tftPushColor(uint16_t color)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	80fb      	strh	r3, [r7, #6]
	ST7735_DC1;
 800189a:	2107      	movs	r1, #7
 800189c:	4809      	ldr	r0, [pc, #36]	; (80018c4 <tftPushColor+0x34>)
 800189e:	f001 fa88 	bl	8002db2 <gpioSetPin>
	putpix(color);
 80018a2:	88fb      	ldrh	r3, [r7, #6]
 80018a4:	0a1b      	lsrs	r3, r3, #8
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff fe6c 	bl	8001588 <tftSPISenddata>
 80018b0:	88fb      	ldrh	r3, [r7, #6]
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fe67 	bl	8001588 <tftSPISenddata>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40020800 	.word	0x40020800

080018c8 <tftDrawPixel>:

/* draw single colored pixel on screen
 * x and y are the Position, color examples are defined in tft Display Header
 */
void tftDrawPixel(int16_t x, int16_t y, uint16_t color)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]
 80018d2:	460b      	mov	r3, r1
 80018d4:	80bb      	strh	r3, [r7, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	807b      	strh	r3, [r7, #2]
	if((x < 0) ||(x >= width) || (y < 0) || (y >= height))
 80018da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	db22      	blt.n	8001928 <tftDrawPixel+0x60>
 80018e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018e6:	4a12      	ldr	r2, [pc, #72]	; (8001930 <tftDrawPixel+0x68>)
 80018e8:	8812      	ldrh	r2, [r2, #0]
 80018ea:	4293      	cmp	r3, r2
 80018ec:	da1c      	bge.n	8001928 <tftDrawPixel+0x60>
 80018ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	db18      	blt.n	8001928 <tftDrawPixel+0x60>
 80018f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018fa:	4a0e      	ldr	r2, [pc, #56]	; (8001934 <tftDrawPixel+0x6c>)
 80018fc:	8812      	ldrh	r2, [r2, #0]
 80018fe:	4293      	cmp	r3, r2
 8001900:	da12      	bge.n	8001928 <tftDrawPixel+0x60>
		{
		return;
		}

	tftSetAddrWindow(x,y,x+1,y+1);
 8001902:	88fb      	ldrh	r3, [r7, #6]
 8001904:	b2d8      	uxtb	r0, r3
 8001906:	88bb      	ldrh	r3, [r7, #4]
 8001908:	b2d9      	uxtb	r1, r3
 800190a:	88fb      	ldrh	r3, [r7, #6]
 800190c:	b2db      	uxtb	r3, r3
 800190e:	3301      	adds	r3, #1
 8001910:	b2da      	uxtb	r2, r3
 8001912:	88bb      	ldrh	r3, [r7, #4]
 8001914:	b2db      	uxtb	r3, r3
 8001916:	3301      	adds	r3, #1
 8001918:	b2db      	uxtb	r3, r3
 800191a:	f7ff ff69 	bl	80017f0 <tftSetAddrWindow>
	tftPushColor(color);
 800191e:	887b      	ldrh	r3, [r7, #2]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ffb5 	bl	8001890 <tftPushColor>
 8001926:	e000      	b.n	800192a <tftDrawPixel+0x62>
		return;
 8001928:	bf00      	nop
}
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000000 	.word	0x20000000
 8001934:	20000002 	.word	0x20000002

08001938 <tftFillRect>:
/*fill a rectangle
 * x and y are starting position
 * w is width, h is height
 */
void tftFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8001938:	b590      	push	{r4, r7, lr}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4604      	mov	r4, r0
 8001940:	4608      	mov	r0, r1
 8001942:	4611      	mov	r1, r2
 8001944:	461a      	mov	r2, r3
 8001946:	4623      	mov	r3, r4
 8001948:	80fb      	strh	r3, [r7, #6]
 800194a:	4603      	mov	r3, r0
 800194c:	80bb      	strh	r3, [r7, #4]
 800194e:	460b      	mov	r3, r1
 8001950:	807b      	strh	r3, [r7, #2]
 8001952:	4613      	mov	r3, r2
 8001954:	803b      	strh	r3, [r7, #0]
	// rudimentary clipping (drawChar w/big text requires this)
	if((x >= width) || (y >= height))
 8001956:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800195a:	4a37      	ldr	r2, [pc, #220]	; (8001a38 <tftFillRect+0x100>)
 800195c:	8812      	ldrh	r2, [r2, #0]
 800195e:	4293      	cmp	r3, r2
 8001960:	da65      	bge.n	8001a2e <tftFillRect+0xf6>
 8001962:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001966:	4a35      	ldr	r2, [pc, #212]	; (8001a3c <tftFillRect+0x104>)
 8001968:	8812      	ldrh	r2, [r2, #0]
 800196a:	4293      	cmp	r3, r2
 800196c:	da5f      	bge.n	8001a2e <tftFillRect+0xf6>
		{
		return;
		}

	if((x + w - 1) >= width)
 800196e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001972:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001976:	4413      	add	r3, r2
 8001978:	4a2f      	ldr	r2, [pc, #188]	; (8001a38 <tftFillRect+0x100>)
 800197a:	8812      	ldrh	r2, [r2, #0]
 800197c:	4293      	cmp	r3, r2
 800197e:	dd05      	ble.n	800198c <tftFillRect+0x54>
		{
		w = width  - x;
 8001980:	4b2d      	ldr	r3, [pc, #180]	; (8001a38 <tftFillRect+0x100>)
 8001982:	881a      	ldrh	r2, [r3, #0]
 8001984:	88fb      	ldrh	r3, [r7, #6]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	b29b      	uxth	r3, r3
 800198a:	807b      	strh	r3, [r7, #2]
		}

	if((y + h - 1) >= height)
 800198c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001990:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001994:	4413      	add	r3, r2
 8001996:	4a29      	ldr	r2, [pc, #164]	; (8001a3c <tftFillRect+0x104>)
 8001998:	8812      	ldrh	r2, [r2, #0]
 800199a:	4293      	cmp	r3, r2
 800199c:	dd05      	ble.n	80019aa <tftFillRect+0x72>
		{
		h = height - y;
 800199e:	4b27      	ldr	r3, [pc, #156]	; (8001a3c <tftFillRect+0x104>)
 80019a0:	881a      	ldrh	r2, [r3, #0]
 80019a2:	88bb      	ldrh	r3, [r7, #4]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	803b      	strh	r3, [r7, #0]
		}

	tftSetAddrWindow(x, y, x+w-1, y+h-1);
 80019aa:	88fb      	ldrh	r3, [r7, #6]
 80019ac:	b2d8      	uxtb	r0, r3
 80019ae:	88bb      	ldrh	r3, [r7, #4]
 80019b0:	b2d9      	uxtb	r1, r3
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	887b      	ldrh	r3, [r7, #2]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	4413      	add	r3, r2
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	3b01      	subs	r3, #1
 80019c0:	b2dc      	uxtb	r4, r3
 80019c2:	88bb      	ldrh	r3, [r7, #4]
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	883b      	ldrh	r3, [r7, #0]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	4413      	add	r3, r2
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	3b01      	subs	r3, #1
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	4622      	mov	r2, r4
 80019d4:	f7ff ff0c 	bl	80017f0 <tftSetAddrWindow>

	ST7735_DC1;
 80019d8:	2107      	movs	r1, #7
 80019da:	4819      	ldr	r0, [pc, #100]	; (8001a40 <tftFillRect+0x108>)
 80019dc:	f001 f9e9 	bl	8002db2 <gpioSetPin>
	for(y=h; y>0; y--)
 80019e0:	883b      	ldrh	r3, [r7, #0]
 80019e2:	80bb      	strh	r3, [r7, #4]
 80019e4:	e01e      	b.n	8001a24 <tftFillRect+0xec>
	{
		for(x=w; x>0; x--)
 80019e6:	887b      	ldrh	r3, [r7, #2]
 80019e8:	80fb      	strh	r3, [r7, #6]
 80019ea:	e011      	b.n	8001a10 <tftFillRect+0xd8>
		{
			putpix(color);
 80019ec:	8b3b      	ldrh	r3, [r7, #24]
 80019ee:	0a1b      	lsrs	r3, r3, #8
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff fdc7 	bl	8001588 <tftSPISenddata>
 80019fa:	8b3b      	ldrh	r3, [r7, #24]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff fdc2 	bl	8001588 <tftSPISenddata>
		for(x=w; x>0; x--)
 8001a04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	80fb      	strh	r3, [r7, #6]
 8001a10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	dce9      	bgt.n	80019ec <tftFillRect+0xb4>
	for(y=h; y>0; y--)
 8001a18:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	80bb      	strh	r3, [r7, #4]
 8001a24:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	dcdc      	bgt.n	80019e6 <tftFillRect+0xae>
 8001a2c:	e000      	b.n	8001a30 <tftFillRect+0xf8>
		return;
 8001a2e:	bf00      	nop
		}
	}
}
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd90      	pop	{r4, r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	20000002 	.word	0x20000002
 8001a40:	40020800 	.word	0x40020800

08001a44 <tftDrawFastVLine>:
/*
 * draws vertical line
 * x an y are starting point
 * h is height
 */
void tftDrawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color) {
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4604      	mov	r4, r0
 8001a4c:	4608      	mov	r0, r1
 8001a4e:	4611      	mov	r1, r2
 8001a50:	461a      	mov	r2, r3
 8001a52:	4623      	mov	r3, r4
 8001a54:	80fb      	strh	r3, [r7, #6]
 8001a56:	4603      	mov	r3, r0
 8001a58:	80bb      	strh	r3, [r7, #4]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	807b      	strh	r3, [r7, #2]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	803b      	strh	r3, [r7, #0]
	// Rudimentary clipping
	if((x >= width) || (y >= height)) return;
 8001a62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a66:	4a24      	ldr	r2, [pc, #144]	; (8001af8 <tftDrawFastVLine+0xb4>)
 8001a68:	8812      	ldrh	r2, [r2, #0]
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	da3f      	bge.n	8001aee <tftDrawFastVLine+0xaa>
 8001a6e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a72:	4a22      	ldr	r2, [pc, #136]	; (8001afc <tftDrawFastVLine+0xb8>)
 8001a74:	8812      	ldrh	r2, [r2, #0]
 8001a76:	4293      	cmp	r3, r2
 8001a78:	da39      	bge.n	8001aee <tftDrawFastVLine+0xaa>
	if((y+h-1) >= height) h = height-y;
 8001a7a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001a7e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a82:	4413      	add	r3, r2
 8001a84:	4a1d      	ldr	r2, [pc, #116]	; (8001afc <tftDrawFastVLine+0xb8>)
 8001a86:	8812      	ldrh	r2, [r2, #0]
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	dd05      	ble.n	8001a98 <tftDrawFastVLine+0x54>
 8001a8c:	4b1b      	ldr	r3, [pc, #108]	; (8001afc <tftDrawFastVLine+0xb8>)
 8001a8e:	881a      	ldrh	r2, [r3, #0]
 8001a90:	88bb      	ldrh	r3, [r7, #4]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	807b      	strh	r3, [r7, #2]
	tftSetAddrWindow(x, y, x, y+h-1);
 8001a98:	88fb      	ldrh	r3, [r7, #6]
 8001a9a:	b2d8      	uxtb	r0, r3
 8001a9c:	88bb      	ldrh	r3, [r7, #4]
 8001a9e:	b2d9      	uxtb	r1, r3
 8001aa0:	88fb      	ldrh	r3, [r7, #6]
 8001aa2:	b2dc      	uxtb	r4, r3
 8001aa4:	88bb      	ldrh	r3, [r7, #4]
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	887b      	ldrh	r3, [r7, #2]
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	4413      	add	r3, r2
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	4622      	mov	r2, r4
 8001ab6:	f7ff fe9b 	bl	80017f0 <tftSetAddrWindow>

	ST7735_DC1;
 8001aba:	2107      	movs	r1, #7
 8001abc:	4810      	ldr	r0, [pc, #64]	; (8001b00 <tftDrawFastVLine+0xbc>)
 8001abe:	f001 f978 	bl	8002db2 <gpioSetPin>
	while (h--) {
 8001ac2:	e00b      	b.n	8001adc <tftDrawFastVLine+0x98>
		putpix(color);
 8001ac4:	883b      	ldrh	r3, [r7, #0]
 8001ac6:	0a1b      	lsrs	r3, r3, #8
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fd5b 	bl	8001588 <tftSPISenddata>
 8001ad2:	883b      	ldrh	r3, [r7, #0]
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fd56 	bl	8001588 <tftSPISenddata>
	while (h--) {
 8001adc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ae0:	b29a      	uxth	r2, r3
 8001ae2:	3a01      	subs	r2, #1
 8001ae4:	b292      	uxth	r2, r2
 8001ae6:	807a      	strh	r2, [r7, #2]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1eb      	bne.n	8001ac4 <tftDrawFastVLine+0x80>
 8001aec:	e000      	b.n	8001af0 <tftDrawFastVLine+0xac>
	if((x >= width) || (y >= height)) return;
 8001aee:	bf00      	nop
	}
}
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd90      	pop	{r4, r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000000 	.word	0x20000000
 8001afc:	20000002 	.word	0x20000002
 8001b00:	40020800 	.word	0x40020800

08001b04 <tftSetFont>:

/* Function that sets the font
 * fonts are listed in DefaultFonts.h
*/
void tftSetFont(uint8_t* font)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
	cfont.font=font;
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	; (8001b44 <tftSetFont+0x40>)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6013      	str	r3, [r2, #0]
	cfont.x_size=font[0];
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	781a      	ldrb	r2, [r3, #0]
 8001b16:	4b0b      	ldr	r3, [pc, #44]	; (8001b44 <tftSetFont+0x40>)
 8001b18:	711a      	strb	r2, [r3, #4]
	cfont.y_size=font[1];
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	785a      	ldrb	r2, [r3, #1]
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <tftSetFont+0x40>)
 8001b20:	715a      	strb	r2, [r3, #5]
	cfont.offset=font[2];
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	789a      	ldrb	r2, [r3, #2]
 8001b26:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <tftSetFont+0x40>)
 8001b28:	719a      	strb	r2, [r3, #6]
	cfont.numchars=font[3];
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3303      	adds	r3, #3
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <tftSetFont+0x40>)
 8001b34:	811a      	strh	r2, [r3, #8]
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	20000214 	.word	0x20000214

08001b48 <tftPrintChar>:
	_fg = FontColor;
	_bg = BackColor;
}

void tftPrintChar(uint8_t charval, int x, int y)
{
 8001b48:	b590      	push	{r4, r7, lr}
 8001b4a:	b089      	sub	sp, #36	; 0x24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
 8001b54:	73fb      	strb	r3, [r7, #15]
	uint8_t i,ch,fz;
	uint16_t j;
	uint16_t temp;
	int zz;

	if(cfont.x_size < 8)
 8001b56:	4b74      	ldr	r3, [pc, #464]	; (8001d28 <tftPrintChar+0x1e0>)
 8001b58:	791b      	ldrb	r3, [r3, #4]
 8001b5a:	2b07      	cmp	r3, #7
 8001b5c:	d803      	bhi.n	8001b66 <tftPrintChar+0x1e>
	{
		fz = cfont.x_size;
 8001b5e:	4b72      	ldr	r3, [pc, #456]	; (8001d28 <tftPrintChar+0x1e0>)
 8001b60:	791b      	ldrb	r3, [r3, #4]
 8001b62:	77bb      	strb	r3, [r7, #30]
 8001b64:	e003      	b.n	8001b6e <tftPrintChar+0x26>
	}
	else
	{
		fz = cfont.x_size/8;
 8001b66:	4b70      	ldr	r3, [pc, #448]	; (8001d28 <tftPrintChar+0x1e0>)
 8001b68:	791b      	ldrb	r3, [r3, #4]
 8001b6a:	08db      	lsrs	r3, r3, #3
 8001b6c:	77bb      	strb	r3, [r7, #30]
	}
	if (!_transparent)
 8001b6e:	4b6f      	ldr	r3, [pc, #444]	; (8001d2c <tftPrintChar+0x1e4>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d15e      	bne.n	8001c34 <tftPrintChar+0xec>
	{
		tftSetAddrWindow(x,y,x+cfont.x_size-1,y+cfont.y_size-1);
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	b2d8      	uxtb	r0, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	b2d9      	uxtb	r1, r3
 8001b7e:	4b6a      	ldr	r3, [pc, #424]	; (8001d28 <tftPrintChar+0x1e0>)
 8001b80:	791a      	ldrb	r2, [r3, #4]
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	4413      	add	r3, r2
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	b2dc      	uxtb	r4, r3
 8001b8e:	4b66      	ldr	r3, [pc, #408]	; (8001d28 <tftPrintChar+0x1e0>)
 8001b90:	795a      	ldrb	r2, [r3, #5]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	4413      	add	r3, r2
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	4622      	mov	r2, r4
 8001ba0:	f7ff fe26 	bl	80017f0 <tftSetAddrWindow>
		temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	4a60      	ldr	r2, [pc, #384]	; (8001d28 <tftPrintChar+0x1e0>)
 8001ba8:	7992      	ldrb	r2, [r2, #6]
 8001baa:	1a9b      	subs	r3, r3, r2
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	7fbb      	ldrb	r3, [r7, #30]
 8001bb0:	b299      	uxth	r1, r3
 8001bb2:	4b5d      	ldr	r3, [pc, #372]	; (8001d28 <tftPrintChar+0x1e0>)
 8001bb4:	795b      	ldrb	r3, [r3, #5]
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	fb11 f303 	smulbb	r3, r1, r3
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	fb12 f303 	smulbb	r3, r2, r3
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	3304      	adds	r3, #4
 8001bc6:	837b      	strh	r3, [r7, #26]

		for(j=0;j<((fz)*cfont.y_size);j++)
 8001bc8:	2300      	movs	r3, #0
 8001bca:	83bb      	strh	r3, [r7, #28]
 8001bcc:	e029      	b.n	8001c22 <tftPrintChar+0xda>
		{
			ch = cfont.font[temp];
 8001bce:	4b56      	ldr	r3, [pc, #344]	; (8001d28 <tftPrintChar+0x1e0>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	8b7b      	ldrh	r3, [r7, #26]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	74fb      	strb	r3, [r7, #19]

			for(i=0;i<8;i++)
 8001bda:	2300      	movs	r3, #0
 8001bdc:	77fb      	strb	r3, [r7, #31]
 8001bde:	e017      	b.n	8001c10 <tftPrintChar+0xc8>
			{
				if((ch&(1<<(7-i)))!=0)
 8001be0:	7cfa      	ldrb	r2, [r7, #19]
 8001be2:	7ffb      	ldrb	r3, [r7, #31]
 8001be4:	f1c3 0307 	rsb	r3, r3, #7
 8001be8:	fa42 f303 	asr.w	r3, r2, r3
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d005      	beq.n	8001c00 <tftPrintChar+0xb8>
				{
					tftPushColor(_fg);
 8001bf4:	4b4e      	ldr	r3, [pc, #312]	; (8001d30 <tftPrintChar+0x1e8>)
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff fe49 	bl	8001890 <tftPushColor>
 8001bfe:	e004      	b.n	8001c0a <tftPrintChar+0xc2>
				}
				else
				{
					tftPushColor(_bg);
 8001c00:	4b4c      	ldr	r3, [pc, #304]	; (8001d34 <tftPrintChar+0x1ec>)
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff fe43 	bl	8001890 <tftPushColor>
			for(i=0;i<8;i++)
 8001c0a:	7ffb      	ldrb	r3, [r7, #31]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	77fb      	strb	r3, [r7, #31]
 8001c10:	7ffb      	ldrb	r3, [r7, #31]
 8001c12:	2b07      	cmp	r3, #7
 8001c14:	d9e4      	bls.n	8001be0 <tftPrintChar+0x98>
				}
			}
			temp++;
 8001c16:	8b7b      	ldrh	r3, [r7, #26]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	837b      	strh	r3, [r7, #26]
		for(j=0;j<((fz)*cfont.y_size);j++)
 8001c1c:	8bbb      	ldrh	r3, [r7, #28]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	83bb      	strh	r3, [r7, #28]
 8001c22:	8bba      	ldrh	r2, [r7, #28]
 8001c24:	7fbb      	ldrb	r3, [r7, #30]
 8001c26:	4940      	ldr	r1, [pc, #256]	; (8001d28 <tftPrintChar+0x1e0>)
 8001c28:	7949      	ldrb	r1, [r1, #5]
 8001c2a:	fb01 f303 	mul.w	r3, r1, r3
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	dbcd      	blt.n	8001bce <tftPrintChar+0x86>
				}
			}
			temp+=(fz);
		}
	}
}
 8001c32:	e075      	b.n	8001d20 <tftPrintChar+0x1d8>
		temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 8001c34:	7bfb      	ldrb	r3, [r7, #15]
 8001c36:	4a3c      	ldr	r2, [pc, #240]	; (8001d28 <tftPrintChar+0x1e0>)
 8001c38:	7992      	ldrb	r2, [r2, #6]
 8001c3a:	1a9b      	subs	r3, r3, r2
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	7fbb      	ldrb	r3, [r7, #30]
 8001c40:	b299      	uxth	r1, r3
 8001c42:	4b39      	ldr	r3, [pc, #228]	; (8001d28 <tftPrintChar+0x1e0>)
 8001c44:	795b      	ldrb	r3, [r3, #5]
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	fb11 f303 	smulbb	r3, r1, r3
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	fb12 f303 	smulbb	r3, r2, r3
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	3304      	adds	r3, #4
 8001c56:	837b      	strh	r3, [r7, #26]
		for(j=0;j<cfont.y_size;j++)
 8001c58:	2300      	movs	r3, #0
 8001c5a:	83bb      	strh	r3, [r7, #28]
 8001c5c:	e05a      	b.n	8001d14 <tftPrintChar+0x1cc>
			for (zz=0; zz<(fz); zz++)
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	e04b      	b.n	8001cfc <tftPrintChar+0x1b4>
				ch = cfont.font[temp+zz];
 8001c64:	4b30      	ldr	r3, [pc, #192]	; (8001d28 <tftPrintChar+0x1e0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	8b79      	ldrh	r1, [r7, #26]
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	440a      	add	r2, r1
 8001c6e:	4413      	add	r3, r2
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	74fb      	strb	r3, [r7, #19]
				for(i=0;i<8;i++)
 8001c74:	2300      	movs	r3, #0
 8001c76:	77fb      	strb	r3, [r7, #31]
 8001c78:	e03a      	b.n	8001cf0 <tftPrintChar+0x1a8>
					tftSetAddrWindow(x+i+(zz*8),y+j,x+i+(zz*8)+1,y+j+1);
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	7ffb      	ldrb	r3, [r7, #31]
 8001c80:	4413      	add	r3, r2
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	b2d8      	uxtb	r0, r3
 8001c90:	8bbb      	ldrh	r3, [r7, #28]
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	4413      	add	r3, r2
 8001c9a:	b2d9      	uxtb	r1, r3
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	7ffb      	ldrb	r3, [r7, #31]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	4413      	add	r3, r2
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	b2dc      	uxtb	r4, r3
 8001cb6:	8bbb      	ldrh	r3, [r7, #28]
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	4413      	add	r3, r2
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	4622      	mov	r2, r4
 8001cc8:	f7ff fd92 	bl	80017f0 <tftSetAddrWindow>
					if((ch&(1<<(7-i)))!=0)
 8001ccc:	7cfa      	ldrb	r2, [r7, #19]
 8001cce:	7ffb      	ldrb	r3, [r7, #31]
 8001cd0:	f1c3 0307 	rsb	r3, r3, #7
 8001cd4:	fa42 f303 	asr.w	r3, r2, r3
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d004      	beq.n	8001cea <tftPrintChar+0x1a2>
						tftPushColor(_fg);
 8001ce0:	4b13      	ldr	r3, [pc, #76]	; (8001d30 <tftPrintChar+0x1e8>)
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff fdd3 	bl	8001890 <tftPushColor>
				for(i=0;i<8;i++)
 8001cea:	7ffb      	ldrb	r3, [r7, #31]
 8001cec:	3301      	adds	r3, #1
 8001cee:	77fb      	strb	r3, [r7, #31]
 8001cf0:	7ffb      	ldrb	r3, [r7, #31]
 8001cf2:	2b07      	cmp	r3, #7
 8001cf4:	d9c1      	bls.n	8001c7a <tftPrintChar+0x132>
			for (zz=0; zz<(fz); zz++)
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	617b      	str	r3, [r7, #20]
 8001cfc:	7fbb      	ldrb	r3, [r7, #30]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	dbaf      	blt.n	8001c64 <tftPrintChar+0x11c>
			temp+=(fz);
 8001d04:	7fbb      	ldrb	r3, [r7, #30]
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	8b7b      	ldrh	r3, [r7, #26]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	837b      	strh	r3, [r7, #26]
		for(j=0;j<cfont.y_size;j++)
 8001d0e:	8bbb      	ldrh	r3, [r7, #28]
 8001d10:	3301      	adds	r3, #1
 8001d12:	83bb      	strh	r3, [r7, #28]
 8001d14:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <tftPrintChar+0x1e0>)
 8001d16:	795b      	ldrb	r3, [r3, #5]
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	8bba      	ldrh	r2, [r7, #28]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d39e      	bcc.n	8001c5e <tftPrintChar+0x116>
}
 8001d20:	bf00      	nop
 8001d22:	3724      	adds	r7, #36	; 0x24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd90      	pop	{r4, r7, pc}
 8001d28:	20000214 	.word	0x20000214
 8001d2c:	20000220 	.word	0x20000220
 8001d30:	20000008 	.word	0x20000008
 8001d34:	20000222 	.word	0x20000222

08001d38 <tftRotateChar>:
 * y is y position of character
 * pos is the position of that character in a text (number of preceding characters)
 * deg is the rotation angle in degree
*/
void tftRotateChar(uint8_t charval, int x, int y, int pos, int deg)
{
 8001d38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d3c:	b08e      	sub	sp, #56	; 0x38
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
 8001d44:	603b      	str	r3, [r7, #0]
 8001d46:	4603      	mov	r3, r0
 8001d48:	73fb      	strb	r3, [r7, #15]
	uint8_t i,j,ch,fz;
	uint16_t temp;
	int newx,newy;
	double radian = deg*0.0175;
 8001d4a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001d4c:	f7fe fbf2 	bl	8000534 <__aeabi_i2d>
 8001d50:	a395      	add	r3, pc, #596	; (adr r3, 8001fa8 <tftRotateChar+0x270>)
 8001d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d56:	f7fe fc57 	bl	8000608 <__aeabi_dmul>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	int zz;

	if(cfont.x_size < 8)
 8001d62:	4b8d      	ldr	r3, [pc, #564]	; (8001f98 <tftRotateChar+0x260>)
 8001d64:	791b      	ldrb	r3, [r3, #4]
 8001d66:	2b07      	cmp	r3, #7
 8001d68:	d804      	bhi.n	8001d74 <tftRotateChar+0x3c>
	{
		fz = cfont.x_size;
 8001d6a:	4b8b      	ldr	r3, [pc, #556]	; (8001f98 <tftRotateChar+0x260>)
 8001d6c:	791b      	ldrb	r3, [r3, #4]
 8001d6e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8001d72:	e017      	b.n	8001da4 <tftRotateChar+0x6c>
	}
	else
	{
	fz = cfont.x_size/8;
 8001d74:	4b88      	ldr	r3, [pc, #544]	; (8001f98 <tftRotateChar+0x260>)
 8001d76:	791b      	ldrb	r3, [r3, #4]
 8001d78:	08db      	lsrs	r3, r3, #3
 8001d7a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	temp=((charval-cfont.offset)*((fz)*cfont.y_size))+4;
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
 8001d80:	4a85      	ldr	r2, [pc, #532]	; (8001f98 <tftRotateChar+0x260>)
 8001d82:	7992      	ldrb	r2, [r2, #6]
 8001d84:	1a9b      	subs	r3, r3, r2
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d8c:	b299      	uxth	r1, r3
 8001d8e:	4b82      	ldr	r3, [pc, #520]	; (8001f98 <tftRotateChar+0x260>)
 8001d90:	795b      	ldrb	r3, [r3, #5]
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	fb11 f303 	smulbb	r3, r1, r3
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	fb12 f303 	smulbb	r3, r2, r3
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	3304      	adds	r3, #4
 8001da2:	867b      	strh	r3, [r7, #50]	; 0x32
	}
	for(j=0; j<cfont.y_size; j++)
 8001da4:	2300      	movs	r3, #0
 8001da6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001daa:	e0e6      	b.n	8001f7a <tftRotateChar+0x242>
	{
		for (zz=0;zz<(fz);zz++)
 8001dac:	2300      	movs	r3, #0
 8001dae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001db0:	e0d2      	b.n	8001f58 <tftRotateChar+0x220>
		{
			ch = cfont.font[temp+zz];
 8001db2:	4b79      	ldr	r3, [pc, #484]	; (8001f98 <tftRotateChar+0x260>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 8001db8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dba:	440a      	add	r2, r1
 8001dbc:	4413      	add	r3, r2
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	77fb      	strb	r3, [r7, #31]

			for(i=0;i<8;i++)
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001dc8:	e0be      	b.n	8001f48 <tftRotateChar+0x210>
			{
				newx=x+(((i+(zz*8)+(pos*cfont.x_size))*cos(radian))-((j)*sin(radian)));
 8001dca:	68b8      	ldr	r0, [r7, #8]
 8001dcc:	f7fe fbb2 	bl	8000534 <__aeabi_i2d>
 8001dd0:	4604      	mov	r4, r0
 8001dd2:	460d      	mov	r5, r1
 8001dd4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	441a      	add	r2, r3
 8001dde:	4b6e      	ldr	r3, [pc, #440]	; (8001f98 <tftRotateChar+0x260>)
 8001de0:	791b      	ldrb	r3, [r3, #4]
 8001de2:	4619      	mov	r1, r3
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	fb01 f303 	mul.w	r3, r1, r3
 8001dea:	4413      	add	r3, r2
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7fe fba1 	bl	8000534 <__aeabi_i2d>
 8001df2:	4680      	mov	r8, r0
 8001df4:	4689      	mov	r9, r1
 8001df6:	ed97 0b08 	vldr	d0, [r7, #32]
 8001dfa:	f004 fc5d 	bl	80066b8 <cos>
 8001dfe:	ec53 2b10 	vmov	r2, r3, d0
 8001e02:	4640      	mov	r0, r8
 8001e04:	4649      	mov	r1, r9
 8001e06:	f7fe fbff 	bl	8000608 <__aeabi_dmul>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	4692      	mov	sl, r2
 8001e10:	469b      	mov	fp, r3
 8001e12:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fb8c 	bl	8000534 <__aeabi_i2d>
 8001e1c:	4680      	mov	r8, r0
 8001e1e:	4689      	mov	r9, r1
 8001e20:	ed97 0b08 	vldr	d0, [r7, #32]
 8001e24:	f004 fc9c 	bl	8006760 <sin>
 8001e28:	ec53 2b10 	vmov	r2, r3, d0
 8001e2c:	4640      	mov	r0, r8
 8001e2e:	4649      	mov	r1, r9
 8001e30:	f7fe fbea 	bl	8000608 <__aeabi_dmul>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4650      	mov	r0, sl
 8001e3a:	4659      	mov	r1, fp
 8001e3c:	f7fe fa2c 	bl	8000298 <__aeabi_dsub>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4620      	mov	r0, r4
 8001e46:	4629      	mov	r1, r5
 8001e48:	f7fe fa28 	bl	800029c <__adddf3>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	f7fe fe88 	bl	8000b68 <__aeabi_d2iz>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	61bb      	str	r3, [r7, #24]
				newy=y+(((j)*cos(radian))+((i+(zz*8)+(pos*cfont.x_size))*sin(radian)));
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7fe fb69 	bl	8000534 <__aeabi_i2d>
 8001e62:	4604      	mov	r4, r0
 8001e64:	460d      	mov	r5, r1
 8001e66:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fb62 	bl	8000534 <__aeabi_i2d>
 8001e70:	4680      	mov	r8, r0
 8001e72:	4689      	mov	r9, r1
 8001e74:	ed97 0b08 	vldr	d0, [r7, #32]
 8001e78:	f004 fc1e 	bl	80066b8 <cos>
 8001e7c:	ec53 2b10 	vmov	r2, r3, d0
 8001e80:	4640      	mov	r0, r8
 8001e82:	4649      	mov	r1, r9
 8001e84:	f7fe fbc0 	bl	8000608 <__aeabi_dmul>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	4692      	mov	sl, r2
 8001e8e:	469b      	mov	fp, r3
 8001e90:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	441a      	add	r2, r3
 8001e9a:	4b3f      	ldr	r3, [pc, #252]	; (8001f98 <tftRotateChar+0x260>)
 8001e9c:	791b      	ldrb	r3, [r3, #4]
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	fb01 f303 	mul.w	r3, r1, r3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe fb43 	bl	8000534 <__aeabi_i2d>
 8001eae:	4680      	mov	r8, r0
 8001eb0:	4689      	mov	r9, r1
 8001eb2:	ed97 0b08 	vldr	d0, [r7, #32]
 8001eb6:	f004 fc53 	bl	8006760 <sin>
 8001eba:	ec53 2b10 	vmov	r2, r3, d0
 8001ebe:	4640      	mov	r0, r8
 8001ec0:	4649      	mov	r1, r9
 8001ec2:	f7fe fba1 	bl	8000608 <__aeabi_dmul>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	4650      	mov	r0, sl
 8001ecc:	4659      	mov	r1, fp
 8001ece:	f7fe f9e5 	bl	800029c <__adddf3>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	4620      	mov	r0, r4
 8001ed8:	4629      	mov	r1, r5
 8001eda:	f7fe f9df 	bl	800029c <__adddf3>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f7fe fe3f 	bl	8000b68 <__aeabi_d2iz>
 8001eea:	4603      	mov	r3, r0
 8001eec:	617b      	str	r3, [r7, #20]

				tftSetAddrWindow(newx,newy,newx+1,newy+1);
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	b2d8      	uxtb	r0, r3
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	b2d9      	uxtb	r1, r3
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	3301      	adds	r3, #1
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	3301      	adds	r3, #1
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	f7ff fc73 	bl	80017f0 <tftSetAddrWindow>

				if((ch&(1<<(7-i)))!=0)
 8001f0a:	7ffa      	ldrb	r2, [r7, #31]
 8001f0c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f10:	f1c3 0307 	rsb	r3, r3, #7
 8001f14:	fa42 f303 	asr.w	r3, r2, r3
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <tftRotateChar+0x1f4>
				{
					tftPushColor(_fg);
 8001f20:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <tftRotateChar+0x264>)
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fcb3 	bl	8001890 <tftPushColor>
 8001f2a:	e008      	b.n	8001f3e <tftRotateChar+0x206>
				}
				else
				{
					if (!_transparent)
 8001f2c:	4b1c      	ldr	r3, [pc, #112]	; (8001fa0 <tftRotateChar+0x268>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d104      	bne.n	8001f3e <tftRotateChar+0x206>
					{
						tftPushColor(_bg);
 8001f34:	4b1b      	ldr	r3, [pc, #108]	; (8001fa4 <tftRotateChar+0x26c>)
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff fca9 	bl	8001890 <tftPushColor>
			for(i=0;i<8;i++)
 8001f3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f42:	3301      	adds	r3, #1
 8001f44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001f48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f4c:	2b07      	cmp	r3, #7
 8001f4e:	f67f af3c 	bls.w	8001dca <tftRotateChar+0x92>
		for (zz=0;zz<(fz);zz++)
 8001f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f54:	3301      	adds	r3, #1
 8001f56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f58:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001f5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	f6ff af27 	blt.w	8001db2 <tftRotateChar+0x7a>
					}
				}
			}
		}
		temp+=(fz);
 8001f64:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001f6c:	4413      	add	r3, r2
 8001f6e:	867b      	strh	r3, [r7, #50]	; 0x32
	for(j=0; j<cfont.y_size; j++)
 8001f70:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001f74:	3301      	adds	r3, #1
 8001f76:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <tftRotateChar+0x260>)
 8001f7c:	795b      	ldrb	r3, [r3, #5]
 8001f7e:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8001f82:	429a      	cmp	r2, r3
 8001f84:	f4ff af12 	bcc.w	8001dac <tftRotateChar+0x74>
	}
}
 8001f88:	bf00      	nop
 8001f8a:	bf00      	nop
 8001f8c:	3738      	adds	r7, #56	; 0x38
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f94:	f3af 8000 	nop.w
 8001f98:	20000214 	.word	0x20000214
 8001f9c:	20000008 	.word	0x20000008
 8001fa0:	20000220 	.word	0x20000220
 8001fa4:	20000222 	.word	0x20000222
 8001fa8:	1eb851ec 	.word	0x1eb851ec
 8001fac:	3f91eb85 	.word	0x3f91eb85

08001fb0 <tftPrint>:
 * x is x-coordinate in pixels
 * y is y-coordinate in pixels
 * deg is angle of rotation in degree
*/
void tftPrint(char *st, int x, int y, int deg)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08c      	sub	sp, #48	; 0x30
 8001fb4:	af02      	add	r7, sp, #8
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
 8001fbc:	603b      	str	r3, [r7, #0]
	int stl, i;
	int lettercount = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
	int xvalue = x;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	61fb      	str	r3, [r7, #28]
	int yvalue = y;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	61bb      	str	r3, [r7, #24]


	stl = strlen(st);
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f7fe f908 	bl	80001e0 <strlen>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	617b      	str	r3, [r7, #20]

	if (x==RIGHT)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	f113 0f02 	cmn.w	r3, #2
 8001fda:	d10a      	bne.n	8001ff2 <tftPrint+0x42>
	{
		x=(width+1)-(stl*cfont.x_size);
 8001fdc:	4b3e      	ldr	r3, [pc, #248]	; (80020d8 <tftPrint+0x128>)
 8001fde:	881b      	ldrh	r3, [r3, #0]
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	4b3e      	ldr	r3, [pc, #248]	; (80020dc <tftPrint+0x12c>)
 8001fe4:	791b      	ldrb	r3, [r3, #4]
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	fb01 f303 	mul.w	r3, r1, r3
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	60bb      	str	r3, [r7, #8]
	}
	if (x==CENTER)
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff8:	d10d      	bne.n	8002016 <tftPrint+0x66>
	{
		x=((height+1)-(stl*cfont.x_size))/2;
 8001ffa:	4b39      	ldr	r3, [pc, #228]	; (80020e0 <tftPrint+0x130>)
 8001ffc:	881b      	ldrh	r3, [r3, #0]
 8001ffe:	1c5a      	adds	r2, r3, #1
 8002000:	4b36      	ldr	r3, [pc, #216]	; (80020dc <tftPrint+0x12c>)
 8002002:	791b      	ldrb	r3, [r3, #4]
 8002004:	4619      	mov	r1, r3
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	fb01 f303 	mul.w	r3, r1, r3
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	0fda      	lsrs	r2, r3, #31
 8002010:	4413      	add	r3, r2
 8002012:	105b      	asrs	r3, r3, #1
 8002014:	60bb      	str	r3, [r7, #8]
	}
	for (i=0;i<stl;i++) // write each character of string onto screen
 8002016:	2300      	movs	r3, #0
 8002018:	627b      	str	r3, [r7, #36]	; 0x24
 800201a:	e053      	b.n	80020c4 <tftPrint+0x114>
	{
		lettercount++;
 800201c:	6a3b      	ldr	r3, [r7, #32]
 800201e:	3301      	adds	r3, #1
 8002020:	623b      	str	r3, [r7, #32]

		// check wheter char shall be rotated
		if (deg==0)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d112      	bne.n	800204e <tftPrint+0x9e>
		{
			tftPrintChar(*st++,xvalue, y);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	60fa      	str	r2, [r7, #12]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	69f9      	ldr	r1, [r7, #28]
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff fd87 	bl	8001b48 <tftPrintChar>
			xvalue=x+(lettercount*(cfont.x_size)); // go to next letter position in x direction
 800203a:	4b28      	ldr	r3, [pc, #160]	; (80020dc <tftPrint+0x12c>)
 800203c:	791b      	ldrb	r3, [r3, #4]
 800203e:	461a      	mov	r2, r3
 8002040:	6a3b      	ldr	r3, [r7, #32]
 8002042:	fb02 f303 	mul.w	r3, r2, r3
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	4413      	add	r3, r2
 800204a:	61fb      	str	r3, [r7, #28]
 800204c:	e00a      	b.n	8002064 <tftPrint+0xb4>
		}
		else
		{
			tftRotateChar(*st++, x, y, i, deg);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	1c5a      	adds	r2, r3, #1
 8002052:	60fa      	str	r2, [r7, #12]
 8002054:	7818      	ldrb	r0, [r3, #0]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	68b9      	ldr	r1, [r7, #8]
 8002060:	f7ff fe6a 	bl	8001d38 <tftRotateChar>
		}
		if(lettercount>((tftGetWidth()/cfont.x_size)-1)) //check if max letters in one line is reached
 8002064:	f000 f8c4 	bl	80021f0 <tftGetWidth>
 8002068:	4603      	mov	r3, r0
 800206a:	461a      	mov	r2, r3
 800206c:	4b1b      	ldr	r3, [pc, #108]	; (80020dc <tftPrint+0x12c>)
 800206e:	791b      	ldrb	r3, [r3, #4]
 8002070:	fbb2 f3f3 	udiv	r3, r2, r3
 8002074:	b2db      	uxtb	r3, r3
 8002076:	461a      	mov	r2, r3
 8002078:	6a3b      	ldr	r3, [r7, #32]
 800207a:	4293      	cmp	r3, r2
 800207c:	db1f      	blt.n	80020be <tftPrint+0x10e>
		{
			xvalue=0; //if so set x to zero
 800207e:	2300      	movs	r3, #0
 8002080:	61fb      	str	r3, [r7, #28]
			lettercount=0;
 8002082:	2300      	movs	r3, #0
 8002084:	623b      	str	r3, [r7, #32]
			yvalue=y+cfont.y_size;
 8002086:	4b15      	ldr	r3, [pc, #84]	; (80020dc <tftPrint+0x12c>)
 8002088:	795b      	ldrb	r3, [r3, #5]
 800208a:	461a      	mov	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4413      	add	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]

			if(yvalue>(tftGetHeight()-cfont.y_size)) // check if max letters on screen is reached
 8002092:	f000 f8b9 	bl	8002208 <tftGetHeight>
 8002096:	4603      	mov	r3, r0
 8002098:	461a      	mov	r2, r3
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <tftPrint+0x12c>)
 800209c:	795b      	ldrb	r3, [r3, #5]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	dd09      	ble.n	80020ba <tftPrint+0x10a>
			{
				delayms(2000); // if so wait for 2s
 80020a6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80020aa:	f7ff fa5f 	bl	800156c <delayms>
				tftFillScreen(tft_BLACK); // clear screen
 80020ae:	2000      	movs	r0, #0
 80020b0:	f000 f834 	bl	800211c <tftFillScreen>
				y=0; // start at top left of new Page
 80020b4:	2300      	movs	r3, #0
 80020b6:	607b      	str	r3, [r7, #4]
 80020b8:	e001      	b.n	80020be <tftPrint+0x10e>
			}
			else
			{
				y=yvalue; // else got to next line
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	607b      	str	r3, [r7, #4]
	for (i=0;i<stl;i++) // write each character of string onto screen
 80020be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c0:	3301      	adds	r3, #1
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
 80020c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	dba7      	blt.n	800201c <tftPrint+0x6c>
			}

		}

	}
}
 80020cc:	bf00      	nop
 80020ce:	bf00      	nop
 80020d0:	3728      	adds	r7, #40	; 0x28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20000000 	.word	0x20000000
 80020dc:	20000214 	.word	0x20000214
 80020e0:	20000002 	.word	0x20000002

080020e4 <tftPrintColor>:
void tftPrintColor(char *st, int x, int y, uint16_t FontColor)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
 80020f0:	807b      	strh	r3, [r7, #2]
	uint16_t _fg_old = _fg;
 80020f2:	4b09      	ldr	r3, [pc, #36]	; (8002118 <tftPrintColor+0x34>)
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	82fb      	strh	r3, [r7, #22]
	_fg = FontColor;
 80020f8:	4a07      	ldr	r2, [pc, #28]	; (8002118 <tftPrintColor+0x34>)
 80020fa:	887b      	ldrh	r3, [r7, #2]
 80020fc:	8013      	strh	r3, [r2, #0]
	tftPrint(st, x, y, 0);
 80020fe:	2300      	movs	r3, #0
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	68b9      	ldr	r1, [r7, #8]
 8002104:	68f8      	ldr	r0, [r7, #12]
 8002106:	f7ff ff53 	bl	8001fb0 <tftPrint>
	_fg = _fg_old;
 800210a:	4a03      	ldr	r2, [pc, #12]	; (8002118 <tftPrintColor+0x34>)
 800210c:	8afb      	ldrh	r3, [r7, #22]
 800210e:	8013      	strh	r3, [r2, #0]
}
 8002110:	bf00      	nop
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20000008 	.word	0x20000008

0800211c <tftFillScreen>:
*********************************************************************/


// Function that fills screen with one color
void tftFillScreen(uint16_t color)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af02      	add	r7, sp, #8
 8002122:	4603      	mov	r3, r0
 8002124:	80fb      	strh	r3, [r7, #6]
	tftFillRect(0, 0,width,height, color);
 8002126:	4b08      	ldr	r3, [pc, #32]	; (8002148 <tftFillScreen+0x2c>)
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	b21a      	sxth	r2, r3
 800212c:	4b07      	ldr	r3, [pc, #28]	; (800214c <tftFillScreen+0x30>)
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	b219      	sxth	r1, r3
 8002132:	88fb      	ldrh	r3, [r7, #6]
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	460b      	mov	r3, r1
 8002138:	2100      	movs	r1, #0
 800213a:	2000      	movs	r0, #0
 800213c:	f7ff fbfc 	bl	8001938 <tftFillRect>
}
 8002140:	bf00      	nop
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	20000000 	.word	0x20000000
 800214c:	20000002 	.word	0x20000002

08002150 <tftSetRotation>:
 * POTRAIT: x_max=128px y_max=160px
 * LANDSCAPE: x_max=160px y_max=128px
 * choose Between: PORTRAIT; POTRAIT_FLIP; LANDSCAPE; LANDSCAPE_FLIP
 */
void tftSetRotation(uint8_t m)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
	uint8_t rotation = m % 4; // can't be higher than 3
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	f003 0303 	and.w	r3, r3, #3
 8002160:	73fb      	strb	r3, [r7, #15]
	tftSendCmd(ST7735_MADCTL);
 8002162:	2036      	movs	r0, #54	; 0x36
 8002164:	f7ff fa24 	bl	80015b0 <tftSendCmd>

	switch (rotation)
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	2b03      	cmp	r3, #3
 800216c:	d836      	bhi.n	80021dc <tftSetRotation+0x8c>
 800216e:	a201      	add	r2, pc, #4	; (adr r2, 8002174 <tftSetRotation+0x24>)
 8002170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002174:	08002185 	.word	0x08002185
 8002178:	08002199 	.word	0x08002199
 800217c:	080021ad 	.word	0x080021ad
 8002180:	080021c1 	.word	0x080021c1
	{
		case PORTRAIT:
		{
		tftSendData(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 8002184:	20c0      	movs	r0, #192	; 0xc0
 8002186:	f7ff fa27 	bl	80015d8 <tftSendData>
		width  = ST7735_TFTWIDTH;
 800218a:	4b16      	ldr	r3, [pc, #88]	; (80021e4 <tftSetRotation+0x94>)
 800218c:	2280      	movs	r2, #128	; 0x80
 800218e:	801a      	strh	r2, [r3, #0]
		height = ST7735_TFTHEIGHT;
 8002190:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <tftSetRotation+0x98>)
 8002192:	22a0      	movs	r2, #160	; 0xa0
 8002194:	801a      	strh	r2, [r3, #0]
		break;
 8002196:	e01d      	b.n	80021d4 <tftSetRotation+0x84>
		}
	   case LANDSCAPE:
	   {
		   tftSendData(MADCTL_MY | MADCTL_MV | MADCTL_RGB);
 8002198:	20a0      	movs	r0, #160	; 0xa0
 800219a:	f7ff fa1d 	bl	80015d8 <tftSendData>
		   width  = ST7735_TFTHEIGHT;
 800219e:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <tftSetRotation+0x94>)
 80021a0:	22a0      	movs	r2, #160	; 0xa0
 80021a2:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTWIDTH;
 80021a4:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <tftSetRotation+0x98>)
 80021a6:	2280      	movs	r2, #128	; 0x80
 80021a8:	801a      	strh	r2, [r3, #0]
		   break;
 80021aa:	e013      	b.n	80021d4 <tftSetRotation+0x84>
	   }
	   case PORTRAIT_FLIP:
	   {
		   tftSendData(MADCTL_RGB);
 80021ac:	2000      	movs	r0, #0
 80021ae:	f7ff fa13 	bl	80015d8 <tftSendData>
		   width  = ST7735_TFTWIDTH;
 80021b2:	4b0c      	ldr	r3, [pc, #48]	; (80021e4 <tftSetRotation+0x94>)
 80021b4:	2280      	movs	r2, #128	; 0x80
 80021b6:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTHEIGHT;
 80021b8:	4b0b      	ldr	r3, [pc, #44]	; (80021e8 <tftSetRotation+0x98>)
 80021ba:	22a0      	movs	r2, #160	; 0xa0
 80021bc:	801a      	strh	r2, [r3, #0]
		   break;
 80021be:	e009      	b.n	80021d4 <tftSetRotation+0x84>
	   }
	   case LANDSCAPE_FLIP:
	   {
		   tftSendData(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 80021c0:	2060      	movs	r0, #96	; 0x60
 80021c2:	f7ff fa09 	bl	80015d8 <tftSendData>
		   width  = ST7735_TFTHEIGHT;
 80021c6:	4b07      	ldr	r3, [pc, #28]	; (80021e4 <tftSetRotation+0x94>)
 80021c8:	22a0      	movs	r2, #160	; 0xa0
 80021ca:	801a      	strh	r2, [r3, #0]
		   height = ST7735_TFTWIDTH;
 80021cc:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <tftSetRotation+0x98>)
 80021ce:	2280      	movs	r2, #128	; 0x80
 80021d0:	801a      	strh	r2, [r3, #0]
		   break;
 80021d2:	bf00      	nop
	   {
		   return;
	   }
	}

	orientation = m;
 80021d4:	4a05      	ldr	r2, [pc, #20]	; (80021ec <tftSetRotation+0x9c>)
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	7013      	strb	r3, [r2, #0]
 80021da:	e000      	b.n	80021de <tftSetRotation+0x8e>
		   return;
 80021dc:	bf00      	nop
}
 80021de:	3710      	adds	r7, #16
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	20000000 	.word	0x20000000
 80021e8:	20000002 	.word	0x20000002
 80021ec:	20000210 	.word	0x20000210

080021f0 <tftGetWidth>:
	tftSendCmd(ST7735_DISPON);
}


uint8_t tftGetWidth()
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
	return(width); // width depends on Rotation Mode
 80021f4:	4b03      	ldr	r3, [pc, #12]	; (8002204 <tftGetWidth+0x14>)
 80021f6:	881b      	ldrh	r3, [r3, #0]
 80021f8:	b2db      	uxtb	r3, r3
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	20000000 	.word	0x20000000

08002208 <tftGetHeight>:


uint8_t tftGetHeight()
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
	return(height); // height depends on Rotation Mode
 800220c:	4b03      	ldr	r3, [pc, #12]	; (800221c <tftGetHeight+0x14>)
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	b2db      	uxtb	r3, r3
}
 8002212:	4618      	mov	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	20000002 	.word	0x20000002

08002220 <main>:
// StepTask Time for the main process with the period of xx ms
#define StepTaskTime 6


int main(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b090      	sub	sp, #64	; 0x40
 8002224:	af00      	add	r7, sp, #0

		uint8_t        scanAddr = 0x7F;  //7Bit Adresse
		I2C_TypeDef   *i2c  = I2C1;
		I2C_TypeDef   *i2c2  = I2C2;
	*/
	uint32_t   i2cTaskTime = 50UL;
 8002226:	2332      	movs	r3, #50	; 0x32
 8002228:	63fb      	str	r3, [r7, #60]	; 0x3c

	float AlphaBeta[2];  // Wertepaar


	// This is the Array, of all Timer-Variables
    uint32_t *timerList[] = { &I2C_Timer, &ST7735_Timer /*, additional timer */ };
 800222a:	4a5d      	ldr	r2, [pc, #372]	; (80023a0 <main+0x180>)
 800222c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002230:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002234:	e883 0003 	stmia.w	r3, {r0, r1}
	// size of the array  are calculated
	size_t    arraySize = sizeof(timerList)/sizeof(timerList[0]);
 8002238:	2302      	movs	r3, #2
 800223a:	63bb      	str	r3, [r7, #56]	; 0x38

	    BALOsetup();
 800223c:	f7fe febc 	bl	8000fb8 <BALOsetup>
	    LED_red_on;
 8002240:	2103      	movs	r1, #3
 8002242:	4858      	ldr	r0, [pc, #352]	; (80023a4 <main+0x184>)
 8002244:	f000 fde0 	bl	8002e08 <gpioResetPin>
	    struct PIDContr PID_Pos;


		// Inits needed for TFT Display
	    // Initialisiert den Systick-Timer
		systickInit(SYSTICK_1MS);
 8002248:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800224c:	f001 fc4c 	bl	8003ae8 <systickInit>
		spiInit();
 8002250:	f7ff f9d6 	bl	8001600 <spiInit>
		tftInitR(INITR_REDTAB);
 8002254:	2001      	movs	r0, #1
 8002256:	f7ff fa93 	bl	8001780 <tftInitR>

		//display setup
	    tftSetRotation(LANDSCAPE_FLIP);
 800225a:	2003      	movs	r0, #3
 800225c:	f7ff ff78 	bl	8002150 <tftSetRotation>
	    tftSetFont((uint8_t *)&SmallFont[0]);
 8002260:	4851      	ldr	r0, [pc, #324]	; (80023a8 <main+0x188>)
 8002262:	f7ff fc4f 	bl	8001b04 <tftSetFont>
	    tftFillScreen(tft_BLACK);
 8002266:	2000      	movs	r0, #0
 8002268:	f7ff ff58 	bl	800211c <tftFillScreen>

	    /* initialize the rotary push button module */
	    initRotaryPushButton();
 800226c:	f7fe ffb6 	bl	80011dc <initRotaryPushButton>

	    systickSetMillis(&I2C_Timer, i2cTaskTime);
 8002270:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002272:	484e      	ldr	r0, [pc, #312]	; (80023ac <main+0x18c>)
 8002274:	f001 fc2a 	bl	8003acc <systickSetMillis>

	    LED_red_off;
 8002278:	2103      	movs	r1, #3
 800227a:	484a      	ldr	r0, [pc, #296]	; (80023a4 <main+0x184>)
 800227c:	f000 fd99 	bl	8002db2 <gpioSetPin>
	    tftPrintColor((char *)"TestRegler \0",0,0,tft_MAGENTA);
 8002280:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8002284:	2200      	movs	r2, #0
 8002286:	2100      	movs	r1, #0
 8002288:	4849      	ldr	r0, [pc, #292]	; (80023b0 <main+0x190>)
 800228a:	f7ff ff2b 	bl	80020e4 <tftPrintColor>

	    initPID(&PID_Pos, 0.5, 0.5, 0.1, (float)0.0001*i2cTaskTime);  // Init der PID-Koeffizienten des Positions-Regler
 800228e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002290:	ee07 3a90 	vmov	s15, r3
 8002294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002298:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80023b4 <main+0x194>
 800229c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022a0:	463b      	mov	r3, r7
 80022a2:	eef0 1a67 	vmov.f32	s3, s15
 80022a6:	ed9f 1a44 	vldr	s2, [pc, #272]	; 80023b8 <main+0x198>
 80022aa:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 80022ae:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 f886 	bl	80023c4 <initPID>

	    while (1)
	    {
		   if (true == timerTrigger)
 80022b8:	4b40      	ldr	r3, [pc, #256]	; (80023bc <main+0x19c>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d007      	beq.n	80022d0 <main+0xb0>
		   {
				systickUpdateTimerList((uint32_t *) timerList, arraySize);
 80022c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022c8:	4611      	mov	r1, r2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f001 fc64 	bl	8003b98 <systickUpdateTimerList>
		   }
		   if (isSystickExpired(I2C_Timer))
 80022d0:	4b36      	ldr	r3, [pc, #216]	; (80023ac <main+0x18c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f001 fc29 	bl	8003b2c <isSystickExpired>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0eb      	beq.n	80022b8 <main+0x98>
		   {
			   systickSetTicktime(&I2C_Timer, i2cTaskTime);
 80022e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80022e2:	4832      	ldr	r0, [pc, #200]	; (80023ac <main+0x18c>)
 80022e4:	f001 fc14 	bl	8003b10 <systickSetTicktime>

			   if (getRotaryPushButton() != 0)
 80022e8:	f7ff f8aa 	bl	8001440 <getRotaryPushButton>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d017      	beq.n	8002322 <main+0x102>
			   {
				   setRotaryPosition(0);
 80022f2:	2000      	movs	r0, #0
 80022f4:	f7ff f8dc 	bl	80014b0 <setRotaryPosition>
				   initPID(&PID_Pos, 0.5, 0.5, 0.1, (float)0.0001*i2cTaskTime);
 80022f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022fa:	ee07 3a90 	vmov	s15, r3
 80022fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002302:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80023b4 <main+0x194>
 8002306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800230a:	463b      	mov	r3, r7
 800230c:	eef0 1a67 	vmov.f32	s3, s15
 8002310:	ed9f 1a29 	vldr	s2, [pc, #164]	; 80023b8 <main+0x198>
 8002314:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8002318:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800231c:	4618      	mov	r0, r3
 800231e:	f000 f851 	bl	80023c4 <initPID>
			   }

			   AlphaBeta[0] = (float)getRotaryPosition()/50;
 8002322:	f7ff f8af 	bl	8001484 <getRotaryPosition>
 8002326:	ee07 0a90 	vmov	s15, r0
 800232a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800232e:	eddf 6a24 	vldr	s13, [pc, #144]	; 80023c0 <main+0x1a0>
 8002332:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002336:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			   LED_blue_on;
 800233a:	210a      	movs	r1, #10
 800233c:	4819      	ldr	r0, [pc, #100]	; (80023a4 <main+0x184>)
 800233e:	f000 fd63 	bl	8002e08 <gpioResetPin>
			   AlphaBeta[1] = runPID(&PID_Pos,AlphaBeta[0]);
 8002342:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002346:	463b      	mov	r3, r7
 8002348:	eeb0 0a67 	vmov.f32	s0, s15
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f85f 	bl	8002410 <runPID>
 8002352:	eef0 7a40 	vmov.f32	s15, s0
 8002356:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			   LED_blue_off;
 800235a:	210a      	movs	r1, #10
 800235c:	4811      	ldr	r0, [pc, #68]	; (80023a4 <main+0x184>)
 800235e:	f000 fd28 	bl	8002db2 <gpioSetPin>
			   if ((AlphaBeta[1] < -1) || (AlphaBeta[1] > 1))
 8002362:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002366:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800236a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800236e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002372:	d408      	bmi.n	8002386 <main+0x166>
 8002374:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002378:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800237c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002384:	dd03      	ble.n	800238e <main+0x16e>
			   {
				   setRotaryColor(LED_RED);
 8002386:	2001      	movs	r0, #1
 8002388:	f7fe ffc6 	bl	8001318 <setRotaryColor>
 800238c:	e002      	b.n	8002394 <main+0x174>
			   }
			   else
			   {
				   setRotaryColor(LED_YELLOW);
 800238e:	2006      	movs	r0, #6
 8002390:	f7fe ffc2 	bl	8001318 <setRotaryColor>
			   }
			   AlBeOszi(AlphaBeta);
 8002394:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002398:	4618      	mov	r0, r3
 800239a:	f7fe fe15 	bl	8000fc8 <AlBeOszi>
		   if (true == timerTrigger)
 800239e:	e78b      	b.n	80022b8 <main+0x98>
 80023a0:	080078c0 	.word	0x080078c0
 80023a4:	40020400 	.word	0x40020400
 80023a8:	080078d0 	.word	0x080078d0
 80023ac:	2000022c 	.word	0x2000022c
 80023b0:	080078b0 	.word	0x080078b0
 80023b4:	38d1b717 	.word	0x38d1b717
 80023b8:	3dcccccd 	.word	0x3dcccccd
 80023bc:	20000224 	.word	0x20000224
 80023c0:	42480000 	.word	0x42480000

080023c4 <initPID>:
}



void initPID(PIDContr_t* PIDParam, float KP, float KI, float KD, float TA)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b087      	sub	sp, #28
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6178      	str	r0, [r7, #20]
 80023cc:	ed87 0a04 	vstr	s0, [r7, #16]
 80023d0:	edc7 0a03 	vstr	s1, [r7, #12]
 80023d4:	ed87 1a02 	vstr	s2, [r7, #8]
 80023d8:	edc7 1a01 	vstr	s3, [r7, #4]
	PIDParam->ISUM = 0;
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	f04f 0200 	mov.w	r2, #0
 80023e2:	60da      	str	r2, [r3, #12]
	PIDParam->KP = KP;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	601a      	str	r2, [r3, #0]
	PIDParam->KI = KI;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	605a      	str	r2, [r3, #4]
	PIDParam->KD = KD;
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	609a      	str	r2, [r3, #8]
	PIDParam->TA = TA;
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	611a      	str	r2, [r3, #16]
	PIDParam->InpOld =0;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	f04f 0200 	mov.w	r2, #0
 8002402:	615a      	str	r2, [r3, #20]
};
 8002404:	bf00      	nop
 8002406:	371c      	adds	r7, #28
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <runPID>:


float runPID(PIDContr_t* PID, float Diff)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	ed87 0a00 	vstr	s0, [r7]
	PID->ISUM += Diff;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	ed93 7a03 	vldr	s14, [r3, #12]
 8002422:	edd7 7a00 	vldr	s15, [r7]
 8002426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	edc3 7a03 	vstr	s15, [r3, #12]
	float result = (PID->KP * Diff) + (PID->KI * PID->ISUM *PID->TA) + (PID->KD / PID->TA)*(Diff - PID->InpOld);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	ed93 7a00 	vldr	s14, [r3]
 8002436:	edd7 7a00 	vldr	s15, [r7]
 800243a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	edd3 6a01 	vldr	s13, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	edd3 7a03 	vldr	s15, [r3, #12]
 800244a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	edd3 7a04 	vldr	s15, [r3, #16]
 8002454:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002458:	ee37 7a27 	vadd.f32	s14, s14, s15
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	ed93 6a02 	vldr	s12, [r3, #8]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	edd3 7a04 	vldr	s15, [r3, #16]
 8002468:	eec6 6a27 	vdiv.f32	s13, s12, s15
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002472:	ed97 6a00 	vldr	s12, [r7]
 8002476:	ee76 7a67 	vsub.f32	s15, s12, s15
 800247a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800247e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002482:	edc7 7a03 	vstr	s15, [r7, #12]
	PID->InpOld = Diff;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	683a      	ldr	r2, [r7, #0]
 800248a:	615a      	str	r2, [r3, #20]
	return result;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	ee07 3a90 	vmov	s15, r3
};
 8002492:	eeb0 0a67 	vmov.f32	s0, s15
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024a4:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <SystemInit+0x20>)
 80024a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024aa:	4a05      	ldr	r2, [pc, #20]	; (80024c0 <SystemInit+0x20>)
 80024ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	e000ed00 	.word	0xe000ed00

080024c4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b087      	sub	sp, #28
 80024c8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80024ca:	2300      	movs	r3, #0
 80024cc:	613b      	str	r3, [r7, #16]
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	2302      	movs	r3, #2
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	2300      	movs	r3, #0
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	2302      	movs	r3, #2
 80024dc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80024de:	4b34      	ldr	r3, [pc, #208]	; (80025b0 <SystemCoreClockUpdate+0xec>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 030c 	and.w	r3, r3, #12
 80024e6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	d011      	beq.n	8002512 <SystemCoreClockUpdate+0x4e>
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d844      	bhi.n	800257e <SystemCoreClockUpdate+0xba>
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <SystemCoreClockUpdate+0x3e>
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d004      	beq.n	800250a <SystemCoreClockUpdate+0x46>
 8002500:	e03d      	b.n	800257e <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002502:	4b2c      	ldr	r3, [pc, #176]	; (80025b4 <SystemCoreClockUpdate+0xf0>)
 8002504:	4a2c      	ldr	r2, [pc, #176]	; (80025b8 <SystemCoreClockUpdate+0xf4>)
 8002506:	601a      	str	r2, [r3, #0]
      break;
 8002508:	e03d      	b.n	8002586 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800250a:	4b2a      	ldr	r3, [pc, #168]	; (80025b4 <SystemCoreClockUpdate+0xf0>)
 800250c:	4a2b      	ldr	r2, [pc, #172]	; (80025bc <SystemCoreClockUpdate+0xf8>)
 800250e:	601a      	str	r2, [r3, #0]
      break;
 8002510:	e039      	b.n	8002586 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8002512:	4b27      	ldr	r3, [pc, #156]	; (80025b0 <SystemCoreClockUpdate+0xec>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	0d9b      	lsrs	r3, r3, #22
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800251e:	4b24      	ldr	r3, [pc, #144]	; (80025b0 <SystemCoreClockUpdate+0xec>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002526:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00c      	beq.n	8002548 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800252e:	4a23      	ldr	r2, [pc, #140]	; (80025bc <SystemCoreClockUpdate+0xf8>)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	fbb2 f3f3 	udiv	r3, r2, r3
 8002536:	4a1e      	ldr	r2, [pc, #120]	; (80025b0 <SystemCoreClockUpdate+0xec>)
 8002538:	6852      	ldr	r2, [r2, #4]
 800253a:	0992      	lsrs	r2, r2, #6
 800253c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002540:	fb02 f303 	mul.w	r3, r2, r3
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	e00b      	b.n	8002560 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002548:	4a1b      	ldr	r2, [pc, #108]	; (80025b8 <SystemCoreClockUpdate+0xf4>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002550:	4a17      	ldr	r2, [pc, #92]	; (80025b0 <SystemCoreClockUpdate+0xec>)
 8002552:	6852      	ldr	r2, [r2, #4]
 8002554:	0992      	lsrs	r2, r2, #6
 8002556:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800255a:	fb02 f303 	mul.w	r3, r2, r3
 800255e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002560:	4b13      	ldr	r3, [pc, #76]	; (80025b0 <SystemCoreClockUpdate+0xec>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	0c1b      	lsrs	r3, r3, #16
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	3301      	adds	r3, #1
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	fbb2 f3f3 	udiv	r3, r2, r3
 8002578:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <SystemCoreClockUpdate+0xf0>)
 800257a:	6013      	str	r3, [r2, #0]
      break;
 800257c:	e003      	b.n	8002586 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <SystemCoreClockUpdate+0xf0>)
 8002580:	4a0d      	ldr	r2, [pc, #52]	; (80025b8 <SystemCoreClockUpdate+0xf4>)
 8002582:	601a      	str	r2, [r3, #0]
      break;
 8002584:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002586:	4b0a      	ldr	r3, [pc, #40]	; (80025b0 <SystemCoreClockUpdate+0xec>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	091b      	lsrs	r3, r3, #4
 800258c:	f003 030f 	and.w	r3, r3, #15
 8002590:	4a0b      	ldr	r2, [pc, #44]	; (80025c0 <SystemCoreClockUpdate+0xfc>)
 8002592:	5cd3      	ldrb	r3, [r2, r3]
 8002594:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8002596:	4b07      	ldr	r3, [pc, #28]	; (80025b4 <SystemCoreClockUpdate+0xf0>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	fa22 f303 	lsr.w	r3, r2, r3
 80025a0:	4a04      	ldr	r2, [pc, #16]	; (80025b4 <SystemCoreClockUpdate+0xf0>)
 80025a2:	6013      	str	r3, [r2, #0]
}
 80025a4:	bf00      	nop
 80025a6:	371c      	adds	r7, #28
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	40023800 	.word	0x40023800
 80025b4:	2000000c 	.word	0x2000000c
 80025b8:	00f42400 	.word	0x00f42400
 80025bc:	007a1200 	.word	0x007a1200
 80025c0:	08007dd0 	.word	0x08007dd0

080025c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80025c4:	480d      	ldr	r0, [pc, #52]	; (80025fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80025c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80025c8:	f7ff ff6a 	bl	80024a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025cc:	480c      	ldr	r0, [pc, #48]	; (8002600 <LoopForever+0x6>)
  ldr r1, =_edata
 80025ce:	490d      	ldr	r1, [pc, #52]	; (8002604 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025d0:	4a0d      	ldr	r2, [pc, #52]	; (8002608 <LoopForever+0xe>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025d4:	e002      	b.n	80025dc <LoopCopyDataInit>

080025d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025da:	3304      	adds	r3, #4

080025dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e0:	d3f9      	bcc.n	80025d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025e2:	4a0a      	ldr	r2, [pc, #40]	; (800260c <LoopForever+0x12>)
  ldr r4, =_ebss
 80025e4:	4c0a      	ldr	r4, [pc, #40]	; (8002610 <LoopForever+0x16>)
  movs r3, #0
 80025e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e8:	e001      	b.n	80025ee <LoopFillZerobss>

080025ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025ec:	3204      	adds	r2, #4

080025ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f0:	d3fb      	bcc.n	80025ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80025f2:	f001 fb1f 	bl	8003c34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025f6:	f7ff fe13 	bl	8002220 <main>

080025fa <LoopForever>:

LoopForever:
  b LoopForever
 80025fa:	e7fe      	b.n	80025fa <LoopForever>
  ldr   r0, =_estack
 80025fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002604:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002608:	080083b8 	.word	0x080083b8
  ldr r2, =_sbss
 800260c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002610:	20000244 	.word	0x20000244

08002614 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002614:	e7fe      	b.n	8002614 <ADC_IRQHandler>

08002616 <extiVerifyIrqNum>:
 * Function to verify the integrity of the **irqNum** parameter.
 *
 * @param irqNum : Number of the EXTI interrupt (declared in maclEXTI.h)
 */
bool extiVerifyIrqNum(EXTI_IRQ_NUM irqNum)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	4603      	mov	r3, r0
 800261e:	71fb      	strb	r3, [r7, #7]
    if ((EXTI_PIN0  == irqNum) || (EXTI_PIN1  == irqNum) || (EXTI_PIN2  == irqNum) || (EXTI_PIN3  == irqNum) ||
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d03e      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002626:	79fb      	ldrb	r3, [r7, #7]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d03b      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 800262c:	79fb      	ldrb	r3, [r7, #7]
 800262e:	2b02      	cmp	r3, #2
 8002630:	d038      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	2b03      	cmp	r3, #3
 8002636:	d035      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	2b04      	cmp	r3, #4
 800263c:	d032      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN4  == irqNum) || (EXTI_PIN5  == irqNum) || (EXTI_PIN6  == irqNum) || (EXTI_PIN7  == irqNum) ||
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	2b05      	cmp	r3, #5
 8002642:	d02f      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	2b06      	cmp	r3, #6
 8002648:	d02c      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	2b07      	cmp	r3, #7
 800264e:	d029      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	2b08      	cmp	r3, #8
 8002654:	d026      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN8  == irqNum) || (EXTI_PIN9  == irqNum) || (EXTI_PIN10 == irqNum) || (EXTI_PIN11 == irqNum) ||
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	2b09      	cmp	r3, #9
 800265a:	d023      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	2b0a      	cmp	r3, #10
 8002660:	d020      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	2b0b      	cmp	r3, #11
 8002666:	d01d      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	2b0c      	cmp	r3, #12
 800266c:	d01a      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
        (EXTI_PIN12 == irqNum) || (EXTI_PIN13 == irqNum) || (EXTI_PIN14 == irqNum) || (EXTI_PIN15 == irqNum) ||
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	2b0d      	cmp	r3, #13
 8002672:	d017      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	2b0e      	cmp	r3, #14
 8002678:	d014      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	2b0f      	cmp	r3, #15
 800267e:	d011      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	2b10      	cmp	r3, #16
 8002684:	d00e      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
        (EXTI_VOLTAGE_DETECTION == irqNum) || (EXTI_RTC_ALARM == irqNum)  || (EXTI_USB_OTG_FS == irqNum)     ||
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	2b11      	cmp	r3, #17
 800268a:	d00b      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	2b12      	cmp	r3, #18
 8002690:	d008      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	2b14      	cmp	r3, #20
 8002696:	d005      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
        (EXTI_USB_OTG_HS == irqNum)        || (EXTI_RTC_TAMPER == irqNum) || (EXTI_RTC_WAKEUP == irqNum))
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	2b15      	cmp	r3, #21
 800269c:	d002      	beq.n	80026a4 <extiVerifyIrqNum+0x8e>
 800269e:	79fb      	ldrb	r3, [r7, #7]
 80026a0:	2b16      	cmp	r3, #22
 80026a2:	d101      	bne.n	80026a8 <extiVerifyIrqNum+0x92>
    {
        return true;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <extiVerifyIrqNum+0x94>
    }
    return false;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <extiVerifyTrigger>:

/**
 * Function to verify the integrity of the **trigger** parameter.
 */
bool extiVerifyTrigger(EXTI_TRIGGER trigger)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	71fb      	strb	r3, [r7, #7]
    if ((RISING_EDGE == trigger) || (FALLING_EDGE == trigger) || (RISING_AND_FALLING == trigger))
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d005      	beq.n	80026d2 <extiVerifyTrigger+0x1c>
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d002      	beq.n	80026d2 <extiVerifyTrigger+0x1c>
 80026cc:	79fb      	ldrb	r3, [r7, #7]
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d101      	bne.n	80026d6 <extiVerifyTrigger+0x20>
    {
        return true;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <extiVerifyTrigger+0x22>
    }
    return false;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <extiInit>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
void extiInit(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; ++i)
 80026ea:	2300      	movs	r3, #0
 80026ec:	71fb      	strb	r3, [r7, #7]
 80026ee:	e008      	b.n	8002702 <extiInit+0x1e>
    {
        SYSCFG->EXTICR[i] = 0x0000;
 80026f0:	4a09      	ldr	r2, [pc, #36]	; (8002718 <extiInit+0x34>)
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	3302      	adds	r3, #2
 80026f6:	2100      	movs	r1, #0
 80026f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t i = 0; i < 4; ++i)
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	3301      	adds	r3, #1
 8002700:	71fb      	strb	r3, [r7, #7]
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	2b03      	cmp	r3, #3
 8002706:	d9f3      	bls.n	80026f0 <extiInit+0xc>
    }
}
 8002708:	bf00      	nop
 800270a:	bf00      	nop
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	40013800 	.word	0x40013800

0800271c <extiConfigIrq>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiConfigIrq(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	70fb      	strb	r3, [r7, #3]
    uint8_t index = 0;
 8002728:	2300      	movs	r3, #0
 800272a:	73fb      	strb	r3, [r7, #15]
    uint8_t shift = 0;
 800272c:	2300      	movs	r3, #0
 800272e:	73bb      	strb	r3, [r7, #14]
    uint8_t mask  = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	737b      	strb	r3, [r7, #13]

    if (gpioVerifyPort(port) != true)
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f937 	bl	80029a8 <gpioVerifyPort>
 800273a:	4603      	mov	r3, r0
 800273c:	f083 0301 	eor.w	r3, r3, #1
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <extiConfigIrq+0x2e>
    {
        return GPIO_INVALID_PORT;
 8002746:	23ff      	movs	r3, #255	; 0xff
 8002748:	e08a      	b.n	8002860 <extiConfigIrq+0x144>
    }
    if ((gpioVerifyPin(pin)) != true)
 800274a:	78fb      	ldrb	r3, [r7, #3]
 800274c:	4618      	mov	r0, r3
 800274e:	f000 f95d 	bl	8002a0c <gpioVerifyPin>
 8002752:	4603      	mov	r3, r0
 8002754:	f083 0301 	eor.w	r3, r3, #1
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <extiConfigIrq+0x46>
    {
        return GPIO_INVALID_PIN;
 800275e:	23fe      	movs	r3, #254	; 0xfe
 8002760:	e07e      	b.n	8002860 <extiConfigIrq+0x144>
    }

    switch ((uint8_t) pin)
 8002762:	78fb      	ldrb	r3, [r7, #3]
 8002764:	2b0f      	cmp	r3, #15
 8002766:	d841      	bhi.n	80027ec <extiConfigIrq+0xd0>
 8002768:	a201      	add	r2, pc, #4	; (adr r2, 8002770 <extiConfigIrq+0x54>)
 800276a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276e:	bf00      	nop
 8002770:	080027b1 	.word	0x080027b1
 8002774:	080027b1 	.word	0x080027b1
 8002778:	080027b1 	.word	0x080027b1
 800277c:	080027b1 	.word	0x080027b1
 8002780:	080027bd 	.word	0x080027bd
 8002784:	080027bd 	.word	0x080027bd
 8002788:	080027bd 	.word	0x080027bd
 800278c:	080027bd 	.word	0x080027bd
 8002790:	080027cd 	.word	0x080027cd
 8002794:	080027cd 	.word	0x080027cd
 8002798:	080027cd 	.word	0x080027cd
 800279c:	080027cd 	.word	0x080027cd
 80027a0:	080027dd 	.word	0x080027dd
 80027a4:	080027dd 	.word	0x080027dd
 80027a8:	080027dd 	.word	0x080027dd
 80027ac:	080027dd 	.word	0x080027dd
    {
        case PIN0:
        case PIN1:
        case PIN2:
        case PIN3:
            shift = pin * 4;        // Every pin uses four bits
 80027b0:	78fb      	ldrb	r3, [r7, #3]
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	73bb      	strb	r3, [r7, #14]
            index = 0;              // Set the array-index of SYSCFG->EXTICR[]
 80027b6:	2300      	movs	r3, #0
 80027b8:	73fb      	strb	r3, [r7, #15]
            break;
 80027ba:	e017      	b.n	80027ec <extiConfigIrq+0xd0>

        case PIN4:
        case PIN5:
        case PIN6:
        case PIN7:
            shift = (pin - 4) * 4;
 80027bc:	78fb      	ldrb	r3, [r7, #3]
 80027be:	3b04      	subs	r3, #4
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	73bb      	strb	r3, [r7, #14]
            index = 1;
 80027c6:	2301      	movs	r3, #1
 80027c8:	73fb      	strb	r3, [r7, #15]
            break;
 80027ca:	e00f      	b.n	80027ec <extiConfigIrq+0xd0>

        case PIN8:
        case PIN9:
        case PIN10:
        case PIN11:
            shift = (pin - 8) * 4;
 80027cc:	78fb      	ldrb	r3, [r7, #3]
 80027ce:	3b08      	subs	r3, #8
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	73bb      	strb	r3, [r7, #14]
            index = 2;
 80027d6:	2302      	movs	r3, #2
 80027d8:	73fb      	strb	r3, [r7, #15]
            break;
 80027da:	e007      	b.n	80027ec <extiConfigIrq+0xd0>

        case PIN12:
        case PIN13:
        case PIN14:
        case PIN15:
            shift = (pin - 12) * 4;
 80027dc:	78fb      	ldrb	r3, [r7, #3]
 80027de:	3b0c      	subs	r3, #12
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	73bb      	strb	r3, [r7, #14]
            index = 3;
 80027e6:	2303      	movs	r3, #3
 80027e8:	73fb      	strb	r3, [r7, #15]
            break;
 80027ea:	bf00      	nop
    }

    if (GPIOA == port)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	4a1e      	ldr	r2, [pc, #120]	; (8002868 <extiConfigIrq+0x14c>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d102      	bne.n	80027fa <extiConfigIrq+0xde>
    {
        mask = PORT_A;              // Inversion of the port mask
 80027f4:	2300      	movs	r3, #0
 80027f6:	737b      	strb	r3, [r7, #13]
 80027f8:	e021      	b.n	800283e <extiConfigIrq+0x122>
    }
    else if (GPIOB == port)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a1b      	ldr	r2, [pc, #108]	; (800286c <extiConfigIrq+0x150>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d102      	bne.n	8002808 <extiConfigIrq+0xec>
    {
        mask = PORT_B;
 8002802:	2301      	movs	r3, #1
 8002804:	737b      	strb	r3, [r7, #13]
 8002806:	e01a      	b.n	800283e <extiConfigIrq+0x122>
    }
    else if (GPIOC == port)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a19      	ldr	r2, [pc, #100]	; (8002870 <extiConfigIrq+0x154>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d102      	bne.n	8002816 <extiConfigIrq+0xfa>
    {
        mask = PORT_C;
 8002810:	2302      	movs	r3, #2
 8002812:	737b      	strb	r3, [r7, #13]
 8002814:	e013      	b.n	800283e <extiConfigIrq+0x122>
    }
    else if (GPIOD == port)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a16      	ldr	r2, [pc, #88]	; (8002874 <extiConfigIrq+0x158>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d102      	bne.n	8002824 <extiConfigIrq+0x108>
    {
        mask = PORT_D;
 800281e:	2303      	movs	r3, #3
 8002820:	737b      	strb	r3, [r7, #13]
 8002822:	e00c      	b.n	800283e <extiConfigIrq+0x122>
    }
    else if (GPIOE == port)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a14      	ldr	r2, [pc, #80]	; (8002878 <extiConfigIrq+0x15c>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d102      	bne.n	8002832 <extiConfigIrq+0x116>
    {
        mask = PORT_E;
 800282c:	2304      	movs	r3, #4
 800282e:	737b      	strb	r3, [r7, #13]
 8002830:	e005      	b.n	800283e <extiConfigIrq+0x122>
    }
    else if (GPIOH == port)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a11      	ldr	r2, [pc, #68]	; (800287c <extiConfigIrq+0x160>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d101      	bne.n	800283e <extiConfigIrq+0x122>
    {
        mask = PORT_H;
 800283a:	2307      	movs	r3, #7
 800283c:	737b      	strb	r3, [r7, #13]
    }

    SYSCFG->EXTICR[index] |= (mask << shift);
 800283e:	4a10      	ldr	r2, [pc, #64]	; (8002880 <extiConfigIrq+0x164>)
 8002840:	7bfb      	ldrb	r3, [r7, #15]
 8002842:	3302      	adds	r3, #2
 8002844:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002848:	7b79      	ldrb	r1, [r7, #13]
 800284a:	7bbb      	ldrb	r3, [r7, #14]
 800284c:	fa01 f303 	lsl.w	r3, r1, r3
 8002850:	4618      	mov	r0, r3
 8002852:	490b      	ldr	r1, [pc, #44]	; (8002880 <extiConfigIrq+0x164>)
 8002854:	7bfb      	ldrb	r3, [r7, #15]
 8002856:	4302      	orrs	r2, r0
 8002858:	3302      	adds	r3, #2
 800285a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    return EXTI_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40020000 	.word	0x40020000
 800286c:	40020400 	.word	0x40020400
 8002870:	40020800 	.word	0x40020800
 8002874:	40020c00 	.word	0x40020c00
 8002878:	40021000 	.word	0x40021000
 800287c:	40021c00 	.word	0x40021c00
 8002880:	40013800 	.word	0x40013800

08002884 <extiEnableIrq>:
 *          <td rowspan="1">22...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiEnableIrq(EXTI_IRQ_NUM irqNum)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	71fb      	strb	r3, [r7, #7]
    if (extiVerifyIrqNum(irqNum) != true)
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff fec0 	bl	8002616 <extiVerifyIrqNum>
 8002896:	4603      	mov	r3, r0
 8002898:	f083 0301 	eor.w	r3, r3, #1
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <extiEnableIrq+0x22>
    {
        return EXTI_INVALID_IRQNUM;
 80028a2:	23d8      	movs	r3, #216	; 0xd8
 80028a4:	e00a      	b.n	80028bc <extiEnableIrq+0x38>
    }
    EXTI->IMR |= 1 << irqNum;
 80028a6:	4b07      	ldr	r3, [pc, #28]	; (80028c4 <extiEnableIrq+0x40>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	79fa      	ldrb	r2, [r7, #7]
 80028ac:	2101      	movs	r1, #1
 80028ae:	fa01 f202 	lsl.w	r2, r1, r2
 80028b2:	4611      	mov	r1, r2
 80028b4:	4a03      	ldr	r2, [pc, #12]	; (80028c4 <extiEnableIrq+0x40>)
 80028b6:	430b      	orrs	r3, r1
 80028b8:	6013      	str	r3, [r2, #0]
    return EXTI_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40013c00 	.word	0x40013c00

080028c8 <extiSetTriggerEdge>:
 *          <td rowspan="1">22...0</td>
 *      </tr>
 * </table>
 */
EXTI_IRQ_NUM extiSetTriggerEdge(EXTI_IRQ_NUM irqNum, EXTI_TRIGGER trigger)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	460a      	mov	r2, r1
 80028d2:	71fb      	strb	r3, [r7, #7]
 80028d4:	4613      	mov	r3, r2
 80028d6:	71bb      	strb	r3, [r7, #6]
    if (extiVerifyIrqNum(irqNum) != true)
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff fe9b 	bl	8002616 <extiVerifyIrqNum>
 80028e0:	4603      	mov	r3, r0
 80028e2:	f083 0301 	eor.w	r3, r3, #1
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <extiSetTriggerEdge+0x28>
    {
        return EXTI_INVALID_IRQNUM;
 80028ec:	23d8      	movs	r3, #216	; 0xd8
 80028ee:	e055      	b.n	800299c <extiSetTriggerEdge+0xd4>
    }

    if (extiVerifyTrigger(trigger) != true)
 80028f0:	79bb      	ldrb	r3, [r7, #6]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff fedf 	bl	80026b6 <extiVerifyTrigger>
 80028f8:	4603      	mov	r3, r0
 80028fa:	f083 0301 	eor.w	r3, r3, #1
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <extiSetTriggerEdge+0x40>
    {
        return EXTI_INVALID_TRIGGER;
 8002904:	23d7      	movs	r3, #215	; 0xd7
 8002906:	e049      	b.n	800299c <extiSetTriggerEdge+0xd4>
    }

    if (RISING_EDGE == trigger)
 8002908:	79bb      	ldrb	r3, [r7, #6]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d115      	bne.n	800293a <extiSetTriggerEdge+0x72>
    {
        EXTI->RTSR |= 1 << irqNum;      // Enable rising edge
 800290e:	4b25      	ldr	r3, [pc, #148]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	79fa      	ldrb	r2, [r7, #7]
 8002914:	2101      	movs	r1, #1
 8002916:	fa01 f202 	lsl.w	r2, r1, r2
 800291a:	4611      	mov	r1, r2
 800291c:	4a21      	ldr	r2, [pc, #132]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 800291e:	430b      	orrs	r3, r1
 8002920:	6093      	str	r3, [r2, #8]
        EXTI->FTSR &= ~(1 << irqNum);   // Disable falling edge
 8002922:	4b20      	ldr	r3, [pc, #128]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	79fa      	ldrb	r2, [r7, #7]
 8002928:	2101      	movs	r1, #1
 800292a:	fa01 f202 	lsl.w	r2, r1, r2
 800292e:	43d2      	mvns	r2, r2
 8002930:	4611      	mov	r1, r2
 8002932:	4a1c      	ldr	r2, [pc, #112]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002934:	400b      	ands	r3, r1
 8002936:	60d3      	str	r3, [r2, #12]
 8002938:	e02f      	b.n	800299a <extiSetTriggerEdge+0xd2>
    }
    else if (FALLING_EDGE == trigger)
 800293a:	79bb      	ldrb	r3, [r7, #6]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d115      	bne.n	800296c <extiSetTriggerEdge+0xa4>
    {
        EXTI->FTSR |= 1 << irqNum;      // Enable falling edge
 8002940:	4b18      	ldr	r3, [pc, #96]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	79fa      	ldrb	r2, [r7, #7]
 8002946:	2101      	movs	r1, #1
 8002948:	fa01 f202 	lsl.w	r2, r1, r2
 800294c:	4611      	mov	r1, r2
 800294e:	4a15      	ldr	r2, [pc, #84]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002950:	430b      	orrs	r3, r1
 8002952:	60d3      	str	r3, [r2, #12]
        EXTI->RTSR &= ~(1 << irqNum);   // Disable rising edge
 8002954:	4b13      	ldr	r3, [pc, #76]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	79fa      	ldrb	r2, [r7, #7]
 800295a:	2101      	movs	r1, #1
 800295c:	fa01 f202 	lsl.w	r2, r1, r2
 8002960:	43d2      	mvns	r2, r2
 8002962:	4611      	mov	r1, r2
 8002964:	4a0f      	ldr	r2, [pc, #60]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002966:	400b      	ands	r3, r1
 8002968:	6093      	str	r3, [r2, #8]
 800296a:	e016      	b.n	800299a <extiSetTriggerEdge+0xd2>
    }
    else if (RISING_AND_FALLING == trigger)
 800296c:	79bb      	ldrb	r3, [r7, #6]
 800296e:	2b02      	cmp	r3, #2
 8002970:	d113      	bne.n	800299a <extiSetTriggerEdge+0xd2>
    {
        EXTI->RTSR |= 1 << irqNum;      // Enable rising edge
 8002972:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	79fa      	ldrb	r2, [r7, #7]
 8002978:	2101      	movs	r1, #1
 800297a:	fa01 f202 	lsl.w	r2, r1, r2
 800297e:	4611      	mov	r1, r2
 8002980:	4a08      	ldr	r2, [pc, #32]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002982:	430b      	orrs	r3, r1
 8002984:	6093      	str	r3, [r2, #8]
        EXTI->FTSR |= 1 << irqNum;      // Enable falling edge
 8002986:	4b07      	ldr	r3, [pc, #28]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	79fa      	ldrb	r2, [r7, #7]
 800298c:	2101      	movs	r1, #1
 800298e:	fa01 f202 	lsl.w	r2, r1, r2
 8002992:	4611      	mov	r1, r2
 8002994:	4a03      	ldr	r2, [pc, #12]	; (80029a4 <extiSetTriggerEdge+0xdc>)
 8002996:	430b      	orrs	r3, r1
 8002998:	60d3      	str	r3, [r2, #12]
    }
    return EXTI_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40013c00 	.word	0x40013c00

080029a8 <gpioVerifyPort>:
 * Function to verify the integrity of the **port** parameter.
 *
 * @param *port : Pointer to the GPIO port
 */
bool gpioVerifyPort(GPIO_TypeDef *port)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
    if ((GPIOA == port) || (GPIOB == port) || (GPIOC == port) ||
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a10      	ldr	r2, [pc, #64]	; (80029f4 <gpioVerifyPort+0x4c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d013      	beq.n	80029e0 <gpioVerifyPort+0x38>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a0f      	ldr	r2, [pc, #60]	; (80029f8 <gpioVerifyPort+0x50>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d00f      	beq.n	80029e0 <gpioVerifyPort+0x38>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a0e      	ldr	r2, [pc, #56]	; (80029fc <gpioVerifyPort+0x54>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d00b      	beq.n	80029e0 <gpioVerifyPort+0x38>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a0d      	ldr	r2, [pc, #52]	; (8002a00 <gpioVerifyPort+0x58>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d007      	beq.n	80029e0 <gpioVerifyPort+0x38>
        (GPIOD == port) || (GPIOE == port) || (GPIOH == port))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a0c      	ldr	r2, [pc, #48]	; (8002a04 <gpioVerifyPort+0x5c>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d003      	beq.n	80029e0 <gpioVerifyPort+0x38>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4a0b      	ldr	r2, [pc, #44]	; (8002a08 <gpioVerifyPort+0x60>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d101      	bne.n	80029e4 <gpioVerifyPort+0x3c>
    {
        return true;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e000      	b.n	80029e6 <gpioVerifyPort+0x3e>
    }
    return false;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40020000 	.word	0x40020000
 80029f8:	40020400 	.word	0x40020400
 80029fc:	40020800 	.word	0x40020800
 8002a00:	40020c00 	.word	0x40020c00
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40021c00 	.word	0x40021c00

08002a0c <gpioVerifyPin>:
 * Function to verify the integrity of the **pin** parameter.
 *
 * @param pin : The pin number of any of the GPIO ports
 */
bool gpioVerifyPin(PIN_NUM_t pin)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	71fb      	strb	r3, [r7, #7]
    if ((PIN0  == pin) || (PIN1  == pin) || (PIN2  == pin) || (PIN3  == pin) ||
 8002a16:	79fb      	ldrb	r3, [r7, #7]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d02c      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d029      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d026      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	2b03      	cmp	r3, #3
 8002a2c:	d023      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a2e:	79fb      	ldrb	r3, [r7, #7]
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	d020      	beq.n	8002a76 <gpioVerifyPin+0x6a>
        (PIN4  == pin) || (PIN5  == pin) || (PIN6  == pin) || (PIN7  == pin) ||
 8002a34:	79fb      	ldrb	r3, [r7, #7]
 8002a36:	2b05      	cmp	r3, #5
 8002a38:	d01d      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	2b06      	cmp	r3, #6
 8002a3e:	d01a      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a40:	79fb      	ldrb	r3, [r7, #7]
 8002a42:	2b07      	cmp	r3, #7
 8002a44:	d017      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a46:	79fb      	ldrb	r3, [r7, #7]
 8002a48:	2b08      	cmp	r3, #8
 8002a4a:	d014      	beq.n	8002a76 <gpioVerifyPin+0x6a>
        (PIN8  == pin) || (PIN9  == pin) || (PIN10 == pin) || (PIN11 == pin) ||
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	2b09      	cmp	r3, #9
 8002a50:	d011      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	2b0a      	cmp	r3, #10
 8002a56:	d00e      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	2b0b      	cmp	r3, #11
 8002a5c:	d00b      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	2b0c      	cmp	r3, #12
 8002a62:	d008      	beq.n	8002a76 <gpioVerifyPin+0x6a>
        (PIN12 == pin) || (PIN13 == pin) || (PIN14 == pin) || (PIN15 == pin))
 8002a64:	79fb      	ldrb	r3, [r7, #7]
 8002a66:	2b0d      	cmp	r3, #13
 8002a68:	d005      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	2b0e      	cmp	r3, #14
 8002a6e:	d002      	beq.n	8002a76 <gpioVerifyPin+0x6a>
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	2b0f      	cmp	r3, #15
 8002a74:	d101      	bne.n	8002a7a <gpioVerifyPin+0x6e>
    {
        return true;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e000      	b.n	8002a7c <gpioVerifyPin+0x70>
    }
    return false;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <gpioVerifyAltFunc>:
 * Function to verify the integrity of the **af** parameter.
 *
 * @param af : The number of the alternative function.
 */
bool gpioVerifyAltFunc(ALT_FUNC_t af)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	71fb      	strb	r3, [r7, #7]
    if ((AF0  == af) || (AF1  == af) || (AF2  == af) || (AF3  == af) || (AF4  == af) ||
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d02c      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d029      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d026      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	2b03      	cmp	r3, #3
 8002aa8:	d023      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d020      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002ab0:	79fb      	ldrb	r3, [r7, #7]
 8002ab2:	2b05      	cmp	r3, #5
 8002ab4:	d01d      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
        (AF5  == af) || (AF6  == af) || (AF7  == af) || (AF8  == af) || (AF9  == af) ||
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	2b06      	cmp	r3, #6
 8002aba:	d01a      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	2b07      	cmp	r3, #7
 8002ac0:	d017      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d014      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	2b09      	cmp	r3, #9
 8002acc:	d011      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002ace:	79fb      	ldrb	r3, [r7, #7]
 8002ad0:	2b0a      	cmp	r3, #10
 8002ad2:	d00e      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
        (AF10 == af) || (AF11 == af) || (AF12 == af) || (AF13 == af) || (AF14 == af) ||
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	2b0b      	cmp	r3, #11
 8002ad8:	d00b      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	2b0c      	cmp	r3, #12
 8002ade:	d008      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	2b0d      	cmp	r3, #13
 8002ae4:	d005      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	2b0e      	cmp	r3, #14
 8002aea:	d002      	beq.n	8002af2 <gpioVerifyAltFunc+0x6a>
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	2b0f      	cmp	r3, #15
 8002af0:	d101      	bne.n	8002af6 <gpioVerifyAltFunc+0x6e>
        (AF15 == af))
    {
        return true;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <gpioVerifyAltFunc+0x70>
    }

    return false;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <gpioVerifyPinMode>:
 * Function to verify the integrity of the **pinMode** parameter.
 *
 * @param pinMode : The operational mode in which the GPIO pin shall work.
 */
bool gpioVerifyPinMode(PIN_MODE_t pinMode)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]
    if ((INPUT == pinMode) || (OUTPUT == pinMode) || (ALTFUNC == pinMode) || (ANALOG == pinMode))
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d008      	beq.n	8002b26 <gpioVerifyPinMode+0x22>
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d005      	beq.n	8002b26 <gpioVerifyPinMode+0x22>
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d002      	beq.n	8002b26 <gpioVerifyPinMode+0x22>
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	d101      	bne.n	8002b2a <gpioVerifyPinMode+0x26>
    {
        return true;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <gpioVerifyPinMode+0x28>
    }

    return false;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <gpioVerifyOutputType>:
 * Function to verify the integrity of the **outType** parameter.
 *
 * @param outType : Verifies whether the passed value is PUSHPULL or OPENDRAIN.
 */
bool gpioVerifyOutputType(OUTPUT_TYPE_t outType)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71fb      	strb	r3, [r7, #7]
    if ((PUSHPULL == outType) || (OPENDRAIN == outType))
 8002b42:	79fb      	ldrb	r3, [r7, #7]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d002      	beq.n	8002b4e <gpioVerifyOutputType+0x16>
 8002b48:	79fb      	ldrb	r3, [r7, #7]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <gpioVerifyOutputType+0x1a>
    {
        return true;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <gpioVerifyOutputType+0x1c>
    }

    return false;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <gpioVerifyPushPullMode>:
 * Function to verify the integrity of the Pullup/Pulldown parameter.
 *
 * @param mode : Verifies the Pullup/Pulldown mode
 */
bool gpioVerifyPushPullMode(PUPD_MODE_t mode)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	71fb      	strb	r3, [r7, #7]
    if ((NO_PULLUP_PULLDOWN == mode) || (PULLUP == mode) || (PULLDOWN == mode))
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d005      	beq.n	8002b7c <gpioVerifyPushPullMode+0x1c>
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d002      	beq.n	8002b7c <gpioVerifyPushPullMode+0x1c>
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d101      	bne.n	8002b80 <gpioVerifyPushPullMode+0x20>
    {
        return true;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e000      	b.n	8002b82 <gpioVerifyPushPullMode+0x22>
    }
    return false;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
	...

08002b90 <gpioInitPort>:
 *          <td rowspan="1">7...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioInitPort(GPIO_TypeDef *port)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
    if (gpioVerifyPort(port) == true)
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f7ff ff05 	bl	80029a8 <gpioVerifyPort>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d042      	beq.n	8002c2a <gpioInitPort+0x9a>
    {
        if (GPIOA == port)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a24      	ldr	r2, [pc, #144]	; (8002c38 <gpioInitPort+0xa8>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d106      	bne.n	8002bba <gpioInitPort+0x2a>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8002bac:	4b23      	ldr	r3, [pc, #140]	; (8002c3c <gpioInitPort+0xac>)
 8002bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb0:	4a22      	ldr	r2, [pc, #136]	; (8002c3c <gpioInitPort+0xac>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	6313      	str	r3, [r2, #48]	; 0x30
 8002bb8:	e035      	b.n	8002c26 <gpioInitPort+0x96>
        }
        else if (GPIOB == port)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a20      	ldr	r2, [pc, #128]	; (8002c40 <gpioInitPort+0xb0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d106      	bne.n	8002bd0 <gpioInitPort+0x40>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8002bc2:	4b1e      	ldr	r3, [pc, #120]	; (8002c3c <gpioInitPort+0xac>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	4a1d      	ldr	r2, [pc, #116]	; (8002c3c <gpioInitPort+0xac>)
 8002bc8:	f043 0302 	orr.w	r3, r3, #2
 8002bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bce:	e02a      	b.n	8002c26 <gpioInitPort+0x96>
        }
        else if (GPIOC == port)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a1c      	ldr	r2, [pc, #112]	; (8002c44 <gpioInitPort+0xb4>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d106      	bne.n	8002be6 <gpioInitPort+0x56>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8002bd8:	4b18      	ldr	r3, [pc, #96]	; (8002c3c <gpioInitPort+0xac>)
 8002bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bdc:	4a17      	ldr	r2, [pc, #92]	; (8002c3c <gpioInitPort+0xac>)
 8002bde:	f043 0304 	orr.w	r3, r3, #4
 8002be2:	6313      	str	r3, [r2, #48]	; 0x30
 8002be4:	e01f      	b.n	8002c26 <gpioInitPort+0x96>
        }
        else if (GPIOD == port)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a17      	ldr	r2, [pc, #92]	; (8002c48 <gpioInitPort+0xb8>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d106      	bne.n	8002bfc <gpioInitPort+0x6c>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8002bee:	4b13      	ldr	r3, [pc, #76]	; (8002c3c <gpioInitPort+0xac>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf2:	4a12      	ldr	r2, [pc, #72]	; (8002c3c <gpioInitPort+0xac>)
 8002bf4:	f043 0308 	orr.w	r3, r3, #8
 8002bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bfa:	e014      	b.n	8002c26 <gpioInitPort+0x96>
        }
        else if (GPIOE == port)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a13      	ldr	r2, [pc, #76]	; (8002c4c <gpioInitPort+0xbc>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d106      	bne.n	8002c12 <gpioInitPort+0x82>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8002c04:	4b0d      	ldr	r3, [pc, #52]	; (8002c3c <gpioInitPort+0xac>)
 8002c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c08:	4a0c      	ldr	r2, [pc, #48]	; (8002c3c <gpioInitPort+0xac>)
 8002c0a:	f043 0310 	orr.w	r3, r3, #16
 8002c0e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c10:	e009      	b.n	8002c26 <gpioInitPort+0x96>
        }
        else if (GPIOH == port)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a0e      	ldr	r2, [pc, #56]	; (8002c50 <gpioInitPort+0xc0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d105      	bne.n	8002c26 <gpioInitPort+0x96>
        {
            RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
 8002c1a:	4b08      	ldr	r3, [pc, #32]	; (8002c3c <gpioInitPort+0xac>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	4a07      	ldr	r2, [pc, #28]	; (8002c3c <gpioInitPort+0xac>)
 8002c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c24:	6313      	str	r3, [r2, #48]	; 0x30
        }
        return GPIO_OK;
 8002c26:	2300      	movs	r3, #0
 8002c28:	e001      	b.n	8002c2e <gpioInitPort+0x9e>
    }
    return GPIO_INVALID_PORT;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40020000 	.word	0x40020000
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	40020400 	.word	0x40020400
 8002c44:	40020800 	.word	0x40020800
 8002c48:	40020c00 	.word	0x40020c00
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	40021c00 	.word	0x40021c00

08002c54 <gpioSelectPort>:
 *          <td rowspan="1">7...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPort(GPIO_TypeDef *port)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
    if (gpioVerifyPort(port) != true)
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f7ff fea3 	bl	80029a8 <gpioVerifyPort>
 8002c62:	4603      	mov	r3, r0
 8002c64:	f083 0301 	eor.w	r3, r3, #1
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d002      	beq.n	8002c74 <gpioSelectPort+0x20>
    {
        return GPIO_INVALID_PORT;
 8002c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c72:	e041      	b.n	8002cf8 <gpioSelectPort+0xa4>
    }

    if (GPIOA == port)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a22      	ldr	r2, [pc, #136]	; (8002d00 <gpioSelectPort+0xac>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d106      	bne.n	8002c8a <gpioSelectPort+0x36>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8002c7c:	4b21      	ldr	r3, [pc, #132]	; (8002d04 <gpioSelectPort+0xb0>)
 8002c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c80:	4a20      	ldr	r2, [pc, #128]	; (8002d04 <gpioSelectPort+0xb0>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	6313      	str	r3, [r2, #48]	; 0x30
 8002c88:	e035      	b.n	8002cf6 <gpioSelectPort+0xa2>
    }
    else if (GPIOB == port)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a1e      	ldr	r2, [pc, #120]	; (8002d08 <gpioSelectPort+0xb4>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d106      	bne.n	8002ca0 <gpioSelectPort+0x4c>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8002c92:	4b1c      	ldr	r3, [pc, #112]	; (8002d04 <gpioSelectPort+0xb0>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	4a1b      	ldr	r2, [pc, #108]	; (8002d04 <gpioSelectPort+0xb0>)
 8002c98:	f043 0302 	orr.w	r3, r3, #2
 8002c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c9e:	e02a      	b.n	8002cf6 <gpioSelectPort+0xa2>
    }
    else if (GPIOC == port)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a1a      	ldr	r2, [pc, #104]	; (8002d0c <gpioSelectPort+0xb8>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d106      	bne.n	8002cb6 <gpioSelectPort+0x62>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8002ca8:	4b16      	ldr	r3, [pc, #88]	; (8002d04 <gpioSelectPort+0xb0>)
 8002caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cac:	4a15      	ldr	r2, [pc, #84]	; (8002d04 <gpioSelectPort+0xb0>)
 8002cae:	f043 0304 	orr.w	r3, r3, #4
 8002cb2:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb4:	e01f      	b.n	8002cf6 <gpioSelectPort+0xa2>
    }
    else if (GPIOD == port)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a15      	ldr	r2, [pc, #84]	; (8002d10 <gpioSelectPort+0xbc>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d106      	bne.n	8002ccc <gpioSelectPort+0x78>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8002cbe:	4b11      	ldr	r3, [pc, #68]	; (8002d04 <gpioSelectPort+0xb0>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	4a10      	ldr	r2, [pc, #64]	; (8002d04 <gpioSelectPort+0xb0>)
 8002cc4:	f043 0308 	orr.w	r3, r3, #8
 8002cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cca:	e014      	b.n	8002cf6 <gpioSelectPort+0xa2>
    }
    else if (GPIOE == port)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a11      	ldr	r2, [pc, #68]	; (8002d14 <gpioSelectPort+0xc0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d106      	bne.n	8002ce2 <gpioSelectPort+0x8e>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8002cd4:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <gpioSelectPort+0xb0>)
 8002cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd8:	4a0a      	ldr	r2, [pc, #40]	; (8002d04 <gpioSelectPort+0xb0>)
 8002cda:	f043 0310 	orr.w	r3, r3, #16
 8002cde:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce0:	e009      	b.n	8002cf6 <gpioSelectPort+0xa2>
    }
    else if (GPIOH == port)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a0c      	ldr	r2, [pc, #48]	; (8002d18 <gpioSelectPort+0xc4>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d105      	bne.n	8002cf6 <gpioSelectPort+0xa2>
    {
        RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
 8002cea:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <gpioSelectPort+0xb0>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	4a05      	ldr	r2, [pc, #20]	; (8002d04 <gpioSelectPort+0xb0>)
 8002cf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cf4:	6313      	str	r3, [r2, #48]	; 0x30
    }
    return GPIO_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	40020000 	.word	0x40020000
 8002d04:	40023800 	.word	0x40023800
 8002d08:	40020400 	.word	0x40020400
 8002d0c:	40020800 	.word	0x40020800
 8002d10:	40020c00 	.word	0x40020c00
 8002d14:	40021000 	.word	0x40021000
 8002d18:	40021c00 	.word	0x40021c00

08002d1c <gpioSelectPinMode>:
 *          <td rowspan="1">Sets the pin function either to input, output, alternate function, or analog mode</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPinMode(GPIO_TypeDef *port, PIN_NUM_t pin, PIN_MODE_t mode)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	70fb      	strb	r3, [r7, #3]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f7ff fe3b 	bl	80029a8 <gpioVerifyPort>
 8002d32:	4603      	mov	r3, r0
 8002d34:	f083 0301 	eor.w	r3, r3, #1
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d002      	beq.n	8002d44 <gpioSelectPinMode+0x28>
    {
        return GPIO_INVALID_PORT;
 8002d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d42:	e032      	b.n	8002daa <gpioSelectPinMode+0x8e>
    }
    if (gpioVerifyPin(pin) != true)
 8002d44:	78fb      	ldrb	r3, [r7, #3]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff fe60 	bl	8002a0c <gpioVerifyPin>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	f083 0301 	eor.w	r3, r3, #1
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <gpioSelectPinMode+0x42>
    {
        return GPIO_INVALID_PIN;
 8002d58:	f06f 0301 	mvn.w	r3, #1
 8002d5c:	e025      	b.n	8002daa <gpioSelectPinMode+0x8e>
    }
    if (gpioVerifyPinMode(mode) != true)
 8002d5e:	78bb      	ldrb	r3, [r7, #2]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fecf 	bl	8002b04 <gpioVerifyPinMode>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f083 0301 	eor.w	r3, r3, #1
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <gpioSelectPinMode+0x5c>
    {
        return GPIO_INVALID_PINMODE;
 8002d72:	f06f 0305 	mvn.w	r3, #5
 8002d76:	e018      	b.n	8002daa <gpioSelectPinMode+0x8e>
    }

    // Set pin to default (INPUT)
	port->MODER &= ~(0b11 << (pin * 2));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	78fa      	ldrb	r2, [r7, #3]
 8002d7e:	0052      	lsls	r2, r2, #1
 8002d80:	2103      	movs	r1, #3
 8002d82:	fa01 f202 	lsl.w	r2, r1, r2
 8002d86:	43d2      	mvns	r2, r2
 8002d88:	401a      	ands	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	601a      	str	r2, [r3, #0]

	// If mode is not INPUT --> Select other setting
	if (INPUT != mode)
 8002d8e:	78bb      	ldrb	r3, [r7, #2]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d009      	beq.n	8002da8 <gpioSelectPinMode+0x8c>
	{
		port->MODER |= (mode << (pin * 2));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	78b9      	ldrb	r1, [r7, #2]
 8002d9a:	78fa      	ldrb	r2, [r7, #3]
 8002d9c:	0052      	lsls	r2, r2, #1
 8002d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	601a      	str	r2, [r3, #0]
	}

	return GPIO_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <gpioSetPin>:
 *          <td rowspan="1">15...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSetPin(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b082      	sub	sp, #8
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
 8002dba:	460b      	mov	r3, r1
 8002dbc:	70fb      	strb	r3, [r7, #3]
    if (gpioVerifyPort(port) != true)
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7ff fdf2 	bl	80029a8 <gpioVerifyPort>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f083 0301 	eor.w	r3, r3, #1
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d002      	beq.n	8002dd6 <gpioSetPin+0x24>
    {
        return GPIO_INVALID_PORT;
 8002dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd4:	e014      	b.n	8002e00 <gpioSetPin+0x4e>
    }
    if (gpioVerifyPin(pin) != true)
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fe17 	bl	8002a0c <gpioVerifyPin>
 8002dde:	4603      	mov	r3, r0
 8002de0:	f083 0301 	eor.w	r3, r3, #1
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <gpioSetPin+0x3e>
    {
        return GPIO_INVALID_PIN;
 8002dea:	f06f 0301 	mvn.w	r3, #1
 8002dee:	e007      	b.n	8002e00 <gpioSetPin+0x4e>
    }

	port->BSRR = 1 << pin;
 8002df0:	78fb      	ldrb	r3, [r7, #3]
 8002df2:	2201      	movs	r2, #1
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	461a      	mov	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	619a      	str	r2, [r3, #24]

	return GPIO_OK;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <gpioResetPin>:
 *          <td rowspan="1">31...16</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioResetPin(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	460b      	mov	r3, r1
 8002e12:	70fb      	strb	r3, [r7, #3]
    if (gpioVerifyPort(port) != true)
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7ff fdc7 	bl	80029a8 <gpioVerifyPort>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	f083 0301 	eor.w	r3, r3, #1
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d002      	beq.n	8002e2c <gpioResetPin+0x24>
    {
        return GPIO_INVALID_PORT;
 8002e26:	f04f 33ff 	mov.w	r3, #4294967295
 8002e2a:	e015      	b.n	8002e58 <gpioResetPin+0x50>
    }
    if (gpioVerifyPin(pin) != true)
 8002e2c:	78fb      	ldrb	r3, [r7, #3]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fdec 	bl	8002a0c <gpioVerifyPin>
 8002e34:	4603      	mov	r3, r0
 8002e36:	f083 0301 	eor.w	r3, r3, #1
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <gpioResetPin+0x3e>
    {
        return GPIO_INVALID_PIN;
 8002e40:	f06f 0301 	mvn.w	r3, #1
 8002e44:	e008      	b.n	8002e58 <gpioResetPin+0x50>
    }

	port->BSRR = (1 << (pin + 16));
 8002e46:	78fb      	ldrb	r3, [r7, #3]
 8002e48:	3310      	adds	r3, #16
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	461a      	mov	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	619a      	str	r2, [r3, #24]

	return GPIO_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <gpioSelectAltFunc>:
 *          <td rowspan="1">31...0</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectAltFunc(GPIO_TypeDef *port, PIN_NUM_t pin, ALT_FUNC_t af)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	460b      	mov	r3, r1
 8002e6a:	70fb      	strb	r3, [r7, #3]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff fd99 	bl	80029a8 <gpioVerifyPort>
 8002e76:	4603      	mov	r3, r0
 8002e78:	f083 0301 	eor.w	r3, r3, #1
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <gpioSelectAltFunc+0x28>
    {
        return GPIO_INVALID_PORT;
 8002e82:	f04f 33ff 	mov.w	r3, #4294967295
 8002e86:	e050      	b.n	8002f2a <gpioSelectAltFunc+0xca>
    }
    if (gpioVerifyPin(pin) != true)
 8002e88:	78fb      	ldrb	r3, [r7, #3]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fdbe 	bl	8002a0c <gpioVerifyPin>
 8002e90:	4603      	mov	r3, r0
 8002e92:	f083 0301 	eor.w	r3, r3, #1
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d002      	beq.n	8002ea2 <gpioSelectAltFunc+0x42>
    {
        return GPIO_INVALID_PIN;
 8002e9c:	f06f 0301 	mvn.w	r3, #1
 8002ea0:	e043      	b.n	8002f2a <gpioSelectAltFunc+0xca>
    }
    if (gpioVerifyAltFunc(af) != true)
 8002ea2:	78bb      	ldrb	r3, [r7, #2]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff fdef 	bl	8002a88 <gpioVerifyAltFunc>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	f083 0301 	eor.w	r3, r3, #1
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d002      	beq.n	8002ebc <gpioSelectAltFunc+0x5c>
    {
        return GPIO_INVALID_ALTFUNC;
 8002eb6:	f06f 0302 	mvn.w	r3, #2
 8002eba:	e036      	b.n	8002f2a <gpioSelectAltFunc+0xca>
    }

	// Dont't forget to select the alternative function mode before...
	gpioSelectPinMode(port, pin, ALTFUNC);
 8002ebc:	78fb      	ldrb	r3, [r7, #3]
 8002ebe:	2202      	movs	r2, #2
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f7ff ff2a 	bl	8002d1c <gpioSelectPinMode>

	if (pin <= PIN7)
 8002ec8:	78fb      	ldrb	r3, [r7, #3]
 8002eca:	2b07      	cmp	r3, #7
 8002ecc:	d815      	bhi.n	8002efa <gpioSelectAltFunc+0x9a>
	{
		port->AFR[0] &= ~(0x0F << (pin * 4));       // Reset previously selected AF
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	78fa      	ldrb	r2, [r7, #3]
 8002ed4:	0092      	lsls	r2, r2, #2
 8002ed6:	210f      	movs	r1, #15
 8002ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8002edc:	43d2      	mvns	r2, r2
 8002ede:	401a      	ands	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	621a      	str	r2, [r3, #32]
		port->AFR[0] |= af << (pin * 4);            // Set AFR[0] to the new AF
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	78b9      	ldrb	r1, [r7, #2]
 8002eea:	78fa      	ldrb	r2, [r7, #3]
 8002eec:	0092      	lsls	r2, r2, #2
 8002eee:	fa01 f202 	lsl.w	r2, r1, r2
 8002ef2:	431a      	orrs	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	621a      	str	r2, [r3, #32]
 8002ef8:	e016      	b.n	8002f28 <gpioSelectAltFunc+0xc8>
	}
	else
	{
		// !!! Subtract 8 from pin number since we start at bit 0 !!!
		port->AFR[1] &= ~(0x0F << ((pin - 8) * 4)); // Reset previously selected AF.
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efe:	78fa      	ldrb	r2, [r7, #3]
 8002f00:	3a08      	subs	r2, #8
 8002f02:	0092      	lsls	r2, r2, #2
 8002f04:	210f      	movs	r1, #15
 8002f06:	fa01 f202 	lsl.w	r2, r1, r2
 8002f0a:	43d2      	mvns	r2, r2
 8002f0c:	401a      	ands	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	625a      	str	r2, [r3, #36]	; 0x24
		port->AFR[1] |= af << ((pin - 8) * 4);      // Set AFR[1] to the new AF
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f16:	78b9      	ldrb	r1, [r7, #2]
 8002f18:	78fa      	ldrb	r2, [r7, #3]
 8002f1a:	3a08      	subs	r2, #8
 8002f1c:	0092      	lsls	r2, r2, #2
 8002f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	625a      	str	r2, [r3, #36]	; 0x24
	}

	return GPIO_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <gpioSetOutputType>:
 *          <td rowspan="1">Sets the output type either to push-pull or to Open drain</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSetOutputType(GPIO_TypeDef *port, PIN_NUM_t pin, OUTPUT_TYPE_t outType)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b082      	sub	sp, #8
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	70fb      	strb	r3, [r7, #3]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff fd30 	bl	80029a8 <gpioVerifyPort>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	f083 0301 	eor.w	r3, r3, #1
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d002      	beq.n	8002f5a <gpioSetOutputType+0x28>
    {
        return GPIO_INVALID_PORT;
 8002f54:	f04f 33ff 	mov.w	r3, #4294967295
 8002f58:	e030      	b.n	8002fbc <gpioSetOutputType+0x8a>
    }
    if (gpioVerifyPin(pin) != true)
 8002f5a:	78fb      	ldrb	r3, [r7, #3]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fd55 	bl	8002a0c <gpioVerifyPin>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f083 0301 	eor.w	r3, r3, #1
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d002      	beq.n	8002f74 <gpioSetOutputType+0x42>
    {
        return GPIO_INVALID_PIN;
 8002f6e:	f06f 0301 	mvn.w	r3, #1
 8002f72:	e023      	b.n	8002fbc <gpioSetOutputType+0x8a>
    }
    if (gpioVerifyOutputType(outType) != true)
 8002f74:	78bb      	ldrb	r3, [r7, #2]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fdde 	bl	8002b38 <gpioVerifyOutputType>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	f083 0301 	eor.w	r3, r3, #1
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <gpioSetOutputType+0x5c>
    {
        return GPIO_INVALID_OUTPUT_TYPE;
 8002f88:	f06f 0303 	mvn.w	r3, #3
 8002f8c:	e016      	b.n	8002fbc <gpioSetOutputType+0x8a>
    }

    port->OTYPER &= ~(1 << pin);   // Use pin as push-pull output
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	78fa      	ldrb	r2, [r7, #3]
 8002f94:	2101      	movs	r1, #1
 8002f96:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9a:	43d2      	mvns	r2, r2
 8002f9c:	401a      	ands	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	605a      	str	r2, [r3, #4]
    if (OPENDRAIN == outType)
 8002fa2:	78bb      	ldrb	r3, [r7, #2]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d108      	bne.n	8002fba <gpioSetOutputType+0x88>
    {
        port->OTYPER |= (1 << pin);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	78fa      	ldrb	r2, [r7, #3]
 8002fae:	2101      	movs	r1, #1
 8002fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	605a      	str	r2, [r3, #4]
	}

	return GPIO_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <gpioSelectPushPullMode>:
 *          <td rowspan="1">OTYPER must be set to push-pull</td>
 *      </tr>
 * </table>
 */
GPIO_RETURN_CODE_t gpioSelectPushPullMode(GPIO_TypeDef *port, PIN_NUM_t pin, PUPD_MODE_t pupd)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	460b      	mov	r3, r1
 8002fce:	70fb      	strb	r3, [r7, #3]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	70bb      	strb	r3, [r7, #2]
    if (gpioVerifyPort(port) != true)
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff fce7 	bl	80029a8 <gpioVerifyPort>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	f083 0301 	eor.w	r3, r3, #1
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d002      	beq.n	8002fec <gpioSelectPushPullMode+0x28>
    {
        return GPIO_INVALID_PORT;
 8002fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8002fea:	e044      	b.n	8003076 <gpioSelectPushPullMode+0xb2>
    }
    if (gpioVerifyPin(pin) != true)
 8002fec:	78fb      	ldrb	r3, [r7, #3]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff fd0c 	bl	8002a0c <gpioVerifyPin>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	f083 0301 	eor.w	r3, r3, #1
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d002      	beq.n	8003006 <gpioSelectPushPullMode+0x42>
    {
        return GPIO_INVALID_PIN;
 8003000:	f06f 0301 	mvn.w	r3, #1
 8003004:	e037      	b.n	8003076 <gpioSelectPushPullMode+0xb2>
    }
    if (gpioVerifyPushPullMode(pupd) != true)
 8003006:	78bb      	ldrb	r3, [r7, #2]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff fda9 	bl	8002b60 <gpioVerifyPushPullMode>
 800300e:	4603      	mov	r3, r0
 8003010:	f083 0301 	eor.w	r3, r3, #1
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d002      	beq.n	8003020 <gpioSelectPushPullMode+0x5c>
    {
        return GPIO_INVALID_PUSH_PULL_MODE;
 800301a:	f06f 0306 	mvn.w	r3, #6
 800301e:	e02a      	b.n	8003076 <gpioSelectPushPullMode+0xb2>
    }

    port->PUPDR &= ~(0x03 << (pin * 2));        // Disable PU/PD
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	0052      	lsls	r2, r2, #1
 8003028:	2103      	movs	r1, #3
 800302a:	fa01 f202 	lsl.w	r2, r1, r2
 800302e:	43d2      	mvns	r2, r2
 8003030:	401a      	ands	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	60da      	str	r2, [r3, #12]

    if (port->OTYPER == PUSHPULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d11a      	bne.n	8003074 <gpioSelectPushPullMode+0xb0>
	{
		if (PULLUP == pupd)
 800303e:	78bb      	ldrb	r3, [r7, #2]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d10a      	bne.n	800305a <gpioSelectPushPullMode+0x96>
		{
			port->PUPDR |= (PULLUP << (pin *2));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	78fa      	ldrb	r2, [r7, #3]
 800304a:	0052      	lsls	r2, r2, #1
 800304c:	2101      	movs	r1, #1
 800304e:	fa01 f202 	lsl.w	r2, r1, r2
 8003052:	431a      	orrs	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	60da      	str	r2, [r3, #12]
 8003058:	e00c      	b.n	8003074 <gpioSelectPushPullMode+0xb0>
		}
		else if (PULLDOWN == pupd)
 800305a:	78bb      	ldrb	r3, [r7, #2]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d109      	bne.n	8003074 <gpioSelectPushPullMode+0xb0>
		{
			port->PUPDR |= (PULLDOWN << (pin *2));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	78fa      	ldrb	r2, [r7, #3]
 8003066:	0052      	lsls	r2, r2, #1
 8003068:	2102      	movs	r1, #2
 800306a:	fa01 f202 	lsl.w	r2, r1, r2
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	60da      	str	r2, [r3, #12]
		}
	}

    return GPIO_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <gpioGetPinState>:
 * @note
 * The function does not return a GPIO_RETURN_CODE_t any longer. Instead it immediately
 * returns the state of the desired pin.
 */
bool gpioGetPinState(GPIO_TypeDef *port, PIN_NUM_t pin)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	460b      	mov	r3, r1
 8003088:	70fb      	strb	r3, [r7, #3]
    return (port->IDR & (1 << pin)) == (1<<pin);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	78fa      	ldrb	r2, [r7, #3]
 8003090:	2101      	movs	r1, #1
 8003092:	fa01 f202 	lsl.w	r2, r1, r2
 8003096:	4013      	ands	r3, r2
 8003098:	78fa      	ldrb	r2, [r7, #3]
 800309a:	2101      	movs	r1, #1
 800309c:	fa01 f202 	lsl.w	r2, r1, r2
 80030a0:	4293      	cmp	r3, r2
 80030a2:	bf0c      	ite	eq
 80030a4:	2301      	moveq	r3, #1
 80030a6:	2300      	movne	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr

080030b6 <i2cVerifyDutyCycle>:

/**
 * Function to verify the I2C duty cycle.
 */
static bool i2cVerifyDutyCycle(I2C_DUTY_CYCLE_t dc)
{
 80030b6:	b480      	push	{r7}
 80030b8:	b083      	sub	sp, #12
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	4603      	mov	r3, r0
 80030be:	71fb      	strb	r3, [r7, #7]
    if ((I2C_DUTY_CYCLE_2 == dc) || (IC2_DUTY_CYCLE_16_9 == dc))
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d002      	beq.n	80030cc <i2cVerifyDutyCycle+0x16>
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d101      	bne.n	80030d0 <i2cVerifyDutyCycle+0x1a>
    {
        return true;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e000      	b.n	80030d2 <i2cVerifyDutyCycle+0x1c>
    }
    return false;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
	...

080030e0 <i2cSelectI2C>:
 *
 * @param  *i2c   : Pointer to the I2C component
 *
*/
I2C_RETURN_CODE_t i2cSelectI2C(I2C_TypeDef *i2c)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
    // Activate bus clock
    if (I2C1 == i2c)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a13      	ldr	r2, [pc, #76]	; (8003138 <i2cSelectI2C+0x58>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d106      	bne.n	80030fe <i2cSelectI2C+0x1e>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80030f0:	4b12      	ldr	r3, [pc, #72]	; (800313c <i2cSelectI2C+0x5c>)
 80030f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f4:	4a11      	ldr	r2, [pc, #68]	; (800313c <i2cSelectI2C+0x5c>)
 80030f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80030fa:	6413      	str	r3, [r2, #64]	; 0x40
 80030fc:	e014      	b.n	8003128 <i2cSelectI2C+0x48>
    }
    else if (I2C2 == i2c)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a0f      	ldr	r2, [pc, #60]	; (8003140 <i2cSelectI2C+0x60>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d106      	bne.n	8003114 <i2cSelectI2C+0x34>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 8003106:	4b0d      	ldr	r3, [pc, #52]	; (800313c <i2cSelectI2C+0x5c>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	4a0c      	ldr	r2, [pc, #48]	; (800313c <i2cSelectI2C+0x5c>)
 800310c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003110:	6413      	str	r3, [r2, #64]	; 0x40
 8003112:	e009      	b.n	8003128 <i2cSelectI2C+0x48>
    }
    else if (I2C3 == i2c)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a0b      	ldr	r2, [pc, #44]	; (8003144 <i2cSelectI2C+0x64>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d105      	bne.n	8003128 <i2cSelectI2C+0x48>
    {
        RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 800311c:	4b07      	ldr	r3, [pc, #28]	; (800313c <i2cSelectI2C+0x5c>)
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	4a06      	ldr	r2, [pc, #24]	; (800313c <i2cSelectI2C+0x5c>)
 8003122:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003126:	6413      	str	r3, [r2, #64]	; 0x40
    }

    return I2C_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	40005400 	.word	0x40005400
 800313c:	40023800 	.word	0x40023800
 8003140:	40005800 	.word	0x40005800
 8003144:	40005c00 	.word	0x40005c00

08003148 <i2cSetClkSpd>:

/**
 * Function to set the I2C clock frequency.
 */
I2C_RETURN_CODE_t i2cSetClkSpd(I2C_TypeDef *i2c, I2C_CLOCKSPEED_t spd)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	70fb      	strb	r3, [r7, #3]
    if ( (I2C_CLOCK_50 == spd) || (I2C_CLOCK_100 == spd) ||
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00b      	beq.n	8003172 <i2cSetClkSpd+0x2a>
 800315a:	78fb      	ldrb	r3, [r7, #3]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d008      	beq.n	8003172 <i2cSetClkSpd+0x2a>
 8003160:	78fb      	ldrb	r3, [r7, #3]
 8003162:	2b02      	cmp	r3, #2
 8003164:	d005      	beq.n	8003172 <i2cSetClkSpd+0x2a>
    	 (I2C_CLOCK_200 == spd)|| (I2C_CLOCK_400 == spd) || (I2C_CLOCK_1Mz == spd)		)
 8003166:	78fb      	ldrb	r3, [r7, #3]
 8003168:	2b03      	cmp	r3, #3
 800316a:	d002      	beq.n	8003172 <i2cSetClkSpd+0x2a>
 800316c:	78fb      	ldrb	r3, [r7, #3]
 800316e:	2b04      	cmp	r3, #4
 8003170:	d160      	bne.n	8003234 <i2cSetClkSpd+0xec>
    {
    	I2C_WAIT_BUSY(i2c);
 8003172:	bf00      	nop
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d1f9      	bne.n	8003174 <i2cSetClkSpd+0x2c>
    	i2c->CCR = 0x00;                    // Reset Clock Control Register
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	61da      	str	r2, [r3, #28]
    	i2c->CCR &= ~I2C_CCR_CCR_Msk;    	// deactive bus clock bits
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800318e:	f023 030f 	bic.w	r3, r3, #15
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	61d3      	str	r3, [r2, #28]
    	i2c->CCR &= ~I2C_CCR_FS_Msk;    	// deactive fastMode I2C bus clock
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	61da      	str	r2, [r3, #28]
    	switch (spd)
 80031a2:	78fb      	ldrb	r3, [r7, #3]
 80031a4:	2b04      	cmp	r3, #4
 80031a6:	d836      	bhi.n	8003216 <i2cSetClkSpd+0xce>
 80031a8:	a201      	add	r2, pc, #4	; (adr r2, 80031b0 <i2cSetClkSpd+0x68>)
 80031aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ae:	bf00      	nop
 80031b0:	080031c5 	.word	0x080031c5
 80031b4:	080031d3 	.word	0x080031d3
 80031b8:	080031e1 	.word	0x080031e1
 80031bc:	080031ef 	.word	0x080031ef
 80031c0:	080031fd 	.word	0x080031fd
    	{
    		case I2C_CLOCK_50:
			{

				i2c->CCR |= 0x00A0;				// Select 50 kHz bus clock
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	f043 02a0 	orr.w	r2, r3, #160	; 0xa0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	61da      	str	r2, [r3, #28]
				break;
 80031d0:	e02e      	b.n	8003230 <i2cSetClkSpd+0xe8>
			}
    		case I2C_CLOCK_100:
    		{
    			i2c->CCR |= 0x0050;				// Select 100 kHz bus clock
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	f043 0250 	orr.w	r2, r3, #80	; 0x50
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	61da      	str	r2, [r3, #28]
    			break;
 80031de:	e027      	b.n	8003230 <i2cSetClkSpd+0xe8>
    		}
    		case I2C_CLOCK_200:
    			{
       				i2c->CCR |= 0x0028;			// Select 200 kHz bus clock
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69db      	ldr	r3, [r3, #28]
 80031e4:	f043 0228 	orr.w	r2, r3, #40	; 0x28
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	61da      	str	r2, [r3, #28]
    				break;
 80031ec:	e020      	b.n	8003230 <i2cSetClkSpd+0xe8>
    			}
    		case I2C_CLOCK_400:
    		{
     			i2c->CCR |= 0x0014;				// Select 400 kHz bus clock
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	f043 0214 	orr.w	r2, r3, #20
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	61da      	str	r2, [r3, #28]
    			break;
 80031fa:	e019      	b.n	8003230 <i2cSetClkSpd+0xe8>
    		}
    		case I2C_CLOCK_1Mz:
			{
				i2c->CCR |= I2C_CCR_FS; 	    // fast Mode
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	61da      	str	r2, [r3, #28]
				i2c->CCR |= 0x005;				// Select 800 kHz bus clock
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	f043 0205 	orr.w	r2, r3, #5
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	61da      	str	r2, [r3, #28]
				break;
 8003214:	e00c      	b.n	8003230 <i2cSetClkSpd+0xe8>
			}
    		default:
    		{
    			i2c->CCR &= ~I2C_CCR_FS_Msk;    // Select 100 kHz bus clock
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	61da      	str	r2, [r3, #28]
    			i2c->CCR |= 0x0050;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	f043 0250 	orr.w	r2, r3, #80	; 0x50
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	61da      	str	r2, [r3, #28]
    			break;
 800322e:	bf00      	nop
    		}
    	}
    	return I2C_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	e001      	b.n	8003238 <i2cSetClkSpd+0xf0>
    }
    return I2C_INVALID_CLOCK_SPEED;
 8003234:	f06f 033d 	mvn.w	r3, #61	; 0x3d
}
 8003238:	4618      	mov	r0, r3
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <i2cInitI2C>:

I2C_RETURN_CODE_t i2cInitI2C(I2C_TypeDef *i2c, I2C_DUTY_CYCLE_t duty, uint8_t trise, I2C_CLOCKSPEED_t clock)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	4608      	mov	r0, r1
 800324e:	4611      	mov	r1, r2
 8003250:	461a      	mov	r2, r3
 8003252:	4603      	mov	r3, r0
 8003254:	70fb      	strb	r3, [r7, #3]
 8003256:	460b      	mov	r3, r1
 8003258:	70bb      	strb	r3, [r7, #2]
 800325a:	4613      	mov	r3, r2
 800325c:	707b      	strb	r3, [r7, #1]
	uint32_t pclock;
	if (i2cVerifyDutyCycle(duty) != true)
 800325e:	78fb      	ldrb	r3, [r7, #3]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff ff28 	bl	80030b6 <i2cVerifyDutyCycle>
 8003266:	4603      	mov	r3, r0
 8003268:	f083 0301 	eor.w	r3, r3, #1
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d002      	beq.n	8003278 <i2cInitI2C+0x34>
    {
        return I2C_INVALID_DUTY_CYCLE;
 8003272:	f06f 033c 	mvn.w	r3, #60	; 0x3c
 8003276:	e02f      	b.n	80032d8 <i2cInitI2C+0x94>
    }

    i2c->CR1 = I2C_CR1_SWRST;			// reset and clear reg
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800327e:	601a      	str	r2, [r3, #0]
    i2c->CR1 = 0x0000;                  // Reset old CR1 settings
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	601a      	str	r2, [r3, #0]
    i2c->CR1 &= ~I2C_CR1_PE_Msk;        // Disable I2C component
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 0201 	bic.w	r2, r3, #1
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	601a      	str	r2, [r3, #0]

    pclock = rccGetPclk1Freq();
 8003292:	f000 f967 	bl	8003564 <rccGetPclk1Freq>
 8003296:	60f8      	str	r0, [r7, #12]
    i2c->CR2 = pclock / 1000000;		//
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	4a11      	ldr	r2, [pc, #68]	; (80032e0 <i2cInitI2C+0x9c>)
 800329c:	fba2 2303 	umull	r2, r3, r2, r3
 80032a0:	0c9a      	lsrs	r2, r3, #18
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	605a      	str	r2, [r3, #4]

    i2c->TRISE = 0x0011;                // Set max. rise time
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2211      	movs	r2, #17
 80032aa:	621a      	str	r2, [r3, #32]

    i2c->OAR1 |= (0x00 << 1);			 // set own address to 00 - not really used in master mode
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	609a      	str	r2, [r3, #8]
    i2c->OAR1 |= (1 << 14); 			// bit 14 should be kept at 1 according to the datasheet
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	609a      	str	r2, [r3, #8]

    i2cSetClkSpd(i2c, clock);			// set I2C Clockrate
 80032c0:	787b      	ldrb	r3, [r7, #1]
 80032c2:	4619      	mov	r1, r3
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7ff ff3f 	bl	8003148 <i2cSetClkSpd>

    i2c->CR1 |= I2C_CR1_PE;            // Re-renable I2C component
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f043 0201 	orr.w	r2, r3, #1
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	601a      	str	r2, [r3, #0]

    return I2C_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	431bde83 	.word	0x431bde83

080032e4 <i2cEnableDevice>:
 *          <td rowspan="1">0</td>
 *      </tr>
 * </table>
 */
I2C_RETURN_CODE_t i2cEnableDevice(I2C_TypeDef *i2c)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
    i2c->CR1 |= I2C_CR1_PE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f043 0201 	orr.w	r2, r3, #1
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	601a      	str	r2, [r3, #0]
    return I2C_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
	...

08003308 <rccGetSysClock>:
 *          <td rowspan="1">Values used to calculate the sysclock frequency</td>
 *      </tr>
 * </table>
 */
uint32_t rccGetSysClock(void)
{
 8003308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800330c:	b094      	sub	sp, #80	; 0x50
 800330e:	af00      	add	r7, sp, #0
    uint32_t pllm = 0u;
 8003310:	2300      	movs	r3, #0
 8003312:	647b      	str	r3, [r7, #68]	; 0x44
    uint32_t pllvco = 0u;
 8003314:	2300      	movs	r3, #0
 8003316:	64fb      	str	r3, [r7, #76]	; 0x4c
    uint32_t pllp = 0u;
 8003318:	2300      	movs	r3, #0
 800331a:	643b      	str	r3, [r7, #64]	; 0x40
    uint32_t sysClock = 0u;
 800331c:	2300      	movs	r3, #0
 800331e:	64bb      	str	r3, [r7, #72]	; 0x48

    switch (RCC->CFGR & RCC_CFGR_SWS)
 8003320:	4b79      	ldr	r3, [pc, #484]	; (8003508 <rccGetSysClock+0x200>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 030c 	and.w	r3, r3, #12
 8003328:	2b08      	cmp	r3, #8
 800332a:	d00d      	beq.n	8003348 <rccGetSysClock+0x40>
 800332c:	2b08      	cmp	r3, #8
 800332e:	f200 80e1 	bhi.w	80034f4 <rccGetSysClock+0x1ec>
 8003332:	2b00      	cmp	r3, #0
 8003334:	d002      	beq.n	800333c <rccGetSysClock+0x34>
 8003336:	2b04      	cmp	r3, #4
 8003338:	d003      	beq.n	8003342 <rccGetSysClock+0x3a>
 800333a:	e0db      	b.n	80034f4 <rccGetSysClock+0x1ec>
    {
        case RCC_CFGR_SWS_HSI:
            sysClock = HSI_VALUE;    // High-speed internal = 16MHz
 800333c:	4b73      	ldr	r3, [pc, #460]	; (800350c <rccGetSysClock+0x204>)
 800333e:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 8003340:	e0db      	b.n	80034fa <rccGetSysClock+0x1f2>

        case RCC_CFGR_SWS_HSE:
            sysClock = HSE_VALUE;    // High-speed external = 4 - 25MHz (max.)
 8003342:	4b73      	ldr	r3, [pc, #460]	; (8003510 <rccGetSysClock+0x208>)
 8003344:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 8003346:	e0d8      	b.n	80034fa <rccGetSysClock+0x1f2>

        case RCC_CFGR_SWS_PLL:
            pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003348:	4b6f      	ldr	r3, [pc, #444]	; (8003508 <rccGetSysClock+0x200>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003350:	647b      	str	r3, [r7, #68]	; 0x44

            if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003352:	4b6d      	ldr	r3, [pc, #436]	; (8003508 <rccGetSysClock+0x200>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d063      	beq.n	8003426 <rccGetSysClock+0x11e>
            {
                /* HSE used as PLL clock source */
                pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
                    * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 800335e:	4b6a      	ldr	r3, [pc, #424]	; (8003508 <rccGetSysClock+0x200>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	099b      	lsrs	r3, r3, #6
 8003364:	2200      	movs	r2, #0
 8003366:	63bb      	str	r3, [r7, #56]	; 0x38
 8003368:	63fa      	str	r2, [r7, #60]	; 0x3c
 800336a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800336c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003370:	633b      	str	r3, [r7, #48]	; 0x30
 8003372:	2300      	movs	r3, #0
 8003374:	637b      	str	r3, [r7, #52]	; 0x34
 8003376:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800337a:	4622      	mov	r2, r4
 800337c:	462b      	mov	r3, r5
 800337e:	f04f 0000 	mov.w	r0, #0
 8003382:	f04f 0100 	mov.w	r1, #0
 8003386:	0159      	lsls	r1, r3, #5
 8003388:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800338c:	0150      	lsls	r0, r2, #5
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	4621      	mov	r1, r4
 8003394:	1a51      	subs	r1, r2, r1
 8003396:	6139      	str	r1, [r7, #16]
 8003398:	4629      	mov	r1, r5
 800339a:	eb63 0301 	sbc.w	r3, r3, r1
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033ac:	4659      	mov	r1, fp
 80033ae:	018b      	lsls	r3, r1, #6
 80033b0:	4651      	mov	r1, sl
 80033b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033b6:	4651      	mov	r1, sl
 80033b8:	018a      	lsls	r2, r1, #6
 80033ba:	4651      	mov	r1, sl
 80033bc:	ebb2 0801 	subs.w	r8, r2, r1
 80033c0:	4659      	mov	r1, fp
 80033c2:	eb63 0901 	sbc.w	r9, r3, r1
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	f04f 0300 	mov.w	r3, #0
 80033ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033da:	4690      	mov	r8, r2
 80033dc:	4699      	mov	r9, r3
 80033de:	4623      	mov	r3, r4
 80033e0:	eb18 0303 	adds.w	r3, r8, r3
 80033e4:	60bb      	str	r3, [r7, #8]
 80033e6:	462b      	mov	r3, r5
 80033e8:	eb49 0303 	adc.w	r3, r9, r3
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80033fa:	4629      	mov	r1, r5
 80033fc:	024b      	lsls	r3, r1, #9
 80033fe:	4621      	mov	r1, r4
 8003400:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003404:	4621      	mov	r1, r4
 8003406:	024a      	lsls	r2, r1, #9
 8003408:	4610      	mov	r0, r2
 800340a:	4619      	mov	r1, r3
 800340c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800340e:	2200      	movs	r2, #0
 8003410:	62bb      	str	r3, [r7, #40]	; 0x28
 8003412:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003414:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003418:	f7fd fbce 	bl	8000bb8 <__aeabi_uldivmod>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
                pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
 8003420:	4613      	mov	r3, r2
 8003422:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003424:	e058      	b.n	80034d8 <rccGetSysClock+0x1d0>
            }
            else
            {
                /* HSI used as PLL clock source */
                pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
                    * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 8003426:	4b38      	ldr	r3, [pc, #224]	; (8003508 <rccGetSysClock+0x200>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	099b      	lsrs	r3, r3, #6
 800342c:	2200      	movs	r2, #0
 800342e:	4618      	mov	r0, r3
 8003430:	4611      	mov	r1, r2
 8003432:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003436:	623b      	str	r3, [r7, #32]
 8003438:	2300      	movs	r3, #0
 800343a:	627b      	str	r3, [r7, #36]	; 0x24
 800343c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003440:	4642      	mov	r2, r8
 8003442:	464b      	mov	r3, r9
 8003444:	f04f 0000 	mov.w	r0, #0
 8003448:	f04f 0100 	mov.w	r1, #0
 800344c:	0159      	lsls	r1, r3, #5
 800344e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003452:	0150      	lsls	r0, r2, #5
 8003454:	4602      	mov	r2, r0
 8003456:	460b      	mov	r3, r1
 8003458:	4641      	mov	r1, r8
 800345a:	ebb2 0a01 	subs.w	sl, r2, r1
 800345e:	4649      	mov	r1, r9
 8003460:	eb63 0b01 	sbc.w	fp, r3, r1
 8003464:	f04f 0200 	mov.w	r2, #0
 8003468:	f04f 0300 	mov.w	r3, #0
 800346c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003470:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003474:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003478:	ebb2 040a 	subs.w	r4, r2, sl
 800347c:	eb63 050b 	sbc.w	r5, r3, fp
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	00eb      	lsls	r3, r5, #3
 800348a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800348e:	00e2      	lsls	r2, r4, #3
 8003490:	4614      	mov	r4, r2
 8003492:	461d      	mov	r5, r3
 8003494:	4643      	mov	r3, r8
 8003496:	18e3      	adds	r3, r4, r3
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	464b      	mov	r3, r9
 800349c:	eb45 0303 	adc.w	r3, r5, r3
 80034a0:	607b      	str	r3, [r7, #4]
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034ae:	4629      	mov	r1, r5
 80034b0:	028b      	lsls	r3, r1, #10
 80034b2:	4621      	mov	r1, r4
 80034b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034b8:	4621      	mov	r1, r4
 80034ba:	028a      	lsls	r2, r1, #10
 80034bc:	4610      	mov	r0, r2
 80034be:	4619      	mov	r1, r3
 80034c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034c2:	2200      	movs	r2, #0
 80034c4:	61bb      	str	r3, [r7, #24]
 80034c6:	61fa      	str	r2, [r7, #28]
 80034c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034cc:	f7fd fb74 	bl	8000bb8 <__aeabi_uldivmod>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
                pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
 80034d4:	4613      	mov	r3, r2
 80034d6:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
            pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <rccGetSysClock+0x200>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	0c1b      	lsrs	r3, r3, #16
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	3301      	adds	r3, #1
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	643b      	str	r3, [r7, #64]	; 0x40

            sysClock = pllvco / pllp;
 80034e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f0:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 80034f2:	e002      	b.n	80034fa <rccGetSysClock+0x1f2>

        default:
            sysClock = HSI_VALUE;
 80034f4:	4b05      	ldr	r3, [pc, #20]	; (800350c <rccGetSysClock+0x204>)
 80034f6:	64bb      	str	r3, [r7, #72]	; 0x48
            break;
 80034f8:	bf00      	nop
    }

    return sysClock;
 80034fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3750      	adds	r7, #80	; 0x50
 8003500:	46bd      	mov	sp, r7
 8003502:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003506:	bf00      	nop
 8003508:	40023800 	.word	0x40023800
 800350c:	00f42400 	.word	0x00f42400
 8003510:	007a1200 	.word	0x007a1200

08003514 <rccGetHclkFreq>:
 * <br>
 * <b>Affected register and bit(s)</b><br>
 * Uses internal function rccGetSysClock().
 */
uint32_t rccGetHclkFreq(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
    SystemCoreClock = rccGetSysClock() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> POSITION_VAL(RCC_CFGR_HPRE)];
 800351a:	f7ff fef5 	bl	8003308 <rccGetSysClock>
 800351e:	4601      	mov	r1, r0
 8003520:	4b0d      	ldr	r3, [pc, #52]	; (8003558 <rccGetHclkFreq+0x44>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003528:	22f0      	movs	r2, #240	; 0xf0
 800352a:	607a      	str	r2, [r7, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	fa92 f2a2 	rbit	r2, r2
 8003532:	603a      	str	r2, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003534:	683a      	ldr	r2, [r7, #0]
 8003536:	fab2 f282 	clz	r2, r2
 800353a:	b2d2      	uxtb	r2, r2
 800353c:	40d3      	lsrs	r3, r2
 800353e:	4a07      	ldr	r2, [pc, #28]	; (800355c <rccGetHclkFreq+0x48>)
 8003540:	5cd3      	ldrb	r3, [r2, r3]
 8003542:	fa21 f303 	lsr.w	r3, r1, r3
 8003546:	4a06      	ldr	r2, [pc, #24]	; (8003560 <rccGetHclkFreq+0x4c>)
 8003548:	6013      	str	r3, [r2, #0]
    return SystemCoreClock;
 800354a:	4b05      	ldr	r3, [pc, #20]	; (8003560 <rccGetHclkFreq+0x4c>)
 800354c:	681b      	ldr	r3, [r3, #0]
}
 800354e:	4618      	mov	r0, r3
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	40023800 	.word	0x40023800
 800355c:	08007de0 	.word	0x08007de0
 8003560:	2000000c 	.word	0x2000000c

08003564 <rccGetPclk1Freq>:
 * <br>
 * <b>Affected register and bit(s)</b><br>
 * Uses internal function rccGetHclkFrequency().
 */
uint32_t rccGetPclk1Freq(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
    /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
    return (rccGetHclkFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800356a:	f7ff ffd3 	bl	8003514 <rccGetHclkFreq>
 800356e:	4601      	mov	r1, r0
 8003570:	4b0b      	ldr	r3, [pc, #44]	; (80035a0 <rccGetPclk1Freq+0x3c>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003578:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800357c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	fa92 f2a2 	rbit	r2, r2
 8003584:	603a      	str	r2, [r7, #0]
  return result;
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	fab2 f282 	clz	r2, r2
 800358c:	b2d2      	uxtb	r2, r2
 800358e:	40d3      	lsrs	r3, r2
 8003590:	4a04      	ldr	r2, [pc, #16]	; (80035a4 <rccGetPclk1Freq+0x40>)
 8003592:	5cd3      	ldrb	r3, [r2, r3]
 8003594:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003598:	4618      	mov	r0, r3
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40023800 	.word	0x40023800
 80035a4:	08007de0 	.word	0x08007de0

080035a8 <__spi_Chk_TX_empty>:
#include <mcalGPIO.h>
#include <mcalSPI.h>


static inline void __spi_Chk_TX_empty(SPI_TypeDef *spi)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]

	uint16_t simpleDelay;
	while(!(spi->SR & SPI_SR_TXE));
 80035b0:	bf00      	nop
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0f9      	beq.n	80035b2 <__spi_Chk_TX_empty+0xa>
	for (simpleDelay = 0; simpleDelay < 3; simpleDelay++) {	; }  // Kurze Zwangspause, da das Signal TXE etwas vor Ausgbae des Letzen Bite erfolgt. ca 500 ns
 80035be:	2300      	movs	r3, #0
 80035c0:	81fb      	strh	r3, [r7, #14]
 80035c2:	e002      	b.n	80035ca <__spi_Chk_TX_empty+0x22>
 80035c4:	89fb      	ldrh	r3, [r7, #14]
 80035c6:	3301      	adds	r3, #1
 80035c8:	81fb      	strh	r3, [r7, #14]
 80035ca:	89fb      	ldrh	r3, [r7, #14]
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d9f9      	bls.n	80035c4 <__spi_Chk_TX_empty+0x1c>

}
 80035d0:	bf00      	nop
 80035d2:	bf00      	nop
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr

080035de <__spi_Chk_notBSY>:
}



static inline void __spi_Chk_notBSY(SPI_TypeDef *spi)
{
 80035de:	b480      	push	{r7}
 80035e0:	b083      	sub	sp, #12
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
	while((spi->SR & SPI_SR_BSY));
 80035e6:	bf00      	nop
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1f9      	bne.n	80035e8 <__spi_Chk_notBSY+0xa>
}
 80035f4:	bf00      	nop
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
	...

08003604 <spiVerifySPI>:
*/
/**
 * Verifies the integrity of the SPI port.
 */
static bool spiVerifySPI(SPI_TypeDef *spi)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
    if ((SPI1 == spi) || (SPI2 == spi) || (SPI3 == spi) || (SPI4 == spi))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a0c      	ldr	r2, [pc, #48]	; (8003640 <spiVerifySPI+0x3c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d00b      	beq.n	800362c <spiVerifySPI+0x28>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a0b      	ldr	r2, [pc, #44]	; (8003644 <spiVerifySPI+0x40>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d007      	beq.n	800362c <spiVerifySPI+0x28>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a0a      	ldr	r2, [pc, #40]	; (8003648 <spiVerifySPI+0x44>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d003      	beq.n	800362c <spiVerifySPI+0x28>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a09      	ldr	r2, [pc, #36]	; (800364c <spiVerifySPI+0x48>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d101      	bne.n	8003630 <spiVerifySPI+0x2c>
    {
        return true;
 800362c:	2301      	movs	r3, #1
 800362e:	e000      	b.n	8003632 <spiVerifySPI+0x2e>
    }
    return false;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	40013000 	.word	0x40013000
 8003644:	40003800 	.word	0x40003800
 8003648:	40003c00 	.word	0x40003c00
 800364c:	40013400 	.word	0x40013400

08003650 <spiVerifyClkDivider>:

/**
 * Verifies the integrity of the SPI clock divider.
 */
static bool spiVerifyClkDivider(SPI_CLOCK_DIV_t div)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	71fb      	strb	r3, [r7, #7]
    if ((CLK_DIV_2  == div) || (CLK_DIV_4  == div) || (CLK_DIV_8   == div) || (CLK_DIV_16  == div) ||
 800365a:	79fb      	ldrb	r3, [r7, #7]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d014      	beq.n	800368a <spiVerifyClkDivider+0x3a>
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d011      	beq.n	800368a <spiVerifyClkDivider+0x3a>
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	2b02      	cmp	r3, #2
 800366a:	d00e      	beq.n	800368a <spiVerifyClkDivider+0x3a>
 800366c:	79fb      	ldrb	r3, [r7, #7]
 800366e:	2b03      	cmp	r3, #3
 8003670:	d00b      	beq.n	800368a <spiVerifyClkDivider+0x3a>
 8003672:	79fb      	ldrb	r3, [r7, #7]
 8003674:	2b04      	cmp	r3, #4
 8003676:	d008      	beq.n	800368a <spiVerifyClkDivider+0x3a>
        (CLK_DIV_32 == div) || (CLK_DIV_64 == div) || (CLK_DIV_128 == div) || (CLK_DIV_256 == div))
 8003678:	79fb      	ldrb	r3, [r7, #7]
 800367a:	2b05      	cmp	r3, #5
 800367c:	d005      	beq.n	800368a <spiVerifyClkDivider+0x3a>
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	2b06      	cmp	r3, #6
 8003682:	d002      	beq.n	800368a <spiVerifyClkDivider+0x3a>
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	2b07      	cmp	r3, #7
 8003688:	d101      	bne.n	800368e <spiVerifyClkDivider+0x3e>
    {
        return true;
 800368a:	2301      	movs	r3, #1
 800368c:	e000      	b.n	8003690 <spiVerifyClkDivider+0x40>
    }
    return false;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <spiVerifySSM>:

/**
 * Verifies the integrity of the SPI Software Slave Management.
 */
static bool spiVerifySSM(SPI_SSM_t ssm)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
    if ((SSM_ON == ssm) || (SSM_OFF == ssm))
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d002      	beq.n	80036b2 <spiVerifySSM+0x16>
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <spiVerifySSM+0x1a>
    {
        return true;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <spiVerifySSM+0x1c>
    }
    return false;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <spiVerifyOpMode>:

/**
 * Verifies the integrity of the SPI operational mode.
 */
static bool spiVerifyOpMode(SPI_OPMODE_t om)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	4603      	mov	r3, r0
 80036cc:	71fb      	strb	r3, [r7, #7]
    if ((MASTER == om) || (SLAVE == om))
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d002      	beq.n	80036da <spiVerifyOpMode+0x16>
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d101      	bne.n	80036de <spiVerifyOpMode+0x1a>
    {
        return true;
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <spiVerifyOpMode+0x1c>
    }
    return false;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <spiVerifyPhase>:

/**
 * Verifies the integrity of the SPI trigger phase.
 */
static bool spiVerifyPhase(SPI_PHASE_t ph)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	71fb      	strb	r3, [r7, #7]
    if ((SPI_PHASE_EDGE_1 == ph) || (SPI_PHASE_EDGE_2 == ph))
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <spiVerifyPhase+0x16>
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <spiVerifyPhase+0x1a>
    {
        return true;
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <spiVerifyPhase+0x1c>
    }
    return false;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <spiVerifyIdlePolarity>:

/**
 * Verifies the integrity of the SPI idle level.
 */
static bool spiVerifyIdlePolarity(SPI_POLARITY_t pol)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]
    if ((SPI_IDLE_LOW == pol) || (SPI_IDLE_HIGH == pol))
 800371e:	79fb      	ldrb	r3, [r7, #7]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d002      	beq.n	800372a <spiVerifyIdlePolarity+0x16>
 8003724:	79fb      	ldrb	r3, [r7, #7]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <spiVerifyIdlePolarity+0x1a>
    {
        return true;
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <spiVerifyIdlePolarity+0x1c>
    }
    return false;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <spiInitSPI>:


SPI_RETURN_CODE_t spiInitSPI(SPI_TypeDef *spi, SPI_CLOCK_DIV_t div, SPI_DATALEN_t len,
                             SPI_SSM_t ssm, SPI_SSI_LVL_t lvl, SPI_OPMODE_t opMode,
                             SPI_PHASE_t phase, SPI_POLARITY_t polarity)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	4608      	mov	r0, r1
 8003746:	4611      	mov	r1, r2
 8003748:	461a      	mov	r2, r3
 800374a:	4603      	mov	r3, r0
 800374c:	70fb      	strb	r3, [r7, #3]
 800374e:	460b      	mov	r3, r1
 8003750:	70bb      	strb	r3, [r7, #2]
 8003752:	4613      	mov	r3, r2
 8003754:	707b      	strb	r3, [r7, #1]
    uint16_t cr1 = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	81fb      	strh	r3, [r7, #14]
    // Parameter verification
    if (spiVerifyClkDivider(div) != true)
 800375a:	78fb      	ldrb	r3, [r7, #3]
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff ff77 	bl	8003650 <spiVerifyClkDivider>
 8003762:	4603      	mov	r3, r0
 8003764:	f083 0301 	eor.w	r3, r3, #1
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d002      	beq.n	8003774 <spiInitSPI+0x38>
    {
        return SPI_INVALID_CLOCK_DIVIDER;
 800376e:	f06f 0350 	mvn.w	r3, #80	; 0x50
 8003772:	e0cc      	b.n	800390e <spiInitSPI+0x1d2>
    }
    if (spiVerifySSM(ssm) != true)
 8003774:	787b      	ldrb	r3, [r7, #1]
 8003776:	4618      	mov	r0, r3
 8003778:	f7ff ff90 	bl	800369c <spiVerifySSM>
 800377c:	4603      	mov	r3, r0
 800377e:	f083 0301 	eor.w	r3, r3, #1
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <spiInitSPI+0x52>
    {
        return SPI_INVALID_SW_SLV_MGMT;
 8003788:	f06f 0352 	mvn.w	r3, #82	; 0x52
 800378c:	e0bf      	b.n	800390e <spiInitSPI+0x1d2>
    if (spiVerifySsiLvl(lvl) != true)
    {
        return SPI_INVALID_SSI_LEVEL;
    }
#endif
    if (spiVerifyOpMode(opMode) != true)
 800378e:	7f3b      	ldrb	r3, [r7, #28]
 8003790:	4618      	mov	r0, r3
 8003792:	f7ff ff97 	bl	80036c4 <spiVerifyOpMode>
 8003796:	4603      	mov	r3, r0
 8003798:	f083 0301 	eor.w	r3, r3, #1
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <spiInitSPI+0x6c>
    {
        return SPI_INVALID_OP_MODE;
 80037a2:	f06f 0355 	mvn.w	r3, #85	; 0x55
 80037a6:	e0b2      	b.n	800390e <spiInitSPI+0x1d2>
    }
    if (spiVerifyPhase(phase) != true)
 80037a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7ff ff9d 	bl	80036ec <spiVerifyPhase>
 80037b2:	4603      	mov	r3, r0
 80037b4:	f083 0301 	eor.w	r3, r3, #1
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d002      	beq.n	80037c4 <spiInitSPI+0x88>
    {
        return SPI_INVALID_PHASE;
 80037be:	f06f 0356 	mvn.w	r3, #86	; 0x56
 80037c2:	e0a4      	b.n	800390e <spiInitSPI+0x1d2>
    }
    if (spiVerifyIdlePolarity(polarity) != true)
 80037c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff ffa3 	bl	8003714 <spiVerifyIdlePolarity>
 80037ce:	4603      	mov	r3, r0
 80037d0:	f083 0301 	eor.w	r3, r3, #1
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d002      	beq.n	80037e0 <spiInitSPI+0xa4>
    {
        return SPI_INVALID_IDLE_POLARITY;
 80037da:	f06f 0357 	mvn.w	r3, #87	; 0x57
 80037de:	e096      	b.n	800390e <spiInitSPI+0x1d2>
    /**
     *  All parameter check passed successfully!
     */

    // Setting up the baudrate (PCLK / Pre-Scaler)
    switch (div)
 80037e0:	78fb      	ldrb	r3, [r7, #3]
 80037e2:	2b07      	cmp	r3, #7
 80037e4:	d83a      	bhi.n	800385c <spiInitSPI+0x120>
 80037e6:	a201      	add	r2, pc, #4	; (adr r2, 80037ec <spiInitSPI+0xb0>)
 80037e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ec:	0800380d 	.word	0x0800380d
 80037f0:	08003817 	.word	0x08003817
 80037f4:	08003821 	.word	0x08003821
 80037f8:	0800382b 	.word	0x0800382b
 80037fc:	08003835 	.word	0x08003835
 8003800:	0800383f 	.word	0x0800383f
 8003804:	08003849 	.word	0x08003849
 8003808:	08003853 	.word	0x08003853
    {
        case CLK_DIV_2:
            cr1 &= ~(SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0);
 800380c:	89fb      	ldrh	r3, [r7, #14]
 800380e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8003812:	81fb      	strh	r3, [r7, #14]
            break;
 8003814:	e027      	b.n	8003866 <spiInitSPI+0x12a>

        case CLK_DIV_4:
            cr1 |= SPI_CR1_BR_0;
 8003816:	89fb      	ldrh	r3, [r7, #14]
 8003818:	f043 0308 	orr.w	r3, r3, #8
 800381c:	81fb      	strh	r3, [r7, #14]
            break;
 800381e:	e022      	b.n	8003866 <spiInitSPI+0x12a>

        case CLK_DIV_8:
            cr1 |= SPI_CR1_BR_1;
 8003820:	89fb      	ldrh	r3, [r7, #14]
 8003822:	f043 0310 	orr.w	r3, r3, #16
 8003826:	81fb      	strh	r3, [r7, #14]
            break;
 8003828:	e01d      	b.n	8003866 <spiInitSPI+0x12a>

        case CLK_DIV_16:
            cr1 |= (SPI_CR1_BR_1 | SPI_CR1_BR_0);
 800382a:	89fb      	ldrh	r3, [r7, #14]
 800382c:	f043 0318 	orr.w	r3, r3, #24
 8003830:	81fb      	strh	r3, [r7, #14]
            break;
 8003832:	e018      	b.n	8003866 <spiInitSPI+0x12a>

        case CLK_DIV_32:
            cr1 |= SPI_CR1_BR_2;
 8003834:	89fb      	ldrh	r3, [r7, #14]
 8003836:	f043 0320 	orr.w	r3, r3, #32
 800383a:	81fb      	strh	r3, [r7, #14]
            break;
 800383c:	e013      	b.n	8003866 <spiInitSPI+0x12a>

        case CLK_DIV_64:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_0);
 800383e:	89fb      	ldrh	r3, [r7, #14]
 8003840:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8003844:	81fb      	strh	r3, [r7, #14]
            break;
 8003846:	e00e      	b.n	8003866 <spiInitSPI+0x12a>

        case CLK_DIV_128:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_1);
 8003848:	89fb      	ldrh	r3, [r7, #14]
 800384a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800384e:	81fb      	strh	r3, [r7, #14]
            break;
 8003850:	e009      	b.n	8003866 <spiInitSPI+0x12a>

        case CLK_DIV_256:
            cr1 |= (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0);
 8003852:	89fb      	ldrh	r3, [r7, #14]
 8003854:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8003858:	81fb      	strh	r3, [r7, #14]
            break;
 800385a:	e004      	b.n	8003866 <spiInitSPI+0x12a>

        default:
            cr1 |= (SPI_CR1_BR_1 | SPI_CR1_BR_0);
 800385c:	89fb      	ldrh	r3, [r7, #14]
 800385e:	f043 0318 	orr.w	r3, r3, #24
 8003862:	81fb      	strh	r3, [r7, #14]
            break;
 8003864:	bf00      	nop
    }

    // Setting up the data length
    if (SPI_DATA_8_BIT == len)
 8003866:	78bb      	ldrb	r3, [r7, #2]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d104      	bne.n	8003876 <spiInitSPI+0x13a>
    {
        cr1 &= ~SPI_CR1_DFF_Msk;
 800386c:	89fb      	ldrh	r3, [r7, #14]
 800386e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003872:	81fb      	strh	r3, [r7, #14]
 8003874:	e003      	b.n	800387e <spiInitSPI+0x142>
    }
    else
    {
        cr1 |= SPI_CR1_DFF;
 8003876:	89fb      	ldrh	r3, [r7, #14]
 8003878:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800387c:	81fb      	strh	r3, [r7, #14]
    }

    // Set SSM and SSI bits
    if (SSM_ON == ssm)
 800387e:	787b      	ldrb	r3, [r7, #1]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d110      	bne.n	80038a6 <spiInitSPI+0x16a>
    {
        cr1 |= SPI_CR1_SSM;
 8003884:	89fb      	ldrh	r3, [r7, #14]
 8003886:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800388a:	81fb      	strh	r3, [r7, #14]

        // SSI level works only if SSM is active
        if (SSI_LVL_HIGH == lvl)
 800388c:	7e3b      	ldrb	r3, [r7, #24]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d104      	bne.n	800389c <spiInitSPI+0x160>
        {
            cr1 |= SPI_CR1_SSI;
 8003892:	89fb      	ldrh	r3, [r7, #14]
 8003894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003898:	81fb      	strh	r3, [r7, #14]
 800389a:	e008      	b.n	80038ae <spiInitSPI+0x172>
        }
        else
        {
            cr1 &= ~SPI_CR1_SSI_Msk;
 800389c:	89fb      	ldrh	r3, [r7, #14]
 800389e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038a2:	81fb      	strh	r3, [r7, #14]
 80038a4:	e003      	b.n	80038ae <spiInitSPI+0x172>
        }
    }
    else
    {
        cr1 &= ~SPI_CR1_SSM_Msk;
 80038a6:	89fb      	ldrh	r3, [r7, #14]
 80038a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038ac:	81fb      	strh	r3, [r7, #14]
    }

    // Select between Master/Slave mode
    if (MASTER == opMode)
 80038ae:	7f3b      	ldrb	r3, [r7, #28]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d104      	bne.n	80038be <spiInitSPI+0x182>
    {
        cr1 |= SPI_CR1_MSTR;
 80038b4:	89fb      	ldrh	r3, [r7, #14]
 80038b6:	f043 0304 	orr.w	r3, r3, #4
 80038ba:	81fb      	strh	r3, [r7, #14]
 80038bc:	e003      	b.n	80038c6 <spiInitSPI+0x18a>
    }
    else
    {
        cr1 &= ~SPI_CR1_MSTR_Msk;
 80038be:	89fb      	ldrh	r3, [r7, #14]
 80038c0:	f023 0304 	bic.w	r3, r3, #4
 80038c4:	81fb      	strh	r3, [r7, #14]
    }

    // Set clock phase
    if (SPI_PHASE_EDGE_1 == phase)
 80038c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d104      	bne.n	80038d8 <spiInitSPI+0x19c>
    {
        cr1 &= ~SPI_CR1_CPHA_Msk;
 80038ce:	89fb      	ldrh	r3, [r7, #14]
 80038d0:	f023 0301 	bic.w	r3, r3, #1
 80038d4:	81fb      	strh	r3, [r7, #14]
 80038d6:	e003      	b.n	80038e0 <spiInitSPI+0x1a4>
    }
    else
    {
        cr1 |= SPI_CR1_CPHA;
 80038d8:	89fb      	ldrh	r3, [r7, #14]
 80038da:	f043 0301 	orr.w	r3, r3, #1
 80038de:	81fb      	strh	r3, [r7, #14]
    }

    // Set clock polarity
    if (SPI_IDLE_LOW == polarity)
 80038e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d104      	bne.n	80038f2 <spiInitSPI+0x1b6>
    {
        cr1 &= ~SPI_CR1_CPOL_Msk;
 80038e8:	89fb      	ldrh	r3, [r7, #14]
 80038ea:	f023 0302 	bic.w	r3, r3, #2
 80038ee:	81fb      	strh	r3, [r7, #14]
 80038f0:	e003      	b.n	80038fa <spiInitSPI+0x1be>
    }
    else
    {
        cr1 |= SPI_CR1_CPOL;
 80038f2:	89fb      	ldrh	r3, [r7, #14]
 80038f4:	f043 0302 	orr.w	r3, r3, #2
 80038f8:	81fb      	strh	r3, [r7, #14]
    }

    // Transfer settings to CR1 + CR2
    spi->CR1 = cr1;
 80038fa:	89fa      	ldrh	r2, [r7, #14]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	601a      	str	r2, [r3, #0]
    //spi->CR1 = 0x31E; //8-bit frames
    spi->CR2 = 0;                     // Simplified version. Should be modified.
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	605a      	str	r2, [r3, #4]

    // Finally, enable SPIn
    spiEnableSPI(spi);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f846 	bl	8003998 <spiEnableSPI>

    return SPI_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop

08003918 <spiSelectSPI>:


SPI_RETURN_CODE_t spiSelectSPI(SPI_TypeDef *spi)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
    // All parameter check passed successfully!

    // Selects the bus clock for SPIn
    if (SPI1 == spi)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a18      	ldr	r2, [pc, #96]	; (8003984 <spiSelectSPI+0x6c>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d106      	bne.n	8003936 <spiSelectSPI+0x1e>
    {
        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8003928:	4b17      	ldr	r3, [pc, #92]	; (8003988 <spiSelectSPI+0x70>)
 800392a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392c:	4a16      	ldr	r2, [pc, #88]	; (8003988 <spiSelectSPI+0x70>)
 800392e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003932:	6453      	str	r3, [r2, #68]	; 0x44
 8003934:	e01f      	b.n	8003976 <spiSelectSPI+0x5e>
    }
    else if (SPI2 == spi)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a14      	ldr	r2, [pc, #80]	; (800398c <spiSelectSPI+0x74>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d106      	bne.n	800394c <spiSelectSPI+0x34>
    {
        RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 800393e:	4b12      	ldr	r3, [pc, #72]	; (8003988 <spiSelectSPI+0x70>)
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	4a11      	ldr	r2, [pc, #68]	; (8003988 <spiSelectSPI+0x70>)
 8003944:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003948:	6413      	str	r3, [r2, #64]	; 0x40
 800394a:	e014      	b.n	8003976 <spiSelectSPI+0x5e>
    }
    else if (SPI3 == spi)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a10      	ldr	r2, [pc, #64]	; (8003990 <spiSelectSPI+0x78>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d106      	bne.n	8003962 <spiSelectSPI+0x4a>
    {
        RCC->APB1ENR |= RCC_APB1ENR_SPI3EN;
 8003954:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <spiSelectSPI+0x70>)
 8003956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003958:	4a0b      	ldr	r2, [pc, #44]	; (8003988 <spiSelectSPI+0x70>)
 800395a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800395e:	6413      	str	r3, [r2, #64]	; 0x40
 8003960:	e009      	b.n	8003976 <spiSelectSPI+0x5e>
    }
    else if (SPI4 == spi)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a0b      	ldr	r2, [pc, #44]	; (8003994 <spiSelectSPI+0x7c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d105      	bne.n	8003976 <spiSelectSPI+0x5e>
    {
        RCC->APB2ENR |= RCC_APB2ENR_SPI4EN;
 800396a:	4b07      	ldr	r3, [pc, #28]	; (8003988 <spiSelectSPI+0x70>)
 800396c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396e:	4a06      	ldr	r2, [pc, #24]	; (8003988 <spiSelectSPI+0x70>)
 8003970:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003974:	6453      	str	r3, [r2, #68]	; 0x44
    }

    return SPI_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	40013000 	.word	0x40013000
 8003988:	40023800 	.word	0x40023800
 800398c:	40003800 	.word	0x40003800
 8003990:	40003c00 	.word	0x40003c00
 8003994:	40013400 	.word	0x40013400

08003998 <spiEnableSPI>:

    return SPI_OK;
}

SPI_RETURN_CODE_t spiEnableSPI(SPI_TypeDef *spi)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]

	// Parameter verification
    if (spiVerifySPI(spi) != true)
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff fe2f 	bl	8003604 <spiVerifySPI>
 80039a6:	4603      	mov	r3, r0
 80039a8:	f083 0301 	eor.w	r3, r3, #1
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d002      	beq.n	80039b8 <spiEnableSPI+0x20>
    {
        return SPI_INVALID_SPI;
 80039b2:	f06f 034f 	mvn.w	r3, #79	; 0x4f
 80039b6:	e006      	b.n	80039c6 <spiEnableSPI+0x2e>
    }

    // All parameter check passed successfully!
    spi->CR1 |= SPI_CR1_SPE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	601a      	str	r2, [r3, #0]

    return SPI_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3708      	adds	r7, #8
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <spiWriteByte>:
    return SPI_OK;
}


SPI_RETURN_CODE_t spiWriteByte(SPI_TypeDef *spi, GPIO_TypeDef *port, PIN_NUM_t pin, uint8_t data)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b084      	sub	sp, #16
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	60f8      	str	r0, [r7, #12]
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	4611      	mov	r1, r2
 80039da:	461a      	mov	r2, r3
 80039dc:	460b      	mov	r3, r1
 80039de:	71fb      	strb	r3, [r7, #7]
 80039e0:	4613      	mov	r3, r2
 80039e2:	71bb      	strb	r3, [r7, #6]
    //static uint8_t state = SPI_SEND_BYTE_1;

    if (gpioVerifyPin(pin) != true)
 80039e4:	79fb      	ldrb	r3, [r7, #7]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff f810 	bl	8002a0c <gpioVerifyPin>
 80039ec:	4603      	mov	r3, r0
 80039ee:	f083 0301 	eor.w	r3, r3, #1
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d002      	beq.n	80039fe <spiWriteByte+0x30>
    {
        return GPIO_INVALID_PIN;
 80039f8:	f06f 0301 	mvn.w	r3, #1
 80039fc:	e016      	b.n	8003a2c <spiWriteByte+0x5e>
    }
	__spi_Chk_TX_empty(spi);
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f7ff fdd2 	bl	80035a8 <__spi_Chk_TX_empty>
    gpioResetPin(port, pin);              // Set CS input to low level
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	4619      	mov	r1, r3
 8003a08:	68b8      	ldr	r0, [r7, #8]
 8003a0a:	f7ff f9fd 	bl	8002e08 <gpioResetPin>

	spi->DR = data;                         // Send first byte to data register
 8003a0e:	79ba      	ldrb	r2, [r7, #6]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	60da      	str	r2, [r3, #12]
	__spi_Chk_TX_empty(spi);
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f7ff fdc7 	bl	80035a8 <__spi_Chk_TX_empty>

	__spi_Chk_notBSY(spi);
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f7ff fddf 	bl	80035de <__spi_Chk_notBSY>
	gpioSetPin(port, pin);
 8003a20:	79fb      	ldrb	r3, [r7, #7]
 8003a22:	4619      	mov	r1, r3
 8003a24:	68b8      	ldr	r0, [r7, #8]
 8003a26:	f7ff f9c4 	bl	8002db2 <gpioSetPin>
            gpioSetPin(port, pin);
            state = SPI_SEND_BYTE_1;
        }
    }
*/
    return SPI_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	6039      	str	r1, [r7, #0]
 8003a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	db0a      	blt.n	8003a5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	490c      	ldr	r1, [pc, #48]	; (8003a80 <__NVIC_SetPriority+0x4c>)
 8003a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a52:	0112      	lsls	r2, r2, #4
 8003a54:	b2d2      	uxtb	r2, r2
 8003a56:	440b      	add	r3, r1
 8003a58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a5c:	e00a      	b.n	8003a74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	4908      	ldr	r1, [pc, #32]	; (8003a84 <__NVIC_SetPriority+0x50>)
 8003a64:	79fb      	ldrb	r3, [r7, #7]
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	3b04      	subs	r3, #4
 8003a6c:	0112      	lsls	r2, r2, #4
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	440b      	add	r3, r1
 8003a72:	761a      	strb	r2, [r3, #24]
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	e000e100 	.word	0xe000e100
 8003a84:	e000ed00 	.word	0xe000ed00

08003a88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3b01      	subs	r3, #1
 8003a94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a98:	d301      	bcc.n	8003a9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e00f      	b.n	8003abe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a9e:	4a0a      	ldr	r2, [pc, #40]	; (8003ac8 <SysTick_Config+0x40>)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003aa6:	210f      	movs	r1, #15
 8003aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8003aac:	f7ff ffc2 	bl	8003a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ab0:	4b05      	ldr	r3, [pc, #20]	; (8003ac8 <SysTick_Config+0x40>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ab6:	4b04      	ldr	r3, [pc, #16]	; (8003ac8 <SysTick_Config+0x40>)
 8003ab8:	2207      	movs	r2, #7
 8003aba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	e000e010 	.word	0xe000e010

08003acc <systickSetMillis>:
 * **systickSetMillis()** might be confusing since the user might expect to get a ticktime of a multiple of **one**
 * millisecond. However, depending on the setting of the divider used in function systickInit() the real ticktime might
 * be also a multiple of 10 or 100 milliseconds.
 */
void systickSetMillis(uint32_t *timer, uint32_t millis)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
    *timer = millis;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	601a      	str	r2, [r3, #0]
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <systickInit>:
 * Initialization of the SysTick timer
 *
 * @param  divisor : Sets the tick time of SysTick
 */
void systickInit(uint32_t divisor)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
	SystemCoreClockUpdate();
 8003af0:	f7fe fce8 	bl	80024c4 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock / divisor);
 8003af4:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <systickInit+0x24>)
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7ff ffc2 	bl	8003a88 <SysTick_Config>
}
 8003b04:	bf00      	nop
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	2000000c 	.word	0x2000000c

08003b10 <systickSetTicktime>:
 * @note
 * This function is a replacement for the deprecated functions systickSetMillis() and systickSetMicros(). The reason for
 * this replacement is documented in the 'Deprecated Systick Functions' section.
 */
void systickSetTicktime(uint32_t *timer, uint32_t ticktime)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
    *timer = ticktime;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	601a      	str	r2, [r3, #0]
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <isSystickExpired>:
 * on the Systick timer.
 *
 * @param   timer : This is a software timer.
 */
bool isSystickExpired(uint32_t timer)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
	bool timerState = false;
 8003b34:	2300      	movs	r3, #0
 8003b36:	73fb      	strb	r3, [r7, #15]

	if (0 == timer)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <isSystickExpired+0x16>
	{
		timerState = true;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	73fb      	strb	r3, [r7, #15]
	}

	return timerState;
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3714      	adds	r7, #20
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <SysTick_Handler>:
 * @note
 * It is very important to provide a globally defined boolean variable with exactly the name <b>timerTrigger</b>. A very good place
 * for the introduction of this variable is the file <b>main.c</b> of your personal project.
 */
void SysTick_Handler(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
	timerTrigger = true;
 8003b54:	4b03      	ldr	r3, [pc, #12]	; (8003b64 <SysTick_Handler+0x14>)
 8003b56:	2201      	movs	r2, #1
 8003b58:	701a      	strb	r2, [r3, #0]
}
 8003b5a:	bf00      	nop
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	20000224 	.word	0x20000224

08003b68 <systickUpdateTimer>:
 * Updates the given timer.
 *
 * @param *timer : A pointer to the variable representing this timer.
 */
void systickUpdateTimer(uint32_t *timer)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
    DECREMENT_TIMER(*timer);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d004      	beq.n	8003b82 <systickUpdateTimer+0x1a>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	1e5a      	subs	r2, r3, #1
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	601a      	str	r2, [r3, #0]
    timerTrigger = false;
 8003b82:	4b04      	ldr	r3, [pc, #16]	; (8003b94 <systickUpdateTimer+0x2c>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr
 8003b94:	20000224 	.word	0x20000224

08003b98 <systickUpdateTimerList>:
 *
 * @param  *list      : Pointer to an array of pointers
 * @param   arraySize : Size of the list
 */
void systickUpdateTimerList(uint32_t *list, uint8_t arraySize)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	70fb      	strb	r3, [r7, #3]
	uint32_t *timer;
	uint8_t  i;

	for (i = 0; i < (arraySize); ++i)
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	73fb      	strb	r3, [r7, #15]
 8003ba8:	e011      	b.n	8003bce <systickUpdateTimerList+0x36>
	{
		timer = (uint32_t *) list[i];
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	60bb      	str	r3, [r7, #8]
		DECREMENT_TIMER(*timer);
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d004      	beq.n	8003bc8 <systickUpdateTimerList+0x30>
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	1e5a      	subs	r2, r3, #1
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	601a      	str	r2, [r3, #0]
	for (i = 0; i < (arraySize); ++i)
 8003bc8:	7bfb      	ldrb	r3, [r7, #15]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	73fb      	strb	r3, [r7, #15]
 8003bce:	7bfa      	ldrb	r2, [r7, #15]
 8003bd0:	78fb      	ldrb	r3, [r7, #3]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d3e9      	bcc.n	8003baa <systickUpdateTimerList+0x12>
	}
    timerTrigger = false;
 8003bd6:	4b04      	ldr	r3, [pc, #16]	; (8003be8 <systickUpdateTimerList+0x50>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	701a      	strb	r2, [r3, #0]
}
 8003bdc:	bf00      	nop
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	20000224 	.word	0x20000224

08003bec <systickDelay>:
 * of the while(1) loop, e.g. when initialization of a hardware component needs
 * time to perform one initialization step (e.g. if the datasheet of that component
 * demands a delay before doing the next initialization step).
 */
void systickDelay(uint32_t *timer, uint32_t delay)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
    systickSetMillis(timer, delay);
 8003bf6:	6839      	ldr	r1, [r7, #0]
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f7ff ff67 	bl	8003acc <systickSetMillis>
    while (!isSystickExpired(*timer))
 8003bfe:	e006      	b.n	8003c0e <systickDelay+0x22>
    {
        if (timerTrigger == true)
 8003c00:	4b0b      	ldr	r3, [pc, #44]	; (8003c30 <systickDelay+0x44>)
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <systickDelay+0x22>
        {
            systickUpdateTimer(timer);
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f7ff ffad 	bl	8003b68 <systickUpdateTimer>
    while (!isSystickExpired(*timer))
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff ff8a 	bl	8003b2c <isSystickExpired>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	f083 0301 	eor.w	r3, r3, #1
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1ed      	bne.n	8003c00 <systickDelay+0x14>
        }
    }
}
 8003c24:	bf00      	nop
 8003c26:	bf00      	nop
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	20000224 	.word	0x20000224

08003c34 <__libc_init_array>:
 8003c34:	b570      	push	{r4, r5, r6, lr}
 8003c36:	4d0d      	ldr	r5, [pc, #52]	; (8003c6c <__libc_init_array+0x38>)
 8003c38:	4c0d      	ldr	r4, [pc, #52]	; (8003c70 <__libc_init_array+0x3c>)
 8003c3a:	1b64      	subs	r4, r4, r5
 8003c3c:	10a4      	asrs	r4, r4, #2
 8003c3e:	2600      	movs	r6, #0
 8003c40:	42a6      	cmp	r6, r4
 8003c42:	d109      	bne.n	8003c58 <__libc_init_array+0x24>
 8003c44:	4d0b      	ldr	r5, [pc, #44]	; (8003c74 <__libc_init_array+0x40>)
 8003c46:	4c0c      	ldr	r4, [pc, #48]	; (8003c78 <__libc_init_array+0x44>)
 8003c48:	f003 fe24 	bl	8007894 <_init>
 8003c4c:	1b64      	subs	r4, r4, r5
 8003c4e:	10a4      	asrs	r4, r4, #2
 8003c50:	2600      	movs	r6, #0
 8003c52:	42a6      	cmp	r6, r4
 8003c54:	d105      	bne.n	8003c62 <__libc_init_array+0x2e>
 8003c56:	bd70      	pop	{r4, r5, r6, pc}
 8003c58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c5c:	4798      	blx	r3
 8003c5e:	3601      	adds	r6, #1
 8003c60:	e7ee      	b.n	8003c40 <__libc_init_array+0xc>
 8003c62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c66:	4798      	blx	r3
 8003c68:	3601      	adds	r6, #1
 8003c6a:	e7f2      	b.n	8003c52 <__libc_init_array+0x1e>
 8003c6c:	080083b0 	.word	0x080083b0
 8003c70:	080083b0 	.word	0x080083b0
 8003c74:	080083b0 	.word	0x080083b0
 8003c78:	080083b4 	.word	0x080083b4

08003c7c <memset>:
 8003c7c:	4402      	add	r2, r0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d100      	bne.n	8003c86 <memset+0xa>
 8003c84:	4770      	bx	lr
 8003c86:	f803 1b01 	strb.w	r1, [r3], #1
 8003c8a:	e7f9      	b.n	8003c80 <memset+0x4>

08003c8c <__cvt>:
 8003c8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c90:	ec55 4b10 	vmov	r4, r5, d0
 8003c94:	2d00      	cmp	r5, #0
 8003c96:	460e      	mov	r6, r1
 8003c98:	4619      	mov	r1, r3
 8003c9a:	462b      	mov	r3, r5
 8003c9c:	bfbb      	ittet	lt
 8003c9e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003ca2:	461d      	movlt	r5, r3
 8003ca4:	2300      	movge	r3, #0
 8003ca6:	232d      	movlt	r3, #45	; 0x2d
 8003ca8:	700b      	strb	r3, [r1, #0]
 8003caa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003cac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003cb0:	4691      	mov	r9, r2
 8003cb2:	f023 0820 	bic.w	r8, r3, #32
 8003cb6:	bfbc      	itt	lt
 8003cb8:	4622      	movlt	r2, r4
 8003cba:	4614      	movlt	r4, r2
 8003cbc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003cc0:	d005      	beq.n	8003cce <__cvt+0x42>
 8003cc2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003cc6:	d100      	bne.n	8003cca <__cvt+0x3e>
 8003cc8:	3601      	adds	r6, #1
 8003cca:	2102      	movs	r1, #2
 8003ccc:	e000      	b.n	8003cd0 <__cvt+0x44>
 8003cce:	2103      	movs	r1, #3
 8003cd0:	ab03      	add	r3, sp, #12
 8003cd2:	9301      	str	r3, [sp, #4]
 8003cd4:	ab02      	add	r3, sp, #8
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	ec45 4b10 	vmov	d0, r4, r5
 8003cdc:	4653      	mov	r3, sl
 8003cde:	4632      	mov	r2, r6
 8003ce0:	f000 fcca 	bl	8004678 <_dtoa_r>
 8003ce4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003ce8:	4607      	mov	r7, r0
 8003cea:	d102      	bne.n	8003cf2 <__cvt+0x66>
 8003cec:	f019 0f01 	tst.w	r9, #1
 8003cf0:	d022      	beq.n	8003d38 <__cvt+0xac>
 8003cf2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003cf6:	eb07 0906 	add.w	r9, r7, r6
 8003cfa:	d110      	bne.n	8003d1e <__cvt+0x92>
 8003cfc:	783b      	ldrb	r3, [r7, #0]
 8003cfe:	2b30      	cmp	r3, #48	; 0x30
 8003d00:	d10a      	bne.n	8003d18 <__cvt+0x8c>
 8003d02:	2200      	movs	r2, #0
 8003d04:	2300      	movs	r3, #0
 8003d06:	4620      	mov	r0, r4
 8003d08:	4629      	mov	r1, r5
 8003d0a:	f7fc fee5 	bl	8000ad8 <__aeabi_dcmpeq>
 8003d0e:	b918      	cbnz	r0, 8003d18 <__cvt+0x8c>
 8003d10:	f1c6 0601 	rsb	r6, r6, #1
 8003d14:	f8ca 6000 	str.w	r6, [sl]
 8003d18:	f8da 3000 	ldr.w	r3, [sl]
 8003d1c:	4499      	add	r9, r3
 8003d1e:	2200      	movs	r2, #0
 8003d20:	2300      	movs	r3, #0
 8003d22:	4620      	mov	r0, r4
 8003d24:	4629      	mov	r1, r5
 8003d26:	f7fc fed7 	bl	8000ad8 <__aeabi_dcmpeq>
 8003d2a:	b108      	cbz	r0, 8003d30 <__cvt+0xa4>
 8003d2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003d30:	2230      	movs	r2, #48	; 0x30
 8003d32:	9b03      	ldr	r3, [sp, #12]
 8003d34:	454b      	cmp	r3, r9
 8003d36:	d307      	bcc.n	8003d48 <__cvt+0xbc>
 8003d38:	9b03      	ldr	r3, [sp, #12]
 8003d3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003d3c:	1bdb      	subs	r3, r3, r7
 8003d3e:	4638      	mov	r0, r7
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	b004      	add	sp, #16
 8003d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d48:	1c59      	adds	r1, r3, #1
 8003d4a:	9103      	str	r1, [sp, #12]
 8003d4c:	701a      	strb	r2, [r3, #0]
 8003d4e:	e7f0      	b.n	8003d32 <__cvt+0xa6>

08003d50 <__exponent>:
 8003d50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d52:	4603      	mov	r3, r0
 8003d54:	2900      	cmp	r1, #0
 8003d56:	bfb8      	it	lt
 8003d58:	4249      	neglt	r1, r1
 8003d5a:	f803 2b02 	strb.w	r2, [r3], #2
 8003d5e:	bfb4      	ite	lt
 8003d60:	222d      	movlt	r2, #45	; 0x2d
 8003d62:	222b      	movge	r2, #43	; 0x2b
 8003d64:	2909      	cmp	r1, #9
 8003d66:	7042      	strb	r2, [r0, #1]
 8003d68:	dd2a      	ble.n	8003dc0 <__exponent+0x70>
 8003d6a:	f10d 0407 	add.w	r4, sp, #7
 8003d6e:	46a4      	mov	ip, r4
 8003d70:	270a      	movs	r7, #10
 8003d72:	46a6      	mov	lr, r4
 8003d74:	460a      	mov	r2, r1
 8003d76:	fb91 f6f7 	sdiv	r6, r1, r7
 8003d7a:	fb07 1516 	mls	r5, r7, r6, r1
 8003d7e:	3530      	adds	r5, #48	; 0x30
 8003d80:	2a63      	cmp	r2, #99	; 0x63
 8003d82:	f104 34ff 	add.w	r4, r4, #4294967295
 8003d86:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003d8a:	4631      	mov	r1, r6
 8003d8c:	dcf1      	bgt.n	8003d72 <__exponent+0x22>
 8003d8e:	3130      	adds	r1, #48	; 0x30
 8003d90:	f1ae 0502 	sub.w	r5, lr, #2
 8003d94:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003d98:	1c44      	adds	r4, r0, #1
 8003d9a:	4629      	mov	r1, r5
 8003d9c:	4561      	cmp	r1, ip
 8003d9e:	d30a      	bcc.n	8003db6 <__exponent+0x66>
 8003da0:	f10d 0209 	add.w	r2, sp, #9
 8003da4:	eba2 020e 	sub.w	r2, r2, lr
 8003da8:	4565      	cmp	r5, ip
 8003daa:	bf88      	it	hi
 8003dac:	2200      	movhi	r2, #0
 8003dae:	4413      	add	r3, r2
 8003db0:	1a18      	subs	r0, r3, r0
 8003db2:	b003      	add	sp, #12
 8003db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003db6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003dba:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003dbe:	e7ed      	b.n	8003d9c <__exponent+0x4c>
 8003dc0:	2330      	movs	r3, #48	; 0x30
 8003dc2:	3130      	adds	r1, #48	; 0x30
 8003dc4:	7083      	strb	r3, [r0, #2]
 8003dc6:	70c1      	strb	r1, [r0, #3]
 8003dc8:	1d03      	adds	r3, r0, #4
 8003dca:	e7f1      	b.n	8003db0 <__exponent+0x60>

08003dcc <_printf_float>:
 8003dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dd0:	ed2d 8b02 	vpush	{d8}
 8003dd4:	b08d      	sub	sp, #52	; 0x34
 8003dd6:	460c      	mov	r4, r1
 8003dd8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003ddc:	4616      	mov	r6, r2
 8003dde:	461f      	mov	r7, r3
 8003de0:	4605      	mov	r5, r0
 8003de2:	f001 fa37 	bl	8005254 <_localeconv_r>
 8003de6:	f8d0 a000 	ldr.w	sl, [r0]
 8003dea:	4650      	mov	r0, sl
 8003dec:	f7fc f9f8 	bl	80001e0 <strlen>
 8003df0:	2300      	movs	r3, #0
 8003df2:	930a      	str	r3, [sp, #40]	; 0x28
 8003df4:	6823      	ldr	r3, [r4, #0]
 8003df6:	9305      	str	r3, [sp, #20]
 8003df8:	f8d8 3000 	ldr.w	r3, [r8]
 8003dfc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003e00:	3307      	adds	r3, #7
 8003e02:	f023 0307 	bic.w	r3, r3, #7
 8003e06:	f103 0208 	add.w	r2, r3, #8
 8003e0a:	f8c8 2000 	str.w	r2, [r8]
 8003e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e12:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003e16:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003e1a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003e1e:	9307      	str	r3, [sp, #28]
 8003e20:	f8cd 8018 	str.w	r8, [sp, #24]
 8003e24:	ee08 0a10 	vmov	s16, r0
 8003e28:	4b9f      	ldr	r3, [pc, #636]	; (80040a8 <_printf_float+0x2dc>)
 8003e2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003e32:	f7fc fe83 	bl	8000b3c <__aeabi_dcmpun>
 8003e36:	bb88      	cbnz	r0, 8003e9c <_printf_float+0xd0>
 8003e38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e3c:	4b9a      	ldr	r3, [pc, #616]	; (80040a8 <_printf_float+0x2dc>)
 8003e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8003e42:	f7fc fe5d 	bl	8000b00 <__aeabi_dcmple>
 8003e46:	bb48      	cbnz	r0, 8003e9c <_printf_float+0xd0>
 8003e48:	2200      	movs	r2, #0
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	4640      	mov	r0, r8
 8003e4e:	4649      	mov	r1, r9
 8003e50:	f7fc fe4c 	bl	8000aec <__aeabi_dcmplt>
 8003e54:	b110      	cbz	r0, 8003e5c <_printf_float+0x90>
 8003e56:	232d      	movs	r3, #45	; 0x2d
 8003e58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e5c:	4b93      	ldr	r3, [pc, #588]	; (80040ac <_printf_float+0x2e0>)
 8003e5e:	4894      	ldr	r0, [pc, #592]	; (80040b0 <_printf_float+0x2e4>)
 8003e60:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003e64:	bf94      	ite	ls
 8003e66:	4698      	movls	r8, r3
 8003e68:	4680      	movhi	r8, r0
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	6123      	str	r3, [r4, #16]
 8003e6e:	9b05      	ldr	r3, [sp, #20]
 8003e70:	f023 0204 	bic.w	r2, r3, #4
 8003e74:	6022      	str	r2, [r4, #0]
 8003e76:	f04f 0900 	mov.w	r9, #0
 8003e7a:	9700      	str	r7, [sp, #0]
 8003e7c:	4633      	mov	r3, r6
 8003e7e:	aa0b      	add	r2, sp, #44	; 0x2c
 8003e80:	4621      	mov	r1, r4
 8003e82:	4628      	mov	r0, r5
 8003e84:	f000 f9d8 	bl	8004238 <_printf_common>
 8003e88:	3001      	adds	r0, #1
 8003e8a:	f040 8090 	bne.w	8003fae <_printf_float+0x1e2>
 8003e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8003e92:	b00d      	add	sp, #52	; 0x34
 8003e94:	ecbd 8b02 	vpop	{d8}
 8003e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e9c:	4642      	mov	r2, r8
 8003e9e:	464b      	mov	r3, r9
 8003ea0:	4640      	mov	r0, r8
 8003ea2:	4649      	mov	r1, r9
 8003ea4:	f7fc fe4a 	bl	8000b3c <__aeabi_dcmpun>
 8003ea8:	b140      	cbz	r0, 8003ebc <_printf_float+0xf0>
 8003eaa:	464b      	mov	r3, r9
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	bfbc      	itt	lt
 8003eb0:	232d      	movlt	r3, #45	; 0x2d
 8003eb2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003eb6:	487f      	ldr	r0, [pc, #508]	; (80040b4 <_printf_float+0x2e8>)
 8003eb8:	4b7f      	ldr	r3, [pc, #508]	; (80040b8 <_printf_float+0x2ec>)
 8003eba:	e7d1      	b.n	8003e60 <_printf_float+0x94>
 8003ebc:	6863      	ldr	r3, [r4, #4]
 8003ebe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003ec2:	9206      	str	r2, [sp, #24]
 8003ec4:	1c5a      	adds	r2, r3, #1
 8003ec6:	d13f      	bne.n	8003f48 <_printf_float+0x17c>
 8003ec8:	2306      	movs	r3, #6
 8003eca:	6063      	str	r3, [r4, #4]
 8003ecc:	9b05      	ldr	r3, [sp, #20]
 8003ece:	6861      	ldr	r1, [r4, #4]
 8003ed0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	9303      	str	r3, [sp, #12]
 8003ed8:	ab0a      	add	r3, sp, #40	; 0x28
 8003eda:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003ede:	ab09      	add	r3, sp, #36	; 0x24
 8003ee0:	ec49 8b10 	vmov	d0, r8, r9
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	6022      	str	r2, [r4, #0]
 8003ee8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003eec:	4628      	mov	r0, r5
 8003eee:	f7ff fecd 	bl	8003c8c <__cvt>
 8003ef2:	9b06      	ldr	r3, [sp, #24]
 8003ef4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003ef6:	2b47      	cmp	r3, #71	; 0x47
 8003ef8:	4680      	mov	r8, r0
 8003efa:	d108      	bne.n	8003f0e <_printf_float+0x142>
 8003efc:	1cc8      	adds	r0, r1, #3
 8003efe:	db02      	blt.n	8003f06 <_printf_float+0x13a>
 8003f00:	6863      	ldr	r3, [r4, #4]
 8003f02:	4299      	cmp	r1, r3
 8003f04:	dd41      	ble.n	8003f8a <_printf_float+0x1be>
 8003f06:	f1ab 0b02 	sub.w	fp, fp, #2
 8003f0a:	fa5f fb8b 	uxtb.w	fp, fp
 8003f0e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003f12:	d820      	bhi.n	8003f56 <_printf_float+0x18a>
 8003f14:	3901      	subs	r1, #1
 8003f16:	465a      	mov	r2, fp
 8003f18:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003f1c:	9109      	str	r1, [sp, #36]	; 0x24
 8003f1e:	f7ff ff17 	bl	8003d50 <__exponent>
 8003f22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f24:	1813      	adds	r3, r2, r0
 8003f26:	2a01      	cmp	r2, #1
 8003f28:	4681      	mov	r9, r0
 8003f2a:	6123      	str	r3, [r4, #16]
 8003f2c:	dc02      	bgt.n	8003f34 <_printf_float+0x168>
 8003f2e:	6822      	ldr	r2, [r4, #0]
 8003f30:	07d2      	lsls	r2, r2, #31
 8003f32:	d501      	bpl.n	8003f38 <_printf_float+0x16c>
 8003f34:	3301      	adds	r3, #1
 8003f36:	6123      	str	r3, [r4, #16]
 8003f38:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d09c      	beq.n	8003e7a <_printf_float+0xae>
 8003f40:	232d      	movs	r3, #45	; 0x2d
 8003f42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f46:	e798      	b.n	8003e7a <_printf_float+0xae>
 8003f48:	9a06      	ldr	r2, [sp, #24]
 8003f4a:	2a47      	cmp	r2, #71	; 0x47
 8003f4c:	d1be      	bne.n	8003ecc <_printf_float+0x100>
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1bc      	bne.n	8003ecc <_printf_float+0x100>
 8003f52:	2301      	movs	r3, #1
 8003f54:	e7b9      	b.n	8003eca <_printf_float+0xfe>
 8003f56:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003f5a:	d118      	bne.n	8003f8e <_printf_float+0x1c2>
 8003f5c:	2900      	cmp	r1, #0
 8003f5e:	6863      	ldr	r3, [r4, #4]
 8003f60:	dd0b      	ble.n	8003f7a <_printf_float+0x1ae>
 8003f62:	6121      	str	r1, [r4, #16]
 8003f64:	b913      	cbnz	r3, 8003f6c <_printf_float+0x1a0>
 8003f66:	6822      	ldr	r2, [r4, #0]
 8003f68:	07d0      	lsls	r0, r2, #31
 8003f6a:	d502      	bpl.n	8003f72 <_printf_float+0x1a6>
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	440b      	add	r3, r1
 8003f70:	6123      	str	r3, [r4, #16]
 8003f72:	65a1      	str	r1, [r4, #88]	; 0x58
 8003f74:	f04f 0900 	mov.w	r9, #0
 8003f78:	e7de      	b.n	8003f38 <_printf_float+0x16c>
 8003f7a:	b913      	cbnz	r3, 8003f82 <_printf_float+0x1b6>
 8003f7c:	6822      	ldr	r2, [r4, #0]
 8003f7e:	07d2      	lsls	r2, r2, #31
 8003f80:	d501      	bpl.n	8003f86 <_printf_float+0x1ba>
 8003f82:	3302      	adds	r3, #2
 8003f84:	e7f4      	b.n	8003f70 <_printf_float+0x1a4>
 8003f86:	2301      	movs	r3, #1
 8003f88:	e7f2      	b.n	8003f70 <_printf_float+0x1a4>
 8003f8a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f90:	4299      	cmp	r1, r3
 8003f92:	db05      	blt.n	8003fa0 <_printf_float+0x1d4>
 8003f94:	6823      	ldr	r3, [r4, #0]
 8003f96:	6121      	str	r1, [r4, #16]
 8003f98:	07d8      	lsls	r0, r3, #31
 8003f9a:	d5ea      	bpl.n	8003f72 <_printf_float+0x1a6>
 8003f9c:	1c4b      	adds	r3, r1, #1
 8003f9e:	e7e7      	b.n	8003f70 <_printf_float+0x1a4>
 8003fa0:	2900      	cmp	r1, #0
 8003fa2:	bfd4      	ite	le
 8003fa4:	f1c1 0202 	rsble	r2, r1, #2
 8003fa8:	2201      	movgt	r2, #1
 8003faa:	4413      	add	r3, r2
 8003fac:	e7e0      	b.n	8003f70 <_printf_float+0x1a4>
 8003fae:	6823      	ldr	r3, [r4, #0]
 8003fb0:	055a      	lsls	r2, r3, #21
 8003fb2:	d407      	bmi.n	8003fc4 <_printf_float+0x1f8>
 8003fb4:	6923      	ldr	r3, [r4, #16]
 8003fb6:	4642      	mov	r2, r8
 8003fb8:	4631      	mov	r1, r6
 8003fba:	4628      	mov	r0, r5
 8003fbc:	47b8      	blx	r7
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	d12c      	bne.n	800401c <_printf_float+0x250>
 8003fc2:	e764      	b.n	8003e8e <_printf_float+0xc2>
 8003fc4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003fc8:	f240 80e0 	bls.w	800418c <_printf_float+0x3c0>
 8003fcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	f7fc fd80 	bl	8000ad8 <__aeabi_dcmpeq>
 8003fd8:	2800      	cmp	r0, #0
 8003fda:	d034      	beq.n	8004046 <_printf_float+0x27a>
 8003fdc:	4a37      	ldr	r2, [pc, #220]	; (80040bc <_printf_float+0x2f0>)
 8003fde:	2301      	movs	r3, #1
 8003fe0:	4631      	mov	r1, r6
 8003fe2:	4628      	mov	r0, r5
 8003fe4:	47b8      	blx	r7
 8003fe6:	3001      	adds	r0, #1
 8003fe8:	f43f af51 	beq.w	8003e8e <_printf_float+0xc2>
 8003fec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	db02      	blt.n	8003ffa <_printf_float+0x22e>
 8003ff4:	6823      	ldr	r3, [r4, #0]
 8003ff6:	07d8      	lsls	r0, r3, #31
 8003ff8:	d510      	bpl.n	800401c <_printf_float+0x250>
 8003ffa:	ee18 3a10 	vmov	r3, s16
 8003ffe:	4652      	mov	r2, sl
 8004000:	4631      	mov	r1, r6
 8004002:	4628      	mov	r0, r5
 8004004:	47b8      	blx	r7
 8004006:	3001      	adds	r0, #1
 8004008:	f43f af41 	beq.w	8003e8e <_printf_float+0xc2>
 800400c:	f04f 0800 	mov.w	r8, #0
 8004010:	f104 091a 	add.w	r9, r4, #26
 8004014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004016:	3b01      	subs	r3, #1
 8004018:	4543      	cmp	r3, r8
 800401a:	dc09      	bgt.n	8004030 <_printf_float+0x264>
 800401c:	6823      	ldr	r3, [r4, #0]
 800401e:	079b      	lsls	r3, r3, #30
 8004020:	f100 8105 	bmi.w	800422e <_printf_float+0x462>
 8004024:	68e0      	ldr	r0, [r4, #12]
 8004026:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004028:	4298      	cmp	r0, r3
 800402a:	bfb8      	it	lt
 800402c:	4618      	movlt	r0, r3
 800402e:	e730      	b.n	8003e92 <_printf_float+0xc6>
 8004030:	2301      	movs	r3, #1
 8004032:	464a      	mov	r2, r9
 8004034:	4631      	mov	r1, r6
 8004036:	4628      	mov	r0, r5
 8004038:	47b8      	blx	r7
 800403a:	3001      	adds	r0, #1
 800403c:	f43f af27 	beq.w	8003e8e <_printf_float+0xc2>
 8004040:	f108 0801 	add.w	r8, r8, #1
 8004044:	e7e6      	b.n	8004014 <_printf_float+0x248>
 8004046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004048:	2b00      	cmp	r3, #0
 800404a:	dc39      	bgt.n	80040c0 <_printf_float+0x2f4>
 800404c:	4a1b      	ldr	r2, [pc, #108]	; (80040bc <_printf_float+0x2f0>)
 800404e:	2301      	movs	r3, #1
 8004050:	4631      	mov	r1, r6
 8004052:	4628      	mov	r0, r5
 8004054:	47b8      	blx	r7
 8004056:	3001      	adds	r0, #1
 8004058:	f43f af19 	beq.w	8003e8e <_printf_float+0xc2>
 800405c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004060:	4313      	orrs	r3, r2
 8004062:	d102      	bne.n	800406a <_printf_float+0x29e>
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	07d9      	lsls	r1, r3, #31
 8004068:	d5d8      	bpl.n	800401c <_printf_float+0x250>
 800406a:	ee18 3a10 	vmov	r3, s16
 800406e:	4652      	mov	r2, sl
 8004070:	4631      	mov	r1, r6
 8004072:	4628      	mov	r0, r5
 8004074:	47b8      	blx	r7
 8004076:	3001      	adds	r0, #1
 8004078:	f43f af09 	beq.w	8003e8e <_printf_float+0xc2>
 800407c:	f04f 0900 	mov.w	r9, #0
 8004080:	f104 0a1a 	add.w	sl, r4, #26
 8004084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004086:	425b      	negs	r3, r3
 8004088:	454b      	cmp	r3, r9
 800408a:	dc01      	bgt.n	8004090 <_printf_float+0x2c4>
 800408c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800408e:	e792      	b.n	8003fb6 <_printf_float+0x1ea>
 8004090:	2301      	movs	r3, #1
 8004092:	4652      	mov	r2, sl
 8004094:	4631      	mov	r1, r6
 8004096:	4628      	mov	r0, r5
 8004098:	47b8      	blx	r7
 800409a:	3001      	adds	r0, #1
 800409c:	f43f aef7 	beq.w	8003e8e <_printf_float+0xc2>
 80040a0:	f109 0901 	add.w	r9, r9, #1
 80040a4:	e7ee      	b.n	8004084 <_printf_float+0x2b8>
 80040a6:	bf00      	nop
 80040a8:	7fefffff 	.word	0x7fefffff
 80040ac:	08007df4 	.word	0x08007df4
 80040b0:	08007df8 	.word	0x08007df8
 80040b4:	08007e00 	.word	0x08007e00
 80040b8:	08007dfc 	.word	0x08007dfc
 80040bc:	08007e04 	.word	0x08007e04
 80040c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040c4:	429a      	cmp	r2, r3
 80040c6:	bfa8      	it	ge
 80040c8:	461a      	movge	r2, r3
 80040ca:	2a00      	cmp	r2, #0
 80040cc:	4691      	mov	r9, r2
 80040ce:	dc37      	bgt.n	8004140 <_printf_float+0x374>
 80040d0:	f04f 0b00 	mov.w	fp, #0
 80040d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80040d8:	f104 021a 	add.w	r2, r4, #26
 80040dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040de:	9305      	str	r3, [sp, #20]
 80040e0:	eba3 0309 	sub.w	r3, r3, r9
 80040e4:	455b      	cmp	r3, fp
 80040e6:	dc33      	bgt.n	8004150 <_printf_float+0x384>
 80040e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80040ec:	429a      	cmp	r2, r3
 80040ee:	db3b      	blt.n	8004168 <_printf_float+0x39c>
 80040f0:	6823      	ldr	r3, [r4, #0]
 80040f2:	07da      	lsls	r2, r3, #31
 80040f4:	d438      	bmi.n	8004168 <_printf_float+0x39c>
 80040f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040f8:	9a05      	ldr	r2, [sp, #20]
 80040fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80040fc:	1a9a      	subs	r2, r3, r2
 80040fe:	eba3 0901 	sub.w	r9, r3, r1
 8004102:	4591      	cmp	r9, r2
 8004104:	bfa8      	it	ge
 8004106:	4691      	movge	r9, r2
 8004108:	f1b9 0f00 	cmp.w	r9, #0
 800410c:	dc35      	bgt.n	800417a <_printf_float+0x3ae>
 800410e:	f04f 0800 	mov.w	r8, #0
 8004112:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004116:	f104 0a1a 	add.w	sl, r4, #26
 800411a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800411e:	1a9b      	subs	r3, r3, r2
 8004120:	eba3 0309 	sub.w	r3, r3, r9
 8004124:	4543      	cmp	r3, r8
 8004126:	f77f af79 	ble.w	800401c <_printf_float+0x250>
 800412a:	2301      	movs	r3, #1
 800412c:	4652      	mov	r2, sl
 800412e:	4631      	mov	r1, r6
 8004130:	4628      	mov	r0, r5
 8004132:	47b8      	blx	r7
 8004134:	3001      	adds	r0, #1
 8004136:	f43f aeaa 	beq.w	8003e8e <_printf_float+0xc2>
 800413a:	f108 0801 	add.w	r8, r8, #1
 800413e:	e7ec      	b.n	800411a <_printf_float+0x34e>
 8004140:	4613      	mov	r3, r2
 8004142:	4631      	mov	r1, r6
 8004144:	4642      	mov	r2, r8
 8004146:	4628      	mov	r0, r5
 8004148:	47b8      	blx	r7
 800414a:	3001      	adds	r0, #1
 800414c:	d1c0      	bne.n	80040d0 <_printf_float+0x304>
 800414e:	e69e      	b.n	8003e8e <_printf_float+0xc2>
 8004150:	2301      	movs	r3, #1
 8004152:	4631      	mov	r1, r6
 8004154:	4628      	mov	r0, r5
 8004156:	9205      	str	r2, [sp, #20]
 8004158:	47b8      	blx	r7
 800415a:	3001      	adds	r0, #1
 800415c:	f43f ae97 	beq.w	8003e8e <_printf_float+0xc2>
 8004160:	9a05      	ldr	r2, [sp, #20]
 8004162:	f10b 0b01 	add.w	fp, fp, #1
 8004166:	e7b9      	b.n	80040dc <_printf_float+0x310>
 8004168:	ee18 3a10 	vmov	r3, s16
 800416c:	4652      	mov	r2, sl
 800416e:	4631      	mov	r1, r6
 8004170:	4628      	mov	r0, r5
 8004172:	47b8      	blx	r7
 8004174:	3001      	adds	r0, #1
 8004176:	d1be      	bne.n	80040f6 <_printf_float+0x32a>
 8004178:	e689      	b.n	8003e8e <_printf_float+0xc2>
 800417a:	9a05      	ldr	r2, [sp, #20]
 800417c:	464b      	mov	r3, r9
 800417e:	4442      	add	r2, r8
 8004180:	4631      	mov	r1, r6
 8004182:	4628      	mov	r0, r5
 8004184:	47b8      	blx	r7
 8004186:	3001      	adds	r0, #1
 8004188:	d1c1      	bne.n	800410e <_printf_float+0x342>
 800418a:	e680      	b.n	8003e8e <_printf_float+0xc2>
 800418c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800418e:	2a01      	cmp	r2, #1
 8004190:	dc01      	bgt.n	8004196 <_printf_float+0x3ca>
 8004192:	07db      	lsls	r3, r3, #31
 8004194:	d538      	bpl.n	8004208 <_printf_float+0x43c>
 8004196:	2301      	movs	r3, #1
 8004198:	4642      	mov	r2, r8
 800419a:	4631      	mov	r1, r6
 800419c:	4628      	mov	r0, r5
 800419e:	47b8      	blx	r7
 80041a0:	3001      	adds	r0, #1
 80041a2:	f43f ae74 	beq.w	8003e8e <_printf_float+0xc2>
 80041a6:	ee18 3a10 	vmov	r3, s16
 80041aa:	4652      	mov	r2, sl
 80041ac:	4631      	mov	r1, r6
 80041ae:	4628      	mov	r0, r5
 80041b0:	47b8      	blx	r7
 80041b2:	3001      	adds	r0, #1
 80041b4:	f43f ae6b 	beq.w	8003e8e <_printf_float+0xc2>
 80041b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80041bc:	2200      	movs	r2, #0
 80041be:	2300      	movs	r3, #0
 80041c0:	f7fc fc8a 	bl	8000ad8 <__aeabi_dcmpeq>
 80041c4:	b9d8      	cbnz	r0, 80041fe <_printf_float+0x432>
 80041c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041c8:	f108 0201 	add.w	r2, r8, #1
 80041cc:	3b01      	subs	r3, #1
 80041ce:	4631      	mov	r1, r6
 80041d0:	4628      	mov	r0, r5
 80041d2:	47b8      	blx	r7
 80041d4:	3001      	adds	r0, #1
 80041d6:	d10e      	bne.n	80041f6 <_printf_float+0x42a>
 80041d8:	e659      	b.n	8003e8e <_printf_float+0xc2>
 80041da:	2301      	movs	r3, #1
 80041dc:	4652      	mov	r2, sl
 80041de:	4631      	mov	r1, r6
 80041e0:	4628      	mov	r0, r5
 80041e2:	47b8      	blx	r7
 80041e4:	3001      	adds	r0, #1
 80041e6:	f43f ae52 	beq.w	8003e8e <_printf_float+0xc2>
 80041ea:	f108 0801 	add.w	r8, r8, #1
 80041ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041f0:	3b01      	subs	r3, #1
 80041f2:	4543      	cmp	r3, r8
 80041f4:	dcf1      	bgt.n	80041da <_printf_float+0x40e>
 80041f6:	464b      	mov	r3, r9
 80041f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80041fc:	e6dc      	b.n	8003fb8 <_printf_float+0x1ec>
 80041fe:	f04f 0800 	mov.w	r8, #0
 8004202:	f104 0a1a 	add.w	sl, r4, #26
 8004206:	e7f2      	b.n	80041ee <_printf_float+0x422>
 8004208:	2301      	movs	r3, #1
 800420a:	4642      	mov	r2, r8
 800420c:	e7df      	b.n	80041ce <_printf_float+0x402>
 800420e:	2301      	movs	r3, #1
 8004210:	464a      	mov	r2, r9
 8004212:	4631      	mov	r1, r6
 8004214:	4628      	mov	r0, r5
 8004216:	47b8      	blx	r7
 8004218:	3001      	adds	r0, #1
 800421a:	f43f ae38 	beq.w	8003e8e <_printf_float+0xc2>
 800421e:	f108 0801 	add.w	r8, r8, #1
 8004222:	68e3      	ldr	r3, [r4, #12]
 8004224:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004226:	1a5b      	subs	r3, r3, r1
 8004228:	4543      	cmp	r3, r8
 800422a:	dcf0      	bgt.n	800420e <_printf_float+0x442>
 800422c:	e6fa      	b.n	8004024 <_printf_float+0x258>
 800422e:	f04f 0800 	mov.w	r8, #0
 8004232:	f104 0919 	add.w	r9, r4, #25
 8004236:	e7f4      	b.n	8004222 <_printf_float+0x456>

08004238 <_printf_common>:
 8004238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800423c:	4616      	mov	r6, r2
 800423e:	4699      	mov	r9, r3
 8004240:	688a      	ldr	r2, [r1, #8]
 8004242:	690b      	ldr	r3, [r1, #16]
 8004244:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004248:	4293      	cmp	r3, r2
 800424a:	bfb8      	it	lt
 800424c:	4613      	movlt	r3, r2
 800424e:	6033      	str	r3, [r6, #0]
 8004250:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004254:	4607      	mov	r7, r0
 8004256:	460c      	mov	r4, r1
 8004258:	b10a      	cbz	r2, 800425e <_printf_common+0x26>
 800425a:	3301      	adds	r3, #1
 800425c:	6033      	str	r3, [r6, #0]
 800425e:	6823      	ldr	r3, [r4, #0]
 8004260:	0699      	lsls	r1, r3, #26
 8004262:	bf42      	ittt	mi
 8004264:	6833      	ldrmi	r3, [r6, #0]
 8004266:	3302      	addmi	r3, #2
 8004268:	6033      	strmi	r3, [r6, #0]
 800426a:	6825      	ldr	r5, [r4, #0]
 800426c:	f015 0506 	ands.w	r5, r5, #6
 8004270:	d106      	bne.n	8004280 <_printf_common+0x48>
 8004272:	f104 0a19 	add.w	sl, r4, #25
 8004276:	68e3      	ldr	r3, [r4, #12]
 8004278:	6832      	ldr	r2, [r6, #0]
 800427a:	1a9b      	subs	r3, r3, r2
 800427c:	42ab      	cmp	r3, r5
 800427e:	dc26      	bgt.n	80042ce <_printf_common+0x96>
 8004280:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004284:	1e13      	subs	r3, r2, #0
 8004286:	6822      	ldr	r2, [r4, #0]
 8004288:	bf18      	it	ne
 800428a:	2301      	movne	r3, #1
 800428c:	0692      	lsls	r2, r2, #26
 800428e:	d42b      	bmi.n	80042e8 <_printf_common+0xb0>
 8004290:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004294:	4649      	mov	r1, r9
 8004296:	4638      	mov	r0, r7
 8004298:	47c0      	blx	r8
 800429a:	3001      	adds	r0, #1
 800429c:	d01e      	beq.n	80042dc <_printf_common+0xa4>
 800429e:	6823      	ldr	r3, [r4, #0]
 80042a0:	68e5      	ldr	r5, [r4, #12]
 80042a2:	6832      	ldr	r2, [r6, #0]
 80042a4:	f003 0306 	and.w	r3, r3, #6
 80042a8:	2b04      	cmp	r3, #4
 80042aa:	bf08      	it	eq
 80042ac:	1aad      	subeq	r5, r5, r2
 80042ae:	68a3      	ldr	r3, [r4, #8]
 80042b0:	6922      	ldr	r2, [r4, #16]
 80042b2:	bf0c      	ite	eq
 80042b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042b8:	2500      	movne	r5, #0
 80042ba:	4293      	cmp	r3, r2
 80042bc:	bfc4      	itt	gt
 80042be:	1a9b      	subgt	r3, r3, r2
 80042c0:	18ed      	addgt	r5, r5, r3
 80042c2:	2600      	movs	r6, #0
 80042c4:	341a      	adds	r4, #26
 80042c6:	42b5      	cmp	r5, r6
 80042c8:	d11a      	bne.n	8004300 <_printf_common+0xc8>
 80042ca:	2000      	movs	r0, #0
 80042cc:	e008      	b.n	80042e0 <_printf_common+0xa8>
 80042ce:	2301      	movs	r3, #1
 80042d0:	4652      	mov	r2, sl
 80042d2:	4649      	mov	r1, r9
 80042d4:	4638      	mov	r0, r7
 80042d6:	47c0      	blx	r8
 80042d8:	3001      	adds	r0, #1
 80042da:	d103      	bne.n	80042e4 <_printf_common+0xac>
 80042dc:	f04f 30ff 	mov.w	r0, #4294967295
 80042e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042e4:	3501      	adds	r5, #1
 80042e6:	e7c6      	b.n	8004276 <_printf_common+0x3e>
 80042e8:	18e1      	adds	r1, r4, r3
 80042ea:	1c5a      	adds	r2, r3, #1
 80042ec:	2030      	movs	r0, #48	; 0x30
 80042ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80042f2:	4422      	add	r2, r4
 80042f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80042f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80042fc:	3302      	adds	r3, #2
 80042fe:	e7c7      	b.n	8004290 <_printf_common+0x58>
 8004300:	2301      	movs	r3, #1
 8004302:	4622      	mov	r2, r4
 8004304:	4649      	mov	r1, r9
 8004306:	4638      	mov	r0, r7
 8004308:	47c0      	blx	r8
 800430a:	3001      	adds	r0, #1
 800430c:	d0e6      	beq.n	80042dc <_printf_common+0xa4>
 800430e:	3601      	adds	r6, #1
 8004310:	e7d9      	b.n	80042c6 <_printf_common+0x8e>
	...

08004314 <_printf_i>:
 8004314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004318:	7e0f      	ldrb	r7, [r1, #24]
 800431a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800431c:	2f78      	cmp	r7, #120	; 0x78
 800431e:	4691      	mov	r9, r2
 8004320:	4680      	mov	r8, r0
 8004322:	460c      	mov	r4, r1
 8004324:	469a      	mov	sl, r3
 8004326:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800432a:	d807      	bhi.n	800433c <_printf_i+0x28>
 800432c:	2f62      	cmp	r7, #98	; 0x62
 800432e:	d80a      	bhi.n	8004346 <_printf_i+0x32>
 8004330:	2f00      	cmp	r7, #0
 8004332:	f000 80d8 	beq.w	80044e6 <_printf_i+0x1d2>
 8004336:	2f58      	cmp	r7, #88	; 0x58
 8004338:	f000 80a3 	beq.w	8004482 <_printf_i+0x16e>
 800433c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004340:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004344:	e03a      	b.n	80043bc <_printf_i+0xa8>
 8004346:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800434a:	2b15      	cmp	r3, #21
 800434c:	d8f6      	bhi.n	800433c <_printf_i+0x28>
 800434e:	a101      	add	r1, pc, #4	; (adr r1, 8004354 <_printf_i+0x40>)
 8004350:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004354:	080043ad 	.word	0x080043ad
 8004358:	080043c1 	.word	0x080043c1
 800435c:	0800433d 	.word	0x0800433d
 8004360:	0800433d 	.word	0x0800433d
 8004364:	0800433d 	.word	0x0800433d
 8004368:	0800433d 	.word	0x0800433d
 800436c:	080043c1 	.word	0x080043c1
 8004370:	0800433d 	.word	0x0800433d
 8004374:	0800433d 	.word	0x0800433d
 8004378:	0800433d 	.word	0x0800433d
 800437c:	0800433d 	.word	0x0800433d
 8004380:	080044cd 	.word	0x080044cd
 8004384:	080043f1 	.word	0x080043f1
 8004388:	080044af 	.word	0x080044af
 800438c:	0800433d 	.word	0x0800433d
 8004390:	0800433d 	.word	0x0800433d
 8004394:	080044ef 	.word	0x080044ef
 8004398:	0800433d 	.word	0x0800433d
 800439c:	080043f1 	.word	0x080043f1
 80043a0:	0800433d 	.word	0x0800433d
 80043a4:	0800433d 	.word	0x0800433d
 80043a8:	080044b7 	.word	0x080044b7
 80043ac:	682b      	ldr	r3, [r5, #0]
 80043ae:	1d1a      	adds	r2, r3, #4
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	602a      	str	r2, [r5, #0]
 80043b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043bc:	2301      	movs	r3, #1
 80043be:	e0a3      	b.n	8004508 <_printf_i+0x1f4>
 80043c0:	6820      	ldr	r0, [r4, #0]
 80043c2:	6829      	ldr	r1, [r5, #0]
 80043c4:	0606      	lsls	r6, r0, #24
 80043c6:	f101 0304 	add.w	r3, r1, #4
 80043ca:	d50a      	bpl.n	80043e2 <_printf_i+0xce>
 80043cc:	680e      	ldr	r6, [r1, #0]
 80043ce:	602b      	str	r3, [r5, #0]
 80043d0:	2e00      	cmp	r6, #0
 80043d2:	da03      	bge.n	80043dc <_printf_i+0xc8>
 80043d4:	232d      	movs	r3, #45	; 0x2d
 80043d6:	4276      	negs	r6, r6
 80043d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043dc:	485e      	ldr	r0, [pc, #376]	; (8004558 <_printf_i+0x244>)
 80043de:	230a      	movs	r3, #10
 80043e0:	e019      	b.n	8004416 <_printf_i+0x102>
 80043e2:	680e      	ldr	r6, [r1, #0]
 80043e4:	602b      	str	r3, [r5, #0]
 80043e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80043ea:	bf18      	it	ne
 80043ec:	b236      	sxthne	r6, r6
 80043ee:	e7ef      	b.n	80043d0 <_printf_i+0xbc>
 80043f0:	682b      	ldr	r3, [r5, #0]
 80043f2:	6820      	ldr	r0, [r4, #0]
 80043f4:	1d19      	adds	r1, r3, #4
 80043f6:	6029      	str	r1, [r5, #0]
 80043f8:	0601      	lsls	r1, r0, #24
 80043fa:	d501      	bpl.n	8004400 <_printf_i+0xec>
 80043fc:	681e      	ldr	r6, [r3, #0]
 80043fe:	e002      	b.n	8004406 <_printf_i+0xf2>
 8004400:	0646      	lsls	r6, r0, #25
 8004402:	d5fb      	bpl.n	80043fc <_printf_i+0xe8>
 8004404:	881e      	ldrh	r6, [r3, #0]
 8004406:	4854      	ldr	r0, [pc, #336]	; (8004558 <_printf_i+0x244>)
 8004408:	2f6f      	cmp	r7, #111	; 0x6f
 800440a:	bf0c      	ite	eq
 800440c:	2308      	moveq	r3, #8
 800440e:	230a      	movne	r3, #10
 8004410:	2100      	movs	r1, #0
 8004412:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004416:	6865      	ldr	r5, [r4, #4]
 8004418:	60a5      	str	r5, [r4, #8]
 800441a:	2d00      	cmp	r5, #0
 800441c:	bfa2      	ittt	ge
 800441e:	6821      	ldrge	r1, [r4, #0]
 8004420:	f021 0104 	bicge.w	r1, r1, #4
 8004424:	6021      	strge	r1, [r4, #0]
 8004426:	b90e      	cbnz	r6, 800442c <_printf_i+0x118>
 8004428:	2d00      	cmp	r5, #0
 800442a:	d04d      	beq.n	80044c8 <_printf_i+0x1b4>
 800442c:	4615      	mov	r5, r2
 800442e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004432:	fb03 6711 	mls	r7, r3, r1, r6
 8004436:	5dc7      	ldrb	r7, [r0, r7]
 8004438:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800443c:	4637      	mov	r7, r6
 800443e:	42bb      	cmp	r3, r7
 8004440:	460e      	mov	r6, r1
 8004442:	d9f4      	bls.n	800442e <_printf_i+0x11a>
 8004444:	2b08      	cmp	r3, #8
 8004446:	d10b      	bne.n	8004460 <_printf_i+0x14c>
 8004448:	6823      	ldr	r3, [r4, #0]
 800444a:	07de      	lsls	r6, r3, #31
 800444c:	d508      	bpl.n	8004460 <_printf_i+0x14c>
 800444e:	6923      	ldr	r3, [r4, #16]
 8004450:	6861      	ldr	r1, [r4, #4]
 8004452:	4299      	cmp	r1, r3
 8004454:	bfde      	ittt	le
 8004456:	2330      	movle	r3, #48	; 0x30
 8004458:	f805 3c01 	strble.w	r3, [r5, #-1]
 800445c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004460:	1b52      	subs	r2, r2, r5
 8004462:	6122      	str	r2, [r4, #16]
 8004464:	f8cd a000 	str.w	sl, [sp]
 8004468:	464b      	mov	r3, r9
 800446a:	aa03      	add	r2, sp, #12
 800446c:	4621      	mov	r1, r4
 800446e:	4640      	mov	r0, r8
 8004470:	f7ff fee2 	bl	8004238 <_printf_common>
 8004474:	3001      	adds	r0, #1
 8004476:	d14c      	bne.n	8004512 <_printf_i+0x1fe>
 8004478:	f04f 30ff 	mov.w	r0, #4294967295
 800447c:	b004      	add	sp, #16
 800447e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004482:	4835      	ldr	r0, [pc, #212]	; (8004558 <_printf_i+0x244>)
 8004484:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004488:	6829      	ldr	r1, [r5, #0]
 800448a:	6823      	ldr	r3, [r4, #0]
 800448c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004490:	6029      	str	r1, [r5, #0]
 8004492:	061d      	lsls	r5, r3, #24
 8004494:	d514      	bpl.n	80044c0 <_printf_i+0x1ac>
 8004496:	07df      	lsls	r7, r3, #31
 8004498:	bf44      	itt	mi
 800449a:	f043 0320 	orrmi.w	r3, r3, #32
 800449e:	6023      	strmi	r3, [r4, #0]
 80044a0:	b91e      	cbnz	r6, 80044aa <_printf_i+0x196>
 80044a2:	6823      	ldr	r3, [r4, #0]
 80044a4:	f023 0320 	bic.w	r3, r3, #32
 80044a8:	6023      	str	r3, [r4, #0]
 80044aa:	2310      	movs	r3, #16
 80044ac:	e7b0      	b.n	8004410 <_printf_i+0xfc>
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	f043 0320 	orr.w	r3, r3, #32
 80044b4:	6023      	str	r3, [r4, #0]
 80044b6:	2378      	movs	r3, #120	; 0x78
 80044b8:	4828      	ldr	r0, [pc, #160]	; (800455c <_printf_i+0x248>)
 80044ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80044be:	e7e3      	b.n	8004488 <_printf_i+0x174>
 80044c0:	0659      	lsls	r1, r3, #25
 80044c2:	bf48      	it	mi
 80044c4:	b2b6      	uxthmi	r6, r6
 80044c6:	e7e6      	b.n	8004496 <_printf_i+0x182>
 80044c8:	4615      	mov	r5, r2
 80044ca:	e7bb      	b.n	8004444 <_printf_i+0x130>
 80044cc:	682b      	ldr	r3, [r5, #0]
 80044ce:	6826      	ldr	r6, [r4, #0]
 80044d0:	6961      	ldr	r1, [r4, #20]
 80044d2:	1d18      	adds	r0, r3, #4
 80044d4:	6028      	str	r0, [r5, #0]
 80044d6:	0635      	lsls	r5, r6, #24
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	d501      	bpl.n	80044e0 <_printf_i+0x1cc>
 80044dc:	6019      	str	r1, [r3, #0]
 80044de:	e002      	b.n	80044e6 <_printf_i+0x1d2>
 80044e0:	0670      	lsls	r0, r6, #25
 80044e2:	d5fb      	bpl.n	80044dc <_printf_i+0x1c8>
 80044e4:	8019      	strh	r1, [r3, #0]
 80044e6:	2300      	movs	r3, #0
 80044e8:	6123      	str	r3, [r4, #16]
 80044ea:	4615      	mov	r5, r2
 80044ec:	e7ba      	b.n	8004464 <_printf_i+0x150>
 80044ee:	682b      	ldr	r3, [r5, #0]
 80044f0:	1d1a      	adds	r2, r3, #4
 80044f2:	602a      	str	r2, [r5, #0]
 80044f4:	681d      	ldr	r5, [r3, #0]
 80044f6:	6862      	ldr	r2, [r4, #4]
 80044f8:	2100      	movs	r1, #0
 80044fa:	4628      	mov	r0, r5
 80044fc:	f7fb fe78 	bl	80001f0 <memchr>
 8004500:	b108      	cbz	r0, 8004506 <_printf_i+0x1f2>
 8004502:	1b40      	subs	r0, r0, r5
 8004504:	6060      	str	r0, [r4, #4]
 8004506:	6863      	ldr	r3, [r4, #4]
 8004508:	6123      	str	r3, [r4, #16]
 800450a:	2300      	movs	r3, #0
 800450c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004510:	e7a8      	b.n	8004464 <_printf_i+0x150>
 8004512:	6923      	ldr	r3, [r4, #16]
 8004514:	462a      	mov	r2, r5
 8004516:	4649      	mov	r1, r9
 8004518:	4640      	mov	r0, r8
 800451a:	47d0      	blx	sl
 800451c:	3001      	adds	r0, #1
 800451e:	d0ab      	beq.n	8004478 <_printf_i+0x164>
 8004520:	6823      	ldr	r3, [r4, #0]
 8004522:	079b      	lsls	r3, r3, #30
 8004524:	d413      	bmi.n	800454e <_printf_i+0x23a>
 8004526:	68e0      	ldr	r0, [r4, #12]
 8004528:	9b03      	ldr	r3, [sp, #12]
 800452a:	4298      	cmp	r0, r3
 800452c:	bfb8      	it	lt
 800452e:	4618      	movlt	r0, r3
 8004530:	e7a4      	b.n	800447c <_printf_i+0x168>
 8004532:	2301      	movs	r3, #1
 8004534:	4632      	mov	r2, r6
 8004536:	4649      	mov	r1, r9
 8004538:	4640      	mov	r0, r8
 800453a:	47d0      	blx	sl
 800453c:	3001      	adds	r0, #1
 800453e:	d09b      	beq.n	8004478 <_printf_i+0x164>
 8004540:	3501      	adds	r5, #1
 8004542:	68e3      	ldr	r3, [r4, #12]
 8004544:	9903      	ldr	r1, [sp, #12]
 8004546:	1a5b      	subs	r3, r3, r1
 8004548:	42ab      	cmp	r3, r5
 800454a:	dcf2      	bgt.n	8004532 <_printf_i+0x21e>
 800454c:	e7eb      	b.n	8004526 <_printf_i+0x212>
 800454e:	2500      	movs	r5, #0
 8004550:	f104 0619 	add.w	r6, r4, #25
 8004554:	e7f5      	b.n	8004542 <_printf_i+0x22e>
 8004556:	bf00      	nop
 8004558:	08007e06 	.word	0x08007e06
 800455c:	08007e17 	.word	0x08007e17

08004560 <quorem>:
 8004560:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004564:	6903      	ldr	r3, [r0, #16]
 8004566:	690c      	ldr	r4, [r1, #16]
 8004568:	42a3      	cmp	r3, r4
 800456a:	4607      	mov	r7, r0
 800456c:	f2c0 8081 	blt.w	8004672 <quorem+0x112>
 8004570:	3c01      	subs	r4, #1
 8004572:	f101 0814 	add.w	r8, r1, #20
 8004576:	f100 0514 	add.w	r5, r0, #20
 800457a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800457e:	9301      	str	r3, [sp, #4]
 8004580:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004584:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004588:	3301      	adds	r3, #1
 800458a:	429a      	cmp	r2, r3
 800458c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004590:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004594:	fbb2 f6f3 	udiv	r6, r2, r3
 8004598:	d331      	bcc.n	80045fe <quorem+0x9e>
 800459a:	f04f 0e00 	mov.w	lr, #0
 800459e:	4640      	mov	r0, r8
 80045a0:	46ac      	mov	ip, r5
 80045a2:	46f2      	mov	sl, lr
 80045a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80045a8:	b293      	uxth	r3, r2
 80045aa:	fb06 e303 	mla	r3, r6, r3, lr
 80045ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	ebaa 0303 	sub.w	r3, sl, r3
 80045b8:	f8dc a000 	ldr.w	sl, [ip]
 80045bc:	0c12      	lsrs	r2, r2, #16
 80045be:	fa13 f38a 	uxtah	r3, r3, sl
 80045c2:	fb06 e202 	mla	r2, r6, r2, lr
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	9b00      	ldr	r3, [sp, #0]
 80045ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80045ce:	b292      	uxth	r2, r2
 80045d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80045d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80045d8:	f8bd 3000 	ldrh.w	r3, [sp]
 80045dc:	4581      	cmp	r9, r0
 80045de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045e2:	f84c 3b04 	str.w	r3, [ip], #4
 80045e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80045ea:	d2db      	bcs.n	80045a4 <quorem+0x44>
 80045ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80045f0:	b92b      	cbnz	r3, 80045fe <quorem+0x9e>
 80045f2:	9b01      	ldr	r3, [sp, #4]
 80045f4:	3b04      	subs	r3, #4
 80045f6:	429d      	cmp	r5, r3
 80045f8:	461a      	mov	r2, r3
 80045fa:	d32e      	bcc.n	800465a <quorem+0xfa>
 80045fc:	613c      	str	r4, [r7, #16]
 80045fe:	4638      	mov	r0, r7
 8004600:	f001 f8c4 	bl	800578c <__mcmp>
 8004604:	2800      	cmp	r0, #0
 8004606:	db24      	blt.n	8004652 <quorem+0xf2>
 8004608:	3601      	adds	r6, #1
 800460a:	4628      	mov	r0, r5
 800460c:	f04f 0c00 	mov.w	ip, #0
 8004610:	f858 2b04 	ldr.w	r2, [r8], #4
 8004614:	f8d0 e000 	ldr.w	lr, [r0]
 8004618:	b293      	uxth	r3, r2
 800461a:	ebac 0303 	sub.w	r3, ip, r3
 800461e:	0c12      	lsrs	r2, r2, #16
 8004620:	fa13 f38e 	uxtah	r3, r3, lr
 8004624:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004628:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800462c:	b29b      	uxth	r3, r3
 800462e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004632:	45c1      	cmp	r9, r8
 8004634:	f840 3b04 	str.w	r3, [r0], #4
 8004638:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800463c:	d2e8      	bcs.n	8004610 <quorem+0xb0>
 800463e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004642:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004646:	b922      	cbnz	r2, 8004652 <quorem+0xf2>
 8004648:	3b04      	subs	r3, #4
 800464a:	429d      	cmp	r5, r3
 800464c:	461a      	mov	r2, r3
 800464e:	d30a      	bcc.n	8004666 <quorem+0x106>
 8004650:	613c      	str	r4, [r7, #16]
 8004652:	4630      	mov	r0, r6
 8004654:	b003      	add	sp, #12
 8004656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800465a:	6812      	ldr	r2, [r2, #0]
 800465c:	3b04      	subs	r3, #4
 800465e:	2a00      	cmp	r2, #0
 8004660:	d1cc      	bne.n	80045fc <quorem+0x9c>
 8004662:	3c01      	subs	r4, #1
 8004664:	e7c7      	b.n	80045f6 <quorem+0x96>
 8004666:	6812      	ldr	r2, [r2, #0]
 8004668:	3b04      	subs	r3, #4
 800466a:	2a00      	cmp	r2, #0
 800466c:	d1f0      	bne.n	8004650 <quorem+0xf0>
 800466e:	3c01      	subs	r4, #1
 8004670:	e7eb      	b.n	800464a <quorem+0xea>
 8004672:	2000      	movs	r0, #0
 8004674:	e7ee      	b.n	8004654 <quorem+0xf4>
	...

08004678 <_dtoa_r>:
 8004678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800467c:	ed2d 8b04 	vpush	{d8-d9}
 8004680:	ec57 6b10 	vmov	r6, r7, d0
 8004684:	b093      	sub	sp, #76	; 0x4c
 8004686:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004688:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800468c:	9106      	str	r1, [sp, #24]
 800468e:	ee10 aa10 	vmov	sl, s0
 8004692:	4604      	mov	r4, r0
 8004694:	9209      	str	r2, [sp, #36]	; 0x24
 8004696:	930c      	str	r3, [sp, #48]	; 0x30
 8004698:	46bb      	mov	fp, r7
 800469a:	b975      	cbnz	r5, 80046ba <_dtoa_r+0x42>
 800469c:	2010      	movs	r0, #16
 800469e:	f000 fddd 	bl	800525c <malloc>
 80046a2:	4602      	mov	r2, r0
 80046a4:	6260      	str	r0, [r4, #36]	; 0x24
 80046a6:	b920      	cbnz	r0, 80046b2 <_dtoa_r+0x3a>
 80046a8:	4ba7      	ldr	r3, [pc, #668]	; (8004948 <_dtoa_r+0x2d0>)
 80046aa:	21ea      	movs	r1, #234	; 0xea
 80046ac:	48a7      	ldr	r0, [pc, #668]	; (800494c <_dtoa_r+0x2d4>)
 80046ae:	f001 fa75 	bl	8005b9c <__assert_func>
 80046b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80046b6:	6005      	str	r5, [r0, #0]
 80046b8:	60c5      	str	r5, [r0, #12]
 80046ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046bc:	6819      	ldr	r1, [r3, #0]
 80046be:	b151      	cbz	r1, 80046d6 <_dtoa_r+0x5e>
 80046c0:	685a      	ldr	r2, [r3, #4]
 80046c2:	604a      	str	r2, [r1, #4]
 80046c4:	2301      	movs	r3, #1
 80046c6:	4093      	lsls	r3, r2
 80046c8:	608b      	str	r3, [r1, #8]
 80046ca:	4620      	mov	r0, r4
 80046cc:	f000 fe1c 	bl	8005308 <_Bfree>
 80046d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	1e3b      	subs	r3, r7, #0
 80046d8:	bfaa      	itet	ge
 80046da:	2300      	movge	r3, #0
 80046dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80046e0:	f8c8 3000 	strge.w	r3, [r8]
 80046e4:	4b9a      	ldr	r3, [pc, #616]	; (8004950 <_dtoa_r+0x2d8>)
 80046e6:	bfbc      	itt	lt
 80046e8:	2201      	movlt	r2, #1
 80046ea:	f8c8 2000 	strlt.w	r2, [r8]
 80046ee:	ea33 030b 	bics.w	r3, r3, fp
 80046f2:	d11b      	bne.n	800472c <_dtoa_r+0xb4>
 80046f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80046fa:	6013      	str	r3, [r2, #0]
 80046fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004700:	4333      	orrs	r3, r6
 8004702:	f000 8592 	beq.w	800522a <_dtoa_r+0xbb2>
 8004706:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004708:	b963      	cbnz	r3, 8004724 <_dtoa_r+0xac>
 800470a:	4b92      	ldr	r3, [pc, #584]	; (8004954 <_dtoa_r+0x2dc>)
 800470c:	e022      	b.n	8004754 <_dtoa_r+0xdc>
 800470e:	4b92      	ldr	r3, [pc, #584]	; (8004958 <_dtoa_r+0x2e0>)
 8004710:	9301      	str	r3, [sp, #4]
 8004712:	3308      	adds	r3, #8
 8004714:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004716:	6013      	str	r3, [r2, #0]
 8004718:	9801      	ldr	r0, [sp, #4]
 800471a:	b013      	add	sp, #76	; 0x4c
 800471c:	ecbd 8b04 	vpop	{d8-d9}
 8004720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004724:	4b8b      	ldr	r3, [pc, #556]	; (8004954 <_dtoa_r+0x2dc>)
 8004726:	9301      	str	r3, [sp, #4]
 8004728:	3303      	adds	r3, #3
 800472a:	e7f3      	b.n	8004714 <_dtoa_r+0x9c>
 800472c:	2200      	movs	r2, #0
 800472e:	2300      	movs	r3, #0
 8004730:	4650      	mov	r0, sl
 8004732:	4659      	mov	r1, fp
 8004734:	f7fc f9d0 	bl	8000ad8 <__aeabi_dcmpeq>
 8004738:	ec4b ab19 	vmov	d9, sl, fp
 800473c:	4680      	mov	r8, r0
 800473e:	b158      	cbz	r0, 8004758 <_dtoa_r+0xe0>
 8004740:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004742:	2301      	movs	r3, #1
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 856b 	beq.w	8005224 <_dtoa_r+0xbac>
 800474e:	4883      	ldr	r0, [pc, #524]	; (800495c <_dtoa_r+0x2e4>)
 8004750:	6018      	str	r0, [r3, #0]
 8004752:	1e43      	subs	r3, r0, #1
 8004754:	9301      	str	r3, [sp, #4]
 8004756:	e7df      	b.n	8004718 <_dtoa_r+0xa0>
 8004758:	ec4b ab10 	vmov	d0, sl, fp
 800475c:	aa10      	add	r2, sp, #64	; 0x40
 800475e:	a911      	add	r1, sp, #68	; 0x44
 8004760:	4620      	mov	r0, r4
 8004762:	f001 f8b9 	bl	80058d8 <__d2b>
 8004766:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800476a:	ee08 0a10 	vmov	s16, r0
 800476e:	2d00      	cmp	r5, #0
 8004770:	f000 8084 	beq.w	800487c <_dtoa_r+0x204>
 8004774:	ee19 3a90 	vmov	r3, s19
 8004778:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800477c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004780:	4656      	mov	r6, sl
 8004782:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004786:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800478a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800478e:	4b74      	ldr	r3, [pc, #464]	; (8004960 <_dtoa_r+0x2e8>)
 8004790:	2200      	movs	r2, #0
 8004792:	4630      	mov	r0, r6
 8004794:	4639      	mov	r1, r7
 8004796:	f7fb fd7f 	bl	8000298 <__aeabi_dsub>
 800479a:	a365      	add	r3, pc, #404	; (adr r3, 8004930 <_dtoa_r+0x2b8>)
 800479c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a0:	f7fb ff32 	bl	8000608 <__aeabi_dmul>
 80047a4:	a364      	add	r3, pc, #400	; (adr r3, 8004938 <_dtoa_r+0x2c0>)
 80047a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047aa:	f7fb fd77 	bl	800029c <__adddf3>
 80047ae:	4606      	mov	r6, r0
 80047b0:	4628      	mov	r0, r5
 80047b2:	460f      	mov	r7, r1
 80047b4:	f7fb febe 	bl	8000534 <__aeabi_i2d>
 80047b8:	a361      	add	r3, pc, #388	; (adr r3, 8004940 <_dtoa_r+0x2c8>)
 80047ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047be:	f7fb ff23 	bl	8000608 <__aeabi_dmul>
 80047c2:	4602      	mov	r2, r0
 80047c4:	460b      	mov	r3, r1
 80047c6:	4630      	mov	r0, r6
 80047c8:	4639      	mov	r1, r7
 80047ca:	f7fb fd67 	bl	800029c <__adddf3>
 80047ce:	4606      	mov	r6, r0
 80047d0:	460f      	mov	r7, r1
 80047d2:	f7fc f9c9 	bl	8000b68 <__aeabi_d2iz>
 80047d6:	2200      	movs	r2, #0
 80047d8:	9000      	str	r0, [sp, #0]
 80047da:	2300      	movs	r3, #0
 80047dc:	4630      	mov	r0, r6
 80047de:	4639      	mov	r1, r7
 80047e0:	f7fc f984 	bl	8000aec <__aeabi_dcmplt>
 80047e4:	b150      	cbz	r0, 80047fc <_dtoa_r+0x184>
 80047e6:	9800      	ldr	r0, [sp, #0]
 80047e8:	f7fb fea4 	bl	8000534 <__aeabi_i2d>
 80047ec:	4632      	mov	r2, r6
 80047ee:	463b      	mov	r3, r7
 80047f0:	f7fc f972 	bl	8000ad8 <__aeabi_dcmpeq>
 80047f4:	b910      	cbnz	r0, 80047fc <_dtoa_r+0x184>
 80047f6:	9b00      	ldr	r3, [sp, #0]
 80047f8:	3b01      	subs	r3, #1
 80047fa:	9300      	str	r3, [sp, #0]
 80047fc:	9b00      	ldr	r3, [sp, #0]
 80047fe:	2b16      	cmp	r3, #22
 8004800:	d85a      	bhi.n	80048b8 <_dtoa_r+0x240>
 8004802:	9a00      	ldr	r2, [sp, #0]
 8004804:	4b57      	ldr	r3, [pc, #348]	; (8004964 <_dtoa_r+0x2ec>)
 8004806:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800480a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480e:	ec51 0b19 	vmov	r0, r1, d9
 8004812:	f7fc f96b 	bl	8000aec <__aeabi_dcmplt>
 8004816:	2800      	cmp	r0, #0
 8004818:	d050      	beq.n	80048bc <_dtoa_r+0x244>
 800481a:	9b00      	ldr	r3, [sp, #0]
 800481c:	3b01      	subs	r3, #1
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	2300      	movs	r3, #0
 8004822:	930b      	str	r3, [sp, #44]	; 0x2c
 8004824:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004826:	1b5d      	subs	r5, r3, r5
 8004828:	1e6b      	subs	r3, r5, #1
 800482a:	9305      	str	r3, [sp, #20]
 800482c:	bf45      	ittet	mi
 800482e:	f1c5 0301 	rsbmi	r3, r5, #1
 8004832:	9304      	strmi	r3, [sp, #16]
 8004834:	2300      	movpl	r3, #0
 8004836:	2300      	movmi	r3, #0
 8004838:	bf4c      	ite	mi
 800483a:	9305      	strmi	r3, [sp, #20]
 800483c:	9304      	strpl	r3, [sp, #16]
 800483e:	9b00      	ldr	r3, [sp, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	db3d      	blt.n	80048c0 <_dtoa_r+0x248>
 8004844:	9b05      	ldr	r3, [sp, #20]
 8004846:	9a00      	ldr	r2, [sp, #0]
 8004848:	920a      	str	r2, [sp, #40]	; 0x28
 800484a:	4413      	add	r3, r2
 800484c:	9305      	str	r3, [sp, #20]
 800484e:	2300      	movs	r3, #0
 8004850:	9307      	str	r3, [sp, #28]
 8004852:	9b06      	ldr	r3, [sp, #24]
 8004854:	2b09      	cmp	r3, #9
 8004856:	f200 8089 	bhi.w	800496c <_dtoa_r+0x2f4>
 800485a:	2b05      	cmp	r3, #5
 800485c:	bfc4      	itt	gt
 800485e:	3b04      	subgt	r3, #4
 8004860:	9306      	strgt	r3, [sp, #24]
 8004862:	9b06      	ldr	r3, [sp, #24]
 8004864:	f1a3 0302 	sub.w	r3, r3, #2
 8004868:	bfcc      	ite	gt
 800486a:	2500      	movgt	r5, #0
 800486c:	2501      	movle	r5, #1
 800486e:	2b03      	cmp	r3, #3
 8004870:	f200 8087 	bhi.w	8004982 <_dtoa_r+0x30a>
 8004874:	e8df f003 	tbb	[pc, r3]
 8004878:	59383a2d 	.word	0x59383a2d
 800487c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004880:	441d      	add	r5, r3
 8004882:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004886:	2b20      	cmp	r3, #32
 8004888:	bfc1      	itttt	gt
 800488a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800488e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004892:	fa0b f303 	lslgt.w	r3, fp, r3
 8004896:	fa26 f000 	lsrgt.w	r0, r6, r0
 800489a:	bfda      	itte	le
 800489c:	f1c3 0320 	rsble	r3, r3, #32
 80048a0:	fa06 f003 	lslle.w	r0, r6, r3
 80048a4:	4318      	orrgt	r0, r3
 80048a6:	f7fb fe35 	bl	8000514 <__aeabi_ui2d>
 80048aa:	2301      	movs	r3, #1
 80048ac:	4606      	mov	r6, r0
 80048ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80048b2:	3d01      	subs	r5, #1
 80048b4:	930e      	str	r3, [sp, #56]	; 0x38
 80048b6:	e76a      	b.n	800478e <_dtoa_r+0x116>
 80048b8:	2301      	movs	r3, #1
 80048ba:	e7b2      	b.n	8004822 <_dtoa_r+0x1aa>
 80048bc:	900b      	str	r0, [sp, #44]	; 0x2c
 80048be:	e7b1      	b.n	8004824 <_dtoa_r+0x1ac>
 80048c0:	9b04      	ldr	r3, [sp, #16]
 80048c2:	9a00      	ldr	r2, [sp, #0]
 80048c4:	1a9b      	subs	r3, r3, r2
 80048c6:	9304      	str	r3, [sp, #16]
 80048c8:	4253      	negs	r3, r2
 80048ca:	9307      	str	r3, [sp, #28]
 80048cc:	2300      	movs	r3, #0
 80048ce:	930a      	str	r3, [sp, #40]	; 0x28
 80048d0:	e7bf      	b.n	8004852 <_dtoa_r+0x1da>
 80048d2:	2300      	movs	r3, #0
 80048d4:	9308      	str	r3, [sp, #32]
 80048d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048d8:	2b00      	cmp	r3, #0
 80048da:	dc55      	bgt.n	8004988 <_dtoa_r+0x310>
 80048dc:	2301      	movs	r3, #1
 80048de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80048e2:	461a      	mov	r2, r3
 80048e4:	9209      	str	r2, [sp, #36]	; 0x24
 80048e6:	e00c      	b.n	8004902 <_dtoa_r+0x28a>
 80048e8:	2301      	movs	r3, #1
 80048ea:	e7f3      	b.n	80048d4 <_dtoa_r+0x25c>
 80048ec:	2300      	movs	r3, #0
 80048ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048f0:	9308      	str	r3, [sp, #32]
 80048f2:	9b00      	ldr	r3, [sp, #0]
 80048f4:	4413      	add	r3, r2
 80048f6:	9302      	str	r3, [sp, #8]
 80048f8:	3301      	adds	r3, #1
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	9303      	str	r3, [sp, #12]
 80048fe:	bfb8      	it	lt
 8004900:	2301      	movlt	r3, #1
 8004902:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004904:	2200      	movs	r2, #0
 8004906:	6042      	str	r2, [r0, #4]
 8004908:	2204      	movs	r2, #4
 800490a:	f102 0614 	add.w	r6, r2, #20
 800490e:	429e      	cmp	r6, r3
 8004910:	6841      	ldr	r1, [r0, #4]
 8004912:	d93d      	bls.n	8004990 <_dtoa_r+0x318>
 8004914:	4620      	mov	r0, r4
 8004916:	f000 fcb7 	bl	8005288 <_Balloc>
 800491a:	9001      	str	r0, [sp, #4]
 800491c:	2800      	cmp	r0, #0
 800491e:	d13b      	bne.n	8004998 <_dtoa_r+0x320>
 8004920:	4b11      	ldr	r3, [pc, #68]	; (8004968 <_dtoa_r+0x2f0>)
 8004922:	4602      	mov	r2, r0
 8004924:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004928:	e6c0      	b.n	80046ac <_dtoa_r+0x34>
 800492a:	2301      	movs	r3, #1
 800492c:	e7df      	b.n	80048ee <_dtoa_r+0x276>
 800492e:	bf00      	nop
 8004930:	636f4361 	.word	0x636f4361
 8004934:	3fd287a7 	.word	0x3fd287a7
 8004938:	8b60c8b3 	.word	0x8b60c8b3
 800493c:	3fc68a28 	.word	0x3fc68a28
 8004940:	509f79fb 	.word	0x509f79fb
 8004944:	3fd34413 	.word	0x3fd34413
 8004948:	08007e35 	.word	0x08007e35
 800494c:	08007e4c 	.word	0x08007e4c
 8004950:	7ff00000 	.word	0x7ff00000
 8004954:	08007e31 	.word	0x08007e31
 8004958:	08007e28 	.word	0x08007e28
 800495c:	08007e05 	.word	0x08007e05
 8004960:	3ff80000 	.word	0x3ff80000
 8004964:	08007f40 	.word	0x08007f40
 8004968:	08007ea7 	.word	0x08007ea7
 800496c:	2501      	movs	r5, #1
 800496e:	2300      	movs	r3, #0
 8004970:	9306      	str	r3, [sp, #24]
 8004972:	9508      	str	r5, [sp, #32]
 8004974:	f04f 33ff 	mov.w	r3, #4294967295
 8004978:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800497c:	2200      	movs	r2, #0
 800497e:	2312      	movs	r3, #18
 8004980:	e7b0      	b.n	80048e4 <_dtoa_r+0x26c>
 8004982:	2301      	movs	r3, #1
 8004984:	9308      	str	r3, [sp, #32]
 8004986:	e7f5      	b.n	8004974 <_dtoa_r+0x2fc>
 8004988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800498a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800498e:	e7b8      	b.n	8004902 <_dtoa_r+0x28a>
 8004990:	3101      	adds	r1, #1
 8004992:	6041      	str	r1, [r0, #4]
 8004994:	0052      	lsls	r2, r2, #1
 8004996:	e7b8      	b.n	800490a <_dtoa_r+0x292>
 8004998:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800499a:	9a01      	ldr	r2, [sp, #4]
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	9b03      	ldr	r3, [sp, #12]
 80049a0:	2b0e      	cmp	r3, #14
 80049a2:	f200 809d 	bhi.w	8004ae0 <_dtoa_r+0x468>
 80049a6:	2d00      	cmp	r5, #0
 80049a8:	f000 809a 	beq.w	8004ae0 <_dtoa_r+0x468>
 80049ac:	9b00      	ldr	r3, [sp, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	dd32      	ble.n	8004a18 <_dtoa_r+0x3a0>
 80049b2:	4ab7      	ldr	r2, [pc, #732]	; (8004c90 <_dtoa_r+0x618>)
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80049c0:	9b00      	ldr	r3, [sp, #0]
 80049c2:	05d8      	lsls	r0, r3, #23
 80049c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80049c8:	d516      	bpl.n	80049f8 <_dtoa_r+0x380>
 80049ca:	4bb2      	ldr	r3, [pc, #712]	; (8004c94 <_dtoa_r+0x61c>)
 80049cc:	ec51 0b19 	vmov	r0, r1, d9
 80049d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80049d4:	f7fb ff42 	bl	800085c <__aeabi_ddiv>
 80049d8:	f007 070f 	and.w	r7, r7, #15
 80049dc:	4682      	mov	sl, r0
 80049de:	468b      	mov	fp, r1
 80049e0:	2503      	movs	r5, #3
 80049e2:	4eac      	ldr	r6, [pc, #688]	; (8004c94 <_dtoa_r+0x61c>)
 80049e4:	b957      	cbnz	r7, 80049fc <_dtoa_r+0x384>
 80049e6:	4642      	mov	r2, r8
 80049e8:	464b      	mov	r3, r9
 80049ea:	4650      	mov	r0, sl
 80049ec:	4659      	mov	r1, fp
 80049ee:	f7fb ff35 	bl	800085c <__aeabi_ddiv>
 80049f2:	4682      	mov	sl, r0
 80049f4:	468b      	mov	fp, r1
 80049f6:	e028      	b.n	8004a4a <_dtoa_r+0x3d2>
 80049f8:	2502      	movs	r5, #2
 80049fa:	e7f2      	b.n	80049e2 <_dtoa_r+0x36a>
 80049fc:	07f9      	lsls	r1, r7, #31
 80049fe:	d508      	bpl.n	8004a12 <_dtoa_r+0x39a>
 8004a00:	4640      	mov	r0, r8
 8004a02:	4649      	mov	r1, r9
 8004a04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004a08:	f7fb fdfe 	bl	8000608 <__aeabi_dmul>
 8004a0c:	3501      	adds	r5, #1
 8004a0e:	4680      	mov	r8, r0
 8004a10:	4689      	mov	r9, r1
 8004a12:	107f      	asrs	r7, r7, #1
 8004a14:	3608      	adds	r6, #8
 8004a16:	e7e5      	b.n	80049e4 <_dtoa_r+0x36c>
 8004a18:	f000 809b 	beq.w	8004b52 <_dtoa_r+0x4da>
 8004a1c:	9b00      	ldr	r3, [sp, #0]
 8004a1e:	4f9d      	ldr	r7, [pc, #628]	; (8004c94 <_dtoa_r+0x61c>)
 8004a20:	425e      	negs	r6, r3
 8004a22:	4b9b      	ldr	r3, [pc, #620]	; (8004c90 <_dtoa_r+0x618>)
 8004a24:	f006 020f 	and.w	r2, r6, #15
 8004a28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a30:	ec51 0b19 	vmov	r0, r1, d9
 8004a34:	f7fb fde8 	bl	8000608 <__aeabi_dmul>
 8004a38:	1136      	asrs	r6, r6, #4
 8004a3a:	4682      	mov	sl, r0
 8004a3c:	468b      	mov	fp, r1
 8004a3e:	2300      	movs	r3, #0
 8004a40:	2502      	movs	r5, #2
 8004a42:	2e00      	cmp	r6, #0
 8004a44:	d17a      	bne.n	8004b3c <_dtoa_r+0x4c4>
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1d3      	bne.n	80049f2 <_dtoa_r+0x37a>
 8004a4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 8082 	beq.w	8004b56 <_dtoa_r+0x4de>
 8004a52:	4b91      	ldr	r3, [pc, #580]	; (8004c98 <_dtoa_r+0x620>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	4650      	mov	r0, sl
 8004a58:	4659      	mov	r1, fp
 8004a5a:	f7fc f847 	bl	8000aec <__aeabi_dcmplt>
 8004a5e:	2800      	cmp	r0, #0
 8004a60:	d079      	beq.n	8004b56 <_dtoa_r+0x4de>
 8004a62:	9b03      	ldr	r3, [sp, #12]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d076      	beq.n	8004b56 <_dtoa_r+0x4de>
 8004a68:	9b02      	ldr	r3, [sp, #8]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	dd36      	ble.n	8004adc <_dtoa_r+0x464>
 8004a6e:	9b00      	ldr	r3, [sp, #0]
 8004a70:	4650      	mov	r0, sl
 8004a72:	4659      	mov	r1, fp
 8004a74:	1e5f      	subs	r7, r3, #1
 8004a76:	2200      	movs	r2, #0
 8004a78:	4b88      	ldr	r3, [pc, #544]	; (8004c9c <_dtoa_r+0x624>)
 8004a7a:	f7fb fdc5 	bl	8000608 <__aeabi_dmul>
 8004a7e:	9e02      	ldr	r6, [sp, #8]
 8004a80:	4682      	mov	sl, r0
 8004a82:	468b      	mov	fp, r1
 8004a84:	3501      	adds	r5, #1
 8004a86:	4628      	mov	r0, r5
 8004a88:	f7fb fd54 	bl	8000534 <__aeabi_i2d>
 8004a8c:	4652      	mov	r2, sl
 8004a8e:	465b      	mov	r3, fp
 8004a90:	f7fb fdba 	bl	8000608 <__aeabi_dmul>
 8004a94:	4b82      	ldr	r3, [pc, #520]	; (8004ca0 <_dtoa_r+0x628>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	f7fb fc00 	bl	800029c <__adddf3>
 8004a9c:	46d0      	mov	r8, sl
 8004a9e:	46d9      	mov	r9, fp
 8004aa0:	4682      	mov	sl, r0
 8004aa2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004aa6:	2e00      	cmp	r6, #0
 8004aa8:	d158      	bne.n	8004b5c <_dtoa_r+0x4e4>
 8004aaa:	4b7e      	ldr	r3, [pc, #504]	; (8004ca4 <_dtoa_r+0x62c>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	4640      	mov	r0, r8
 8004ab0:	4649      	mov	r1, r9
 8004ab2:	f7fb fbf1 	bl	8000298 <__aeabi_dsub>
 8004ab6:	4652      	mov	r2, sl
 8004ab8:	465b      	mov	r3, fp
 8004aba:	4680      	mov	r8, r0
 8004abc:	4689      	mov	r9, r1
 8004abe:	f7fc f833 	bl	8000b28 <__aeabi_dcmpgt>
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	f040 8295 	bne.w	8004ff2 <_dtoa_r+0x97a>
 8004ac8:	4652      	mov	r2, sl
 8004aca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004ace:	4640      	mov	r0, r8
 8004ad0:	4649      	mov	r1, r9
 8004ad2:	f7fc f80b 	bl	8000aec <__aeabi_dcmplt>
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	f040 8289 	bne.w	8004fee <_dtoa_r+0x976>
 8004adc:	ec5b ab19 	vmov	sl, fp, d9
 8004ae0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f2c0 8148 	blt.w	8004d78 <_dtoa_r+0x700>
 8004ae8:	9a00      	ldr	r2, [sp, #0]
 8004aea:	2a0e      	cmp	r2, #14
 8004aec:	f300 8144 	bgt.w	8004d78 <_dtoa_r+0x700>
 8004af0:	4b67      	ldr	r3, [pc, #412]	; (8004c90 <_dtoa_r+0x618>)
 8004af2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004af6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f280 80d5 	bge.w	8004cac <_dtoa_r+0x634>
 8004b02:	9b03      	ldr	r3, [sp, #12]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f300 80d1 	bgt.w	8004cac <_dtoa_r+0x634>
 8004b0a:	f040 826f 	bne.w	8004fec <_dtoa_r+0x974>
 8004b0e:	4b65      	ldr	r3, [pc, #404]	; (8004ca4 <_dtoa_r+0x62c>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	4640      	mov	r0, r8
 8004b14:	4649      	mov	r1, r9
 8004b16:	f7fb fd77 	bl	8000608 <__aeabi_dmul>
 8004b1a:	4652      	mov	r2, sl
 8004b1c:	465b      	mov	r3, fp
 8004b1e:	f7fb fff9 	bl	8000b14 <__aeabi_dcmpge>
 8004b22:	9e03      	ldr	r6, [sp, #12]
 8004b24:	4637      	mov	r7, r6
 8004b26:	2800      	cmp	r0, #0
 8004b28:	f040 8245 	bne.w	8004fb6 <_dtoa_r+0x93e>
 8004b2c:	9d01      	ldr	r5, [sp, #4]
 8004b2e:	2331      	movs	r3, #49	; 0x31
 8004b30:	f805 3b01 	strb.w	r3, [r5], #1
 8004b34:	9b00      	ldr	r3, [sp, #0]
 8004b36:	3301      	adds	r3, #1
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	e240      	b.n	8004fbe <_dtoa_r+0x946>
 8004b3c:	07f2      	lsls	r2, r6, #31
 8004b3e:	d505      	bpl.n	8004b4c <_dtoa_r+0x4d4>
 8004b40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b44:	f7fb fd60 	bl	8000608 <__aeabi_dmul>
 8004b48:	3501      	adds	r5, #1
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	1076      	asrs	r6, r6, #1
 8004b4e:	3708      	adds	r7, #8
 8004b50:	e777      	b.n	8004a42 <_dtoa_r+0x3ca>
 8004b52:	2502      	movs	r5, #2
 8004b54:	e779      	b.n	8004a4a <_dtoa_r+0x3d2>
 8004b56:	9f00      	ldr	r7, [sp, #0]
 8004b58:	9e03      	ldr	r6, [sp, #12]
 8004b5a:	e794      	b.n	8004a86 <_dtoa_r+0x40e>
 8004b5c:	9901      	ldr	r1, [sp, #4]
 8004b5e:	4b4c      	ldr	r3, [pc, #304]	; (8004c90 <_dtoa_r+0x618>)
 8004b60:	4431      	add	r1, r6
 8004b62:	910d      	str	r1, [sp, #52]	; 0x34
 8004b64:	9908      	ldr	r1, [sp, #32]
 8004b66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004b6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b6e:	2900      	cmp	r1, #0
 8004b70:	d043      	beq.n	8004bfa <_dtoa_r+0x582>
 8004b72:	494d      	ldr	r1, [pc, #308]	; (8004ca8 <_dtoa_r+0x630>)
 8004b74:	2000      	movs	r0, #0
 8004b76:	f7fb fe71 	bl	800085c <__aeabi_ddiv>
 8004b7a:	4652      	mov	r2, sl
 8004b7c:	465b      	mov	r3, fp
 8004b7e:	f7fb fb8b 	bl	8000298 <__aeabi_dsub>
 8004b82:	9d01      	ldr	r5, [sp, #4]
 8004b84:	4682      	mov	sl, r0
 8004b86:	468b      	mov	fp, r1
 8004b88:	4649      	mov	r1, r9
 8004b8a:	4640      	mov	r0, r8
 8004b8c:	f7fb ffec 	bl	8000b68 <__aeabi_d2iz>
 8004b90:	4606      	mov	r6, r0
 8004b92:	f7fb fccf 	bl	8000534 <__aeabi_i2d>
 8004b96:	4602      	mov	r2, r0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	4640      	mov	r0, r8
 8004b9c:	4649      	mov	r1, r9
 8004b9e:	f7fb fb7b 	bl	8000298 <__aeabi_dsub>
 8004ba2:	3630      	adds	r6, #48	; 0x30
 8004ba4:	f805 6b01 	strb.w	r6, [r5], #1
 8004ba8:	4652      	mov	r2, sl
 8004baa:	465b      	mov	r3, fp
 8004bac:	4680      	mov	r8, r0
 8004bae:	4689      	mov	r9, r1
 8004bb0:	f7fb ff9c 	bl	8000aec <__aeabi_dcmplt>
 8004bb4:	2800      	cmp	r0, #0
 8004bb6:	d163      	bne.n	8004c80 <_dtoa_r+0x608>
 8004bb8:	4642      	mov	r2, r8
 8004bba:	464b      	mov	r3, r9
 8004bbc:	4936      	ldr	r1, [pc, #216]	; (8004c98 <_dtoa_r+0x620>)
 8004bbe:	2000      	movs	r0, #0
 8004bc0:	f7fb fb6a 	bl	8000298 <__aeabi_dsub>
 8004bc4:	4652      	mov	r2, sl
 8004bc6:	465b      	mov	r3, fp
 8004bc8:	f7fb ff90 	bl	8000aec <__aeabi_dcmplt>
 8004bcc:	2800      	cmp	r0, #0
 8004bce:	f040 80b5 	bne.w	8004d3c <_dtoa_r+0x6c4>
 8004bd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bd4:	429d      	cmp	r5, r3
 8004bd6:	d081      	beq.n	8004adc <_dtoa_r+0x464>
 8004bd8:	4b30      	ldr	r3, [pc, #192]	; (8004c9c <_dtoa_r+0x624>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	4650      	mov	r0, sl
 8004bde:	4659      	mov	r1, fp
 8004be0:	f7fb fd12 	bl	8000608 <__aeabi_dmul>
 8004be4:	4b2d      	ldr	r3, [pc, #180]	; (8004c9c <_dtoa_r+0x624>)
 8004be6:	4682      	mov	sl, r0
 8004be8:	468b      	mov	fp, r1
 8004bea:	4640      	mov	r0, r8
 8004bec:	4649      	mov	r1, r9
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f7fb fd0a 	bl	8000608 <__aeabi_dmul>
 8004bf4:	4680      	mov	r8, r0
 8004bf6:	4689      	mov	r9, r1
 8004bf8:	e7c6      	b.n	8004b88 <_dtoa_r+0x510>
 8004bfa:	4650      	mov	r0, sl
 8004bfc:	4659      	mov	r1, fp
 8004bfe:	f7fb fd03 	bl	8000608 <__aeabi_dmul>
 8004c02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c04:	9d01      	ldr	r5, [sp, #4]
 8004c06:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c08:	4682      	mov	sl, r0
 8004c0a:	468b      	mov	fp, r1
 8004c0c:	4649      	mov	r1, r9
 8004c0e:	4640      	mov	r0, r8
 8004c10:	f7fb ffaa 	bl	8000b68 <__aeabi_d2iz>
 8004c14:	4606      	mov	r6, r0
 8004c16:	f7fb fc8d 	bl	8000534 <__aeabi_i2d>
 8004c1a:	3630      	adds	r6, #48	; 0x30
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4640      	mov	r0, r8
 8004c22:	4649      	mov	r1, r9
 8004c24:	f7fb fb38 	bl	8000298 <__aeabi_dsub>
 8004c28:	f805 6b01 	strb.w	r6, [r5], #1
 8004c2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c2e:	429d      	cmp	r5, r3
 8004c30:	4680      	mov	r8, r0
 8004c32:	4689      	mov	r9, r1
 8004c34:	f04f 0200 	mov.w	r2, #0
 8004c38:	d124      	bne.n	8004c84 <_dtoa_r+0x60c>
 8004c3a:	4b1b      	ldr	r3, [pc, #108]	; (8004ca8 <_dtoa_r+0x630>)
 8004c3c:	4650      	mov	r0, sl
 8004c3e:	4659      	mov	r1, fp
 8004c40:	f7fb fb2c 	bl	800029c <__adddf3>
 8004c44:	4602      	mov	r2, r0
 8004c46:	460b      	mov	r3, r1
 8004c48:	4640      	mov	r0, r8
 8004c4a:	4649      	mov	r1, r9
 8004c4c:	f7fb ff6c 	bl	8000b28 <__aeabi_dcmpgt>
 8004c50:	2800      	cmp	r0, #0
 8004c52:	d173      	bne.n	8004d3c <_dtoa_r+0x6c4>
 8004c54:	4652      	mov	r2, sl
 8004c56:	465b      	mov	r3, fp
 8004c58:	4913      	ldr	r1, [pc, #76]	; (8004ca8 <_dtoa_r+0x630>)
 8004c5a:	2000      	movs	r0, #0
 8004c5c:	f7fb fb1c 	bl	8000298 <__aeabi_dsub>
 8004c60:	4602      	mov	r2, r0
 8004c62:	460b      	mov	r3, r1
 8004c64:	4640      	mov	r0, r8
 8004c66:	4649      	mov	r1, r9
 8004c68:	f7fb ff40 	bl	8000aec <__aeabi_dcmplt>
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	f43f af35 	beq.w	8004adc <_dtoa_r+0x464>
 8004c72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004c74:	1e6b      	subs	r3, r5, #1
 8004c76:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004c7c:	2b30      	cmp	r3, #48	; 0x30
 8004c7e:	d0f8      	beq.n	8004c72 <_dtoa_r+0x5fa>
 8004c80:	9700      	str	r7, [sp, #0]
 8004c82:	e049      	b.n	8004d18 <_dtoa_r+0x6a0>
 8004c84:	4b05      	ldr	r3, [pc, #20]	; (8004c9c <_dtoa_r+0x624>)
 8004c86:	f7fb fcbf 	bl	8000608 <__aeabi_dmul>
 8004c8a:	4680      	mov	r8, r0
 8004c8c:	4689      	mov	r9, r1
 8004c8e:	e7bd      	b.n	8004c0c <_dtoa_r+0x594>
 8004c90:	08007f40 	.word	0x08007f40
 8004c94:	08007f18 	.word	0x08007f18
 8004c98:	3ff00000 	.word	0x3ff00000
 8004c9c:	40240000 	.word	0x40240000
 8004ca0:	401c0000 	.word	0x401c0000
 8004ca4:	40140000 	.word	0x40140000
 8004ca8:	3fe00000 	.word	0x3fe00000
 8004cac:	9d01      	ldr	r5, [sp, #4]
 8004cae:	4656      	mov	r6, sl
 8004cb0:	465f      	mov	r7, fp
 8004cb2:	4642      	mov	r2, r8
 8004cb4:	464b      	mov	r3, r9
 8004cb6:	4630      	mov	r0, r6
 8004cb8:	4639      	mov	r1, r7
 8004cba:	f7fb fdcf 	bl	800085c <__aeabi_ddiv>
 8004cbe:	f7fb ff53 	bl	8000b68 <__aeabi_d2iz>
 8004cc2:	4682      	mov	sl, r0
 8004cc4:	f7fb fc36 	bl	8000534 <__aeabi_i2d>
 8004cc8:	4642      	mov	r2, r8
 8004cca:	464b      	mov	r3, r9
 8004ccc:	f7fb fc9c 	bl	8000608 <__aeabi_dmul>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	4630      	mov	r0, r6
 8004cd6:	4639      	mov	r1, r7
 8004cd8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004cdc:	f7fb fadc 	bl	8000298 <__aeabi_dsub>
 8004ce0:	f805 6b01 	strb.w	r6, [r5], #1
 8004ce4:	9e01      	ldr	r6, [sp, #4]
 8004ce6:	9f03      	ldr	r7, [sp, #12]
 8004ce8:	1bae      	subs	r6, r5, r6
 8004cea:	42b7      	cmp	r7, r6
 8004cec:	4602      	mov	r2, r0
 8004cee:	460b      	mov	r3, r1
 8004cf0:	d135      	bne.n	8004d5e <_dtoa_r+0x6e6>
 8004cf2:	f7fb fad3 	bl	800029c <__adddf3>
 8004cf6:	4642      	mov	r2, r8
 8004cf8:	464b      	mov	r3, r9
 8004cfa:	4606      	mov	r6, r0
 8004cfc:	460f      	mov	r7, r1
 8004cfe:	f7fb ff13 	bl	8000b28 <__aeabi_dcmpgt>
 8004d02:	b9d0      	cbnz	r0, 8004d3a <_dtoa_r+0x6c2>
 8004d04:	4642      	mov	r2, r8
 8004d06:	464b      	mov	r3, r9
 8004d08:	4630      	mov	r0, r6
 8004d0a:	4639      	mov	r1, r7
 8004d0c:	f7fb fee4 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d10:	b110      	cbz	r0, 8004d18 <_dtoa_r+0x6a0>
 8004d12:	f01a 0f01 	tst.w	sl, #1
 8004d16:	d110      	bne.n	8004d3a <_dtoa_r+0x6c2>
 8004d18:	4620      	mov	r0, r4
 8004d1a:	ee18 1a10 	vmov	r1, s16
 8004d1e:	f000 faf3 	bl	8005308 <_Bfree>
 8004d22:	2300      	movs	r3, #0
 8004d24:	9800      	ldr	r0, [sp, #0]
 8004d26:	702b      	strb	r3, [r5, #0]
 8004d28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	6018      	str	r0, [r3, #0]
 8004d2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f43f acf1 	beq.w	8004718 <_dtoa_r+0xa0>
 8004d36:	601d      	str	r5, [r3, #0]
 8004d38:	e4ee      	b.n	8004718 <_dtoa_r+0xa0>
 8004d3a:	9f00      	ldr	r7, [sp, #0]
 8004d3c:	462b      	mov	r3, r5
 8004d3e:	461d      	mov	r5, r3
 8004d40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d44:	2a39      	cmp	r2, #57	; 0x39
 8004d46:	d106      	bne.n	8004d56 <_dtoa_r+0x6de>
 8004d48:	9a01      	ldr	r2, [sp, #4]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d1f7      	bne.n	8004d3e <_dtoa_r+0x6c6>
 8004d4e:	9901      	ldr	r1, [sp, #4]
 8004d50:	2230      	movs	r2, #48	; 0x30
 8004d52:	3701      	adds	r7, #1
 8004d54:	700a      	strb	r2, [r1, #0]
 8004d56:	781a      	ldrb	r2, [r3, #0]
 8004d58:	3201      	adds	r2, #1
 8004d5a:	701a      	strb	r2, [r3, #0]
 8004d5c:	e790      	b.n	8004c80 <_dtoa_r+0x608>
 8004d5e:	4ba6      	ldr	r3, [pc, #664]	; (8004ff8 <_dtoa_r+0x980>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	f7fb fc51 	bl	8000608 <__aeabi_dmul>
 8004d66:	2200      	movs	r2, #0
 8004d68:	2300      	movs	r3, #0
 8004d6a:	4606      	mov	r6, r0
 8004d6c:	460f      	mov	r7, r1
 8004d6e:	f7fb feb3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d72:	2800      	cmp	r0, #0
 8004d74:	d09d      	beq.n	8004cb2 <_dtoa_r+0x63a>
 8004d76:	e7cf      	b.n	8004d18 <_dtoa_r+0x6a0>
 8004d78:	9a08      	ldr	r2, [sp, #32]
 8004d7a:	2a00      	cmp	r2, #0
 8004d7c:	f000 80d7 	beq.w	8004f2e <_dtoa_r+0x8b6>
 8004d80:	9a06      	ldr	r2, [sp, #24]
 8004d82:	2a01      	cmp	r2, #1
 8004d84:	f300 80ba 	bgt.w	8004efc <_dtoa_r+0x884>
 8004d88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d8a:	2a00      	cmp	r2, #0
 8004d8c:	f000 80b2 	beq.w	8004ef4 <_dtoa_r+0x87c>
 8004d90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004d94:	9e07      	ldr	r6, [sp, #28]
 8004d96:	9d04      	ldr	r5, [sp, #16]
 8004d98:	9a04      	ldr	r2, [sp, #16]
 8004d9a:	441a      	add	r2, r3
 8004d9c:	9204      	str	r2, [sp, #16]
 8004d9e:	9a05      	ldr	r2, [sp, #20]
 8004da0:	2101      	movs	r1, #1
 8004da2:	441a      	add	r2, r3
 8004da4:	4620      	mov	r0, r4
 8004da6:	9205      	str	r2, [sp, #20]
 8004da8:	f000 fb66 	bl	8005478 <__i2b>
 8004dac:	4607      	mov	r7, r0
 8004dae:	2d00      	cmp	r5, #0
 8004db0:	dd0c      	ble.n	8004dcc <_dtoa_r+0x754>
 8004db2:	9b05      	ldr	r3, [sp, #20]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	dd09      	ble.n	8004dcc <_dtoa_r+0x754>
 8004db8:	42ab      	cmp	r3, r5
 8004dba:	9a04      	ldr	r2, [sp, #16]
 8004dbc:	bfa8      	it	ge
 8004dbe:	462b      	movge	r3, r5
 8004dc0:	1ad2      	subs	r2, r2, r3
 8004dc2:	9204      	str	r2, [sp, #16]
 8004dc4:	9a05      	ldr	r2, [sp, #20]
 8004dc6:	1aed      	subs	r5, r5, r3
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	9305      	str	r3, [sp, #20]
 8004dcc:	9b07      	ldr	r3, [sp, #28]
 8004dce:	b31b      	cbz	r3, 8004e18 <_dtoa_r+0x7a0>
 8004dd0:	9b08      	ldr	r3, [sp, #32]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 80af 	beq.w	8004f36 <_dtoa_r+0x8be>
 8004dd8:	2e00      	cmp	r6, #0
 8004dda:	dd13      	ble.n	8004e04 <_dtoa_r+0x78c>
 8004ddc:	4639      	mov	r1, r7
 8004dde:	4632      	mov	r2, r6
 8004de0:	4620      	mov	r0, r4
 8004de2:	f000 fc09 	bl	80055f8 <__pow5mult>
 8004de6:	ee18 2a10 	vmov	r2, s16
 8004dea:	4601      	mov	r1, r0
 8004dec:	4607      	mov	r7, r0
 8004dee:	4620      	mov	r0, r4
 8004df0:	f000 fb58 	bl	80054a4 <__multiply>
 8004df4:	ee18 1a10 	vmov	r1, s16
 8004df8:	4680      	mov	r8, r0
 8004dfa:	4620      	mov	r0, r4
 8004dfc:	f000 fa84 	bl	8005308 <_Bfree>
 8004e00:	ee08 8a10 	vmov	s16, r8
 8004e04:	9b07      	ldr	r3, [sp, #28]
 8004e06:	1b9a      	subs	r2, r3, r6
 8004e08:	d006      	beq.n	8004e18 <_dtoa_r+0x7a0>
 8004e0a:	ee18 1a10 	vmov	r1, s16
 8004e0e:	4620      	mov	r0, r4
 8004e10:	f000 fbf2 	bl	80055f8 <__pow5mult>
 8004e14:	ee08 0a10 	vmov	s16, r0
 8004e18:	2101      	movs	r1, #1
 8004e1a:	4620      	mov	r0, r4
 8004e1c:	f000 fb2c 	bl	8005478 <__i2b>
 8004e20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	4606      	mov	r6, r0
 8004e26:	f340 8088 	ble.w	8004f3a <_dtoa_r+0x8c2>
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	4601      	mov	r1, r0
 8004e2e:	4620      	mov	r0, r4
 8004e30:	f000 fbe2 	bl	80055f8 <__pow5mult>
 8004e34:	9b06      	ldr	r3, [sp, #24]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	4606      	mov	r6, r0
 8004e3a:	f340 8081 	ble.w	8004f40 <_dtoa_r+0x8c8>
 8004e3e:	f04f 0800 	mov.w	r8, #0
 8004e42:	6933      	ldr	r3, [r6, #16]
 8004e44:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004e48:	6918      	ldr	r0, [r3, #16]
 8004e4a:	f000 fac5 	bl	80053d8 <__hi0bits>
 8004e4e:	f1c0 0020 	rsb	r0, r0, #32
 8004e52:	9b05      	ldr	r3, [sp, #20]
 8004e54:	4418      	add	r0, r3
 8004e56:	f010 001f 	ands.w	r0, r0, #31
 8004e5a:	f000 8092 	beq.w	8004f82 <_dtoa_r+0x90a>
 8004e5e:	f1c0 0320 	rsb	r3, r0, #32
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	f340 808a 	ble.w	8004f7c <_dtoa_r+0x904>
 8004e68:	f1c0 001c 	rsb	r0, r0, #28
 8004e6c:	9b04      	ldr	r3, [sp, #16]
 8004e6e:	4403      	add	r3, r0
 8004e70:	9304      	str	r3, [sp, #16]
 8004e72:	9b05      	ldr	r3, [sp, #20]
 8004e74:	4403      	add	r3, r0
 8004e76:	4405      	add	r5, r0
 8004e78:	9305      	str	r3, [sp, #20]
 8004e7a:	9b04      	ldr	r3, [sp, #16]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	dd07      	ble.n	8004e90 <_dtoa_r+0x818>
 8004e80:	ee18 1a10 	vmov	r1, s16
 8004e84:	461a      	mov	r2, r3
 8004e86:	4620      	mov	r0, r4
 8004e88:	f000 fc10 	bl	80056ac <__lshift>
 8004e8c:	ee08 0a10 	vmov	s16, r0
 8004e90:	9b05      	ldr	r3, [sp, #20]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	dd05      	ble.n	8004ea2 <_dtoa_r+0x82a>
 8004e96:	4631      	mov	r1, r6
 8004e98:	461a      	mov	r2, r3
 8004e9a:	4620      	mov	r0, r4
 8004e9c:	f000 fc06 	bl	80056ac <__lshift>
 8004ea0:	4606      	mov	r6, r0
 8004ea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d06e      	beq.n	8004f86 <_dtoa_r+0x90e>
 8004ea8:	ee18 0a10 	vmov	r0, s16
 8004eac:	4631      	mov	r1, r6
 8004eae:	f000 fc6d 	bl	800578c <__mcmp>
 8004eb2:	2800      	cmp	r0, #0
 8004eb4:	da67      	bge.n	8004f86 <_dtoa_r+0x90e>
 8004eb6:	9b00      	ldr	r3, [sp, #0]
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	ee18 1a10 	vmov	r1, s16
 8004ebe:	9300      	str	r3, [sp, #0]
 8004ec0:	220a      	movs	r2, #10
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	f000 fa41 	bl	800534c <__multadd>
 8004eca:	9b08      	ldr	r3, [sp, #32]
 8004ecc:	ee08 0a10 	vmov	s16, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 81b1 	beq.w	8005238 <_dtoa_r+0xbc0>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	4639      	mov	r1, r7
 8004eda:	220a      	movs	r2, #10
 8004edc:	4620      	mov	r0, r4
 8004ede:	f000 fa35 	bl	800534c <__multadd>
 8004ee2:	9b02      	ldr	r3, [sp, #8]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	4607      	mov	r7, r0
 8004ee8:	f300 808e 	bgt.w	8005008 <_dtoa_r+0x990>
 8004eec:	9b06      	ldr	r3, [sp, #24]
 8004eee:	2b02      	cmp	r3, #2
 8004ef0:	dc51      	bgt.n	8004f96 <_dtoa_r+0x91e>
 8004ef2:	e089      	b.n	8005008 <_dtoa_r+0x990>
 8004ef4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ef6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004efa:	e74b      	b.n	8004d94 <_dtoa_r+0x71c>
 8004efc:	9b03      	ldr	r3, [sp, #12]
 8004efe:	1e5e      	subs	r6, r3, #1
 8004f00:	9b07      	ldr	r3, [sp, #28]
 8004f02:	42b3      	cmp	r3, r6
 8004f04:	bfbf      	itttt	lt
 8004f06:	9b07      	ldrlt	r3, [sp, #28]
 8004f08:	9607      	strlt	r6, [sp, #28]
 8004f0a:	1af2      	sublt	r2, r6, r3
 8004f0c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004f0e:	bfb6      	itet	lt
 8004f10:	189b      	addlt	r3, r3, r2
 8004f12:	1b9e      	subge	r6, r3, r6
 8004f14:	930a      	strlt	r3, [sp, #40]	; 0x28
 8004f16:	9b03      	ldr	r3, [sp, #12]
 8004f18:	bfb8      	it	lt
 8004f1a:	2600      	movlt	r6, #0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	bfb7      	itett	lt
 8004f20:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8004f24:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8004f28:	1a9d      	sublt	r5, r3, r2
 8004f2a:	2300      	movlt	r3, #0
 8004f2c:	e734      	b.n	8004d98 <_dtoa_r+0x720>
 8004f2e:	9e07      	ldr	r6, [sp, #28]
 8004f30:	9d04      	ldr	r5, [sp, #16]
 8004f32:	9f08      	ldr	r7, [sp, #32]
 8004f34:	e73b      	b.n	8004dae <_dtoa_r+0x736>
 8004f36:	9a07      	ldr	r2, [sp, #28]
 8004f38:	e767      	b.n	8004e0a <_dtoa_r+0x792>
 8004f3a:	9b06      	ldr	r3, [sp, #24]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	dc18      	bgt.n	8004f72 <_dtoa_r+0x8fa>
 8004f40:	f1ba 0f00 	cmp.w	sl, #0
 8004f44:	d115      	bne.n	8004f72 <_dtoa_r+0x8fa>
 8004f46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004f4a:	b993      	cbnz	r3, 8004f72 <_dtoa_r+0x8fa>
 8004f4c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004f50:	0d1b      	lsrs	r3, r3, #20
 8004f52:	051b      	lsls	r3, r3, #20
 8004f54:	b183      	cbz	r3, 8004f78 <_dtoa_r+0x900>
 8004f56:	9b04      	ldr	r3, [sp, #16]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	9304      	str	r3, [sp, #16]
 8004f5c:	9b05      	ldr	r3, [sp, #20]
 8004f5e:	3301      	adds	r3, #1
 8004f60:	9305      	str	r3, [sp, #20]
 8004f62:	f04f 0801 	mov.w	r8, #1
 8004f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f47f af6a 	bne.w	8004e42 <_dtoa_r+0x7ca>
 8004f6e:	2001      	movs	r0, #1
 8004f70:	e76f      	b.n	8004e52 <_dtoa_r+0x7da>
 8004f72:	f04f 0800 	mov.w	r8, #0
 8004f76:	e7f6      	b.n	8004f66 <_dtoa_r+0x8ee>
 8004f78:	4698      	mov	r8, r3
 8004f7a:	e7f4      	b.n	8004f66 <_dtoa_r+0x8ee>
 8004f7c:	f43f af7d 	beq.w	8004e7a <_dtoa_r+0x802>
 8004f80:	4618      	mov	r0, r3
 8004f82:	301c      	adds	r0, #28
 8004f84:	e772      	b.n	8004e6c <_dtoa_r+0x7f4>
 8004f86:	9b03      	ldr	r3, [sp, #12]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	dc37      	bgt.n	8004ffc <_dtoa_r+0x984>
 8004f8c:	9b06      	ldr	r3, [sp, #24]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	dd34      	ble.n	8004ffc <_dtoa_r+0x984>
 8004f92:	9b03      	ldr	r3, [sp, #12]
 8004f94:	9302      	str	r3, [sp, #8]
 8004f96:	9b02      	ldr	r3, [sp, #8]
 8004f98:	b96b      	cbnz	r3, 8004fb6 <_dtoa_r+0x93e>
 8004f9a:	4631      	mov	r1, r6
 8004f9c:	2205      	movs	r2, #5
 8004f9e:	4620      	mov	r0, r4
 8004fa0:	f000 f9d4 	bl	800534c <__multadd>
 8004fa4:	4601      	mov	r1, r0
 8004fa6:	4606      	mov	r6, r0
 8004fa8:	ee18 0a10 	vmov	r0, s16
 8004fac:	f000 fbee 	bl	800578c <__mcmp>
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	f73f adbb 	bgt.w	8004b2c <_dtoa_r+0x4b4>
 8004fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fb8:	9d01      	ldr	r5, [sp, #4]
 8004fba:	43db      	mvns	r3, r3
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	f04f 0800 	mov.w	r8, #0
 8004fc2:	4631      	mov	r1, r6
 8004fc4:	4620      	mov	r0, r4
 8004fc6:	f000 f99f 	bl	8005308 <_Bfree>
 8004fca:	2f00      	cmp	r7, #0
 8004fcc:	f43f aea4 	beq.w	8004d18 <_dtoa_r+0x6a0>
 8004fd0:	f1b8 0f00 	cmp.w	r8, #0
 8004fd4:	d005      	beq.n	8004fe2 <_dtoa_r+0x96a>
 8004fd6:	45b8      	cmp	r8, r7
 8004fd8:	d003      	beq.n	8004fe2 <_dtoa_r+0x96a>
 8004fda:	4641      	mov	r1, r8
 8004fdc:	4620      	mov	r0, r4
 8004fde:	f000 f993 	bl	8005308 <_Bfree>
 8004fe2:	4639      	mov	r1, r7
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	f000 f98f 	bl	8005308 <_Bfree>
 8004fea:	e695      	b.n	8004d18 <_dtoa_r+0x6a0>
 8004fec:	2600      	movs	r6, #0
 8004fee:	4637      	mov	r7, r6
 8004ff0:	e7e1      	b.n	8004fb6 <_dtoa_r+0x93e>
 8004ff2:	9700      	str	r7, [sp, #0]
 8004ff4:	4637      	mov	r7, r6
 8004ff6:	e599      	b.n	8004b2c <_dtoa_r+0x4b4>
 8004ff8:	40240000 	.word	0x40240000
 8004ffc:	9b08      	ldr	r3, [sp, #32]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	f000 80ca 	beq.w	8005198 <_dtoa_r+0xb20>
 8005004:	9b03      	ldr	r3, [sp, #12]
 8005006:	9302      	str	r3, [sp, #8]
 8005008:	2d00      	cmp	r5, #0
 800500a:	dd05      	ble.n	8005018 <_dtoa_r+0x9a0>
 800500c:	4639      	mov	r1, r7
 800500e:	462a      	mov	r2, r5
 8005010:	4620      	mov	r0, r4
 8005012:	f000 fb4b 	bl	80056ac <__lshift>
 8005016:	4607      	mov	r7, r0
 8005018:	f1b8 0f00 	cmp.w	r8, #0
 800501c:	d05b      	beq.n	80050d6 <_dtoa_r+0xa5e>
 800501e:	6879      	ldr	r1, [r7, #4]
 8005020:	4620      	mov	r0, r4
 8005022:	f000 f931 	bl	8005288 <_Balloc>
 8005026:	4605      	mov	r5, r0
 8005028:	b928      	cbnz	r0, 8005036 <_dtoa_r+0x9be>
 800502a:	4b87      	ldr	r3, [pc, #540]	; (8005248 <_dtoa_r+0xbd0>)
 800502c:	4602      	mov	r2, r0
 800502e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005032:	f7ff bb3b 	b.w	80046ac <_dtoa_r+0x34>
 8005036:	693a      	ldr	r2, [r7, #16]
 8005038:	3202      	adds	r2, #2
 800503a:	0092      	lsls	r2, r2, #2
 800503c:	f107 010c 	add.w	r1, r7, #12
 8005040:	300c      	adds	r0, #12
 8005042:	f000 f913 	bl	800526c <memcpy>
 8005046:	2201      	movs	r2, #1
 8005048:	4629      	mov	r1, r5
 800504a:	4620      	mov	r0, r4
 800504c:	f000 fb2e 	bl	80056ac <__lshift>
 8005050:	9b01      	ldr	r3, [sp, #4]
 8005052:	f103 0901 	add.w	r9, r3, #1
 8005056:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800505a:	4413      	add	r3, r2
 800505c:	9305      	str	r3, [sp, #20]
 800505e:	f00a 0301 	and.w	r3, sl, #1
 8005062:	46b8      	mov	r8, r7
 8005064:	9304      	str	r3, [sp, #16]
 8005066:	4607      	mov	r7, r0
 8005068:	4631      	mov	r1, r6
 800506a:	ee18 0a10 	vmov	r0, s16
 800506e:	f7ff fa77 	bl	8004560 <quorem>
 8005072:	4641      	mov	r1, r8
 8005074:	9002      	str	r0, [sp, #8]
 8005076:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800507a:	ee18 0a10 	vmov	r0, s16
 800507e:	f000 fb85 	bl	800578c <__mcmp>
 8005082:	463a      	mov	r2, r7
 8005084:	9003      	str	r0, [sp, #12]
 8005086:	4631      	mov	r1, r6
 8005088:	4620      	mov	r0, r4
 800508a:	f000 fb9b 	bl	80057c4 <__mdiff>
 800508e:	68c2      	ldr	r2, [r0, #12]
 8005090:	f109 3bff 	add.w	fp, r9, #4294967295
 8005094:	4605      	mov	r5, r0
 8005096:	bb02      	cbnz	r2, 80050da <_dtoa_r+0xa62>
 8005098:	4601      	mov	r1, r0
 800509a:	ee18 0a10 	vmov	r0, s16
 800509e:	f000 fb75 	bl	800578c <__mcmp>
 80050a2:	4602      	mov	r2, r0
 80050a4:	4629      	mov	r1, r5
 80050a6:	4620      	mov	r0, r4
 80050a8:	9207      	str	r2, [sp, #28]
 80050aa:	f000 f92d 	bl	8005308 <_Bfree>
 80050ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80050b2:	ea43 0102 	orr.w	r1, r3, r2
 80050b6:	9b04      	ldr	r3, [sp, #16]
 80050b8:	430b      	orrs	r3, r1
 80050ba:	464d      	mov	r5, r9
 80050bc:	d10f      	bne.n	80050de <_dtoa_r+0xa66>
 80050be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80050c2:	d02a      	beq.n	800511a <_dtoa_r+0xaa2>
 80050c4:	9b03      	ldr	r3, [sp, #12]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	dd02      	ble.n	80050d0 <_dtoa_r+0xa58>
 80050ca:	9b02      	ldr	r3, [sp, #8]
 80050cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80050d0:	f88b a000 	strb.w	sl, [fp]
 80050d4:	e775      	b.n	8004fc2 <_dtoa_r+0x94a>
 80050d6:	4638      	mov	r0, r7
 80050d8:	e7ba      	b.n	8005050 <_dtoa_r+0x9d8>
 80050da:	2201      	movs	r2, #1
 80050dc:	e7e2      	b.n	80050a4 <_dtoa_r+0xa2c>
 80050de:	9b03      	ldr	r3, [sp, #12]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	db04      	blt.n	80050ee <_dtoa_r+0xa76>
 80050e4:	9906      	ldr	r1, [sp, #24]
 80050e6:	430b      	orrs	r3, r1
 80050e8:	9904      	ldr	r1, [sp, #16]
 80050ea:	430b      	orrs	r3, r1
 80050ec:	d122      	bne.n	8005134 <_dtoa_r+0xabc>
 80050ee:	2a00      	cmp	r2, #0
 80050f0:	ddee      	ble.n	80050d0 <_dtoa_r+0xa58>
 80050f2:	ee18 1a10 	vmov	r1, s16
 80050f6:	2201      	movs	r2, #1
 80050f8:	4620      	mov	r0, r4
 80050fa:	f000 fad7 	bl	80056ac <__lshift>
 80050fe:	4631      	mov	r1, r6
 8005100:	ee08 0a10 	vmov	s16, r0
 8005104:	f000 fb42 	bl	800578c <__mcmp>
 8005108:	2800      	cmp	r0, #0
 800510a:	dc03      	bgt.n	8005114 <_dtoa_r+0xa9c>
 800510c:	d1e0      	bne.n	80050d0 <_dtoa_r+0xa58>
 800510e:	f01a 0f01 	tst.w	sl, #1
 8005112:	d0dd      	beq.n	80050d0 <_dtoa_r+0xa58>
 8005114:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005118:	d1d7      	bne.n	80050ca <_dtoa_r+0xa52>
 800511a:	2339      	movs	r3, #57	; 0x39
 800511c:	f88b 3000 	strb.w	r3, [fp]
 8005120:	462b      	mov	r3, r5
 8005122:	461d      	mov	r5, r3
 8005124:	3b01      	subs	r3, #1
 8005126:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800512a:	2a39      	cmp	r2, #57	; 0x39
 800512c:	d071      	beq.n	8005212 <_dtoa_r+0xb9a>
 800512e:	3201      	adds	r2, #1
 8005130:	701a      	strb	r2, [r3, #0]
 8005132:	e746      	b.n	8004fc2 <_dtoa_r+0x94a>
 8005134:	2a00      	cmp	r2, #0
 8005136:	dd07      	ble.n	8005148 <_dtoa_r+0xad0>
 8005138:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800513c:	d0ed      	beq.n	800511a <_dtoa_r+0xaa2>
 800513e:	f10a 0301 	add.w	r3, sl, #1
 8005142:	f88b 3000 	strb.w	r3, [fp]
 8005146:	e73c      	b.n	8004fc2 <_dtoa_r+0x94a>
 8005148:	9b05      	ldr	r3, [sp, #20]
 800514a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800514e:	4599      	cmp	r9, r3
 8005150:	d047      	beq.n	80051e2 <_dtoa_r+0xb6a>
 8005152:	ee18 1a10 	vmov	r1, s16
 8005156:	2300      	movs	r3, #0
 8005158:	220a      	movs	r2, #10
 800515a:	4620      	mov	r0, r4
 800515c:	f000 f8f6 	bl	800534c <__multadd>
 8005160:	45b8      	cmp	r8, r7
 8005162:	ee08 0a10 	vmov	s16, r0
 8005166:	f04f 0300 	mov.w	r3, #0
 800516a:	f04f 020a 	mov.w	r2, #10
 800516e:	4641      	mov	r1, r8
 8005170:	4620      	mov	r0, r4
 8005172:	d106      	bne.n	8005182 <_dtoa_r+0xb0a>
 8005174:	f000 f8ea 	bl	800534c <__multadd>
 8005178:	4680      	mov	r8, r0
 800517a:	4607      	mov	r7, r0
 800517c:	f109 0901 	add.w	r9, r9, #1
 8005180:	e772      	b.n	8005068 <_dtoa_r+0x9f0>
 8005182:	f000 f8e3 	bl	800534c <__multadd>
 8005186:	4639      	mov	r1, r7
 8005188:	4680      	mov	r8, r0
 800518a:	2300      	movs	r3, #0
 800518c:	220a      	movs	r2, #10
 800518e:	4620      	mov	r0, r4
 8005190:	f000 f8dc 	bl	800534c <__multadd>
 8005194:	4607      	mov	r7, r0
 8005196:	e7f1      	b.n	800517c <_dtoa_r+0xb04>
 8005198:	9b03      	ldr	r3, [sp, #12]
 800519a:	9302      	str	r3, [sp, #8]
 800519c:	9d01      	ldr	r5, [sp, #4]
 800519e:	ee18 0a10 	vmov	r0, s16
 80051a2:	4631      	mov	r1, r6
 80051a4:	f7ff f9dc 	bl	8004560 <quorem>
 80051a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80051ac:	9b01      	ldr	r3, [sp, #4]
 80051ae:	f805 ab01 	strb.w	sl, [r5], #1
 80051b2:	1aea      	subs	r2, r5, r3
 80051b4:	9b02      	ldr	r3, [sp, #8]
 80051b6:	4293      	cmp	r3, r2
 80051b8:	dd09      	ble.n	80051ce <_dtoa_r+0xb56>
 80051ba:	ee18 1a10 	vmov	r1, s16
 80051be:	2300      	movs	r3, #0
 80051c0:	220a      	movs	r2, #10
 80051c2:	4620      	mov	r0, r4
 80051c4:	f000 f8c2 	bl	800534c <__multadd>
 80051c8:	ee08 0a10 	vmov	s16, r0
 80051cc:	e7e7      	b.n	800519e <_dtoa_r+0xb26>
 80051ce:	9b02      	ldr	r3, [sp, #8]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	bfc8      	it	gt
 80051d4:	461d      	movgt	r5, r3
 80051d6:	9b01      	ldr	r3, [sp, #4]
 80051d8:	bfd8      	it	le
 80051da:	2501      	movle	r5, #1
 80051dc:	441d      	add	r5, r3
 80051de:	f04f 0800 	mov.w	r8, #0
 80051e2:	ee18 1a10 	vmov	r1, s16
 80051e6:	2201      	movs	r2, #1
 80051e8:	4620      	mov	r0, r4
 80051ea:	f000 fa5f 	bl	80056ac <__lshift>
 80051ee:	4631      	mov	r1, r6
 80051f0:	ee08 0a10 	vmov	s16, r0
 80051f4:	f000 faca 	bl	800578c <__mcmp>
 80051f8:	2800      	cmp	r0, #0
 80051fa:	dc91      	bgt.n	8005120 <_dtoa_r+0xaa8>
 80051fc:	d102      	bne.n	8005204 <_dtoa_r+0xb8c>
 80051fe:	f01a 0f01 	tst.w	sl, #1
 8005202:	d18d      	bne.n	8005120 <_dtoa_r+0xaa8>
 8005204:	462b      	mov	r3, r5
 8005206:	461d      	mov	r5, r3
 8005208:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800520c:	2a30      	cmp	r2, #48	; 0x30
 800520e:	d0fa      	beq.n	8005206 <_dtoa_r+0xb8e>
 8005210:	e6d7      	b.n	8004fc2 <_dtoa_r+0x94a>
 8005212:	9a01      	ldr	r2, [sp, #4]
 8005214:	429a      	cmp	r2, r3
 8005216:	d184      	bne.n	8005122 <_dtoa_r+0xaaa>
 8005218:	9b00      	ldr	r3, [sp, #0]
 800521a:	3301      	adds	r3, #1
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	2331      	movs	r3, #49	; 0x31
 8005220:	7013      	strb	r3, [r2, #0]
 8005222:	e6ce      	b.n	8004fc2 <_dtoa_r+0x94a>
 8005224:	4b09      	ldr	r3, [pc, #36]	; (800524c <_dtoa_r+0xbd4>)
 8005226:	f7ff ba95 	b.w	8004754 <_dtoa_r+0xdc>
 800522a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800522c:	2b00      	cmp	r3, #0
 800522e:	f47f aa6e 	bne.w	800470e <_dtoa_r+0x96>
 8005232:	4b07      	ldr	r3, [pc, #28]	; (8005250 <_dtoa_r+0xbd8>)
 8005234:	f7ff ba8e 	b.w	8004754 <_dtoa_r+0xdc>
 8005238:	9b02      	ldr	r3, [sp, #8]
 800523a:	2b00      	cmp	r3, #0
 800523c:	dcae      	bgt.n	800519c <_dtoa_r+0xb24>
 800523e:	9b06      	ldr	r3, [sp, #24]
 8005240:	2b02      	cmp	r3, #2
 8005242:	f73f aea8 	bgt.w	8004f96 <_dtoa_r+0x91e>
 8005246:	e7a9      	b.n	800519c <_dtoa_r+0xb24>
 8005248:	08007ea7 	.word	0x08007ea7
 800524c:	08007e04 	.word	0x08007e04
 8005250:	08007e28 	.word	0x08007e28

08005254 <_localeconv_r>:
 8005254:	4800      	ldr	r0, [pc, #0]	; (8005258 <_localeconv_r+0x4>)
 8005256:	4770      	bx	lr
 8005258:	20000164 	.word	0x20000164

0800525c <malloc>:
 800525c:	4b02      	ldr	r3, [pc, #8]	; (8005268 <malloc+0xc>)
 800525e:	4601      	mov	r1, r0
 8005260:	6818      	ldr	r0, [r3, #0]
 8005262:	f000 bc17 	b.w	8005a94 <_malloc_r>
 8005266:	bf00      	nop
 8005268:	20000010 	.word	0x20000010

0800526c <memcpy>:
 800526c:	440a      	add	r2, r1
 800526e:	4291      	cmp	r1, r2
 8005270:	f100 33ff 	add.w	r3, r0, #4294967295
 8005274:	d100      	bne.n	8005278 <memcpy+0xc>
 8005276:	4770      	bx	lr
 8005278:	b510      	push	{r4, lr}
 800527a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800527e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005282:	4291      	cmp	r1, r2
 8005284:	d1f9      	bne.n	800527a <memcpy+0xe>
 8005286:	bd10      	pop	{r4, pc}

08005288 <_Balloc>:
 8005288:	b570      	push	{r4, r5, r6, lr}
 800528a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800528c:	4604      	mov	r4, r0
 800528e:	460d      	mov	r5, r1
 8005290:	b976      	cbnz	r6, 80052b0 <_Balloc+0x28>
 8005292:	2010      	movs	r0, #16
 8005294:	f7ff ffe2 	bl	800525c <malloc>
 8005298:	4602      	mov	r2, r0
 800529a:	6260      	str	r0, [r4, #36]	; 0x24
 800529c:	b920      	cbnz	r0, 80052a8 <_Balloc+0x20>
 800529e:	4b18      	ldr	r3, [pc, #96]	; (8005300 <_Balloc+0x78>)
 80052a0:	4818      	ldr	r0, [pc, #96]	; (8005304 <_Balloc+0x7c>)
 80052a2:	2166      	movs	r1, #102	; 0x66
 80052a4:	f000 fc7a 	bl	8005b9c <__assert_func>
 80052a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80052ac:	6006      	str	r6, [r0, #0]
 80052ae:	60c6      	str	r6, [r0, #12]
 80052b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80052b2:	68f3      	ldr	r3, [r6, #12]
 80052b4:	b183      	cbz	r3, 80052d8 <_Balloc+0x50>
 80052b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80052be:	b9b8      	cbnz	r0, 80052f0 <_Balloc+0x68>
 80052c0:	2101      	movs	r1, #1
 80052c2:	fa01 f605 	lsl.w	r6, r1, r5
 80052c6:	1d72      	adds	r2, r6, #5
 80052c8:	0092      	lsls	r2, r2, #2
 80052ca:	4620      	mov	r0, r4
 80052cc:	f000 fb60 	bl	8005990 <_calloc_r>
 80052d0:	b160      	cbz	r0, 80052ec <_Balloc+0x64>
 80052d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80052d6:	e00e      	b.n	80052f6 <_Balloc+0x6e>
 80052d8:	2221      	movs	r2, #33	; 0x21
 80052da:	2104      	movs	r1, #4
 80052dc:	4620      	mov	r0, r4
 80052de:	f000 fb57 	bl	8005990 <_calloc_r>
 80052e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052e4:	60f0      	str	r0, [r6, #12]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1e4      	bne.n	80052b6 <_Balloc+0x2e>
 80052ec:	2000      	movs	r0, #0
 80052ee:	bd70      	pop	{r4, r5, r6, pc}
 80052f0:	6802      	ldr	r2, [r0, #0]
 80052f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80052f6:	2300      	movs	r3, #0
 80052f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80052fc:	e7f7      	b.n	80052ee <_Balloc+0x66>
 80052fe:	bf00      	nop
 8005300:	08007e35 	.word	0x08007e35
 8005304:	08007eb8 	.word	0x08007eb8

08005308 <_Bfree>:
 8005308:	b570      	push	{r4, r5, r6, lr}
 800530a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800530c:	4605      	mov	r5, r0
 800530e:	460c      	mov	r4, r1
 8005310:	b976      	cbnz	r6, 8005330 <_Bfree+0x28>
 8005312:	2010      	movs	r0, #16
 8005314:	f7ff ffa2 	bl	800525c <malloc>
 8005318:	4602      	mov	r2, r0
 800531a:	6268      	str	r0, [r5, #36]	; 0x24
 800531c:	b920      	cbnz	r0, 8005328 <_Bfree+0x20>
 800531e:	4b09      	ldr	r3, [pc, #36]	; (8005344 <_Bfree+0x3c>)
 8005320:	4809      	ldr	r0, [pc, #36]	; (8005348 <_Bfree+0x40>)
 8005322:	218a      	movs	r1, #138	; 0x8a
 8005324:	f000 fc3a 	bl	8005b9c <__assert_func>
 8005328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800532c:	6006      	str	r6, [r0, #0]
 800532e:	60c6      	str	r6, [r0, #12]
 8005330:	b13c      	cbz	r4, 8005342 <_Bfree+0x3a>
 8005332:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005334:	6862      	ldr	r2, [r4, #4]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800533c:	6021      	str	r1, [r4, #0]
 800533e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005342:	bd70      	pop	{r4, r5, r6, pc}
 8005344:	08007e35 	.word	0x08007e35
 8005348:	08007eb8 	.word	0x08007eb8

0800534c <__multadd>:
 800534c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005350:	690d      	ldr	r5, [r1, #16]
 8005352:	4607      	mov	r7, r0
 8005354:	460c      	mov	r4, r1
 8005356:	461e      	mov	r6, r3
 8005358:	f101 0c14 	add.w	ip, r1, #20
 800535c:	2000      	movs	r0, #0
 800535e:	f8dc 3000 	ldr.w	r3, [ip]
 8005362:	b299      	uxth	r1, r3
 8005364:	fb02 6101 	mla	r1, r2, r1, r6
 8005368:	0c1e      	lsrs	r6, r3, #16
 800536a:	0c0b      	lsrs	r3, r1, #16
 800536c:	fb02 3306 	mla	r3, r2, r6, r3
 8005370:	b289      	uxth	r1, r1
 8005372:	3001      	adds	r0, #1
 8005374:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005378:	4285      	cmp	r5, r0
 800537a:	f84c 1b04 	str.w	r1, [ip], #4
 800537e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005382:	dcec      	bgt.n	800535e <__multadd+0x12>
 8005384:	b30e      	cbz	r6, 80053ca <__multadd+0x7e>
 8005386:	68a3      	ldr	r3, [r4, #8]
 8005388:	42ab      	cmp	r3, r5
 800538a:	dc19      	bgt.n	80053c0 <__multadd+0x74>
 800538c:	6861      	ldr	r1, [r4, #4]
 800538e:	4638      	mov	r0, r7
 8005390:	3101      	adds	r1, #1
 8005392:	f7ff ff79 	bl	8005288 <_Balloc>
 8005396:	4680      	mov	r8, r0
 8005398:	b928      	cbnz	r0, 80053a6 <__multadd+0x5a>
 800539a:	4602      	mov	r2, r0
 800539c:	4b0c      	ldr	r3, [pc, #48]	; (80053d0 <__multadd+0x84>)
 800539e:	480d      	ldr	r0, [pc, #52]	; (80053d4 <__multadd+0x88>)
 80053a0:	21b5      	movs	r1, #181	; 0xb5
 80053a2:	f000 fbfb 	bl	8005b9c <__assert_func>
 80053a6:	6922      	ldr	r2, [r4, #16]
 80053a8:	3202      	adds	r2, #2
 80053aa:	f104 010c 	add.w	r1, r4, #12
 80053ae:	0092      	lsls	r2, r2, #2
 80053b0:	300c      	adds	r0, #12
 80053b2:	f7ff ff5b 	bl	800526c <memcpy>
 80053b6:	4621      	mov	r1, r4
 80053b8:	4638      	mov	r0, r7
 80053ba:	f7ff ffa5 	bl	8005308 <_Bfree>
 80053be:	4644      	mov	r4, r8
 80053c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80053c4:	3501      	adds	r5, #1
 80053c6:	615e      	str	r6, [r3, #20]
 80053c8:	6125      	str	r5, [r4, #16]
 80053ca:	4620      	mov	r0, r4
 80053cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053d0:	08007ea7 	.word	0x08007ea7
 80053d4:	08007eb8 	.word	0x08007eb8

080053d8 <__hi0bits>:
 80053d8:	0c03      	lsrs	r3, r0, #16
 80053da:	041b      	lsls	r3, r3, #16
 80053dc:	b9d3      	cbnz	r3, 8005414 <__hi0bits+0x3c>
 80053de:	0400      	lsls	r0, r0, #16
 80053e0:	2310      	movs	r3, #16
 80053e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80053e6:	bf04      	itt	eq
 80053e8:	0200      	lsleq	r0, r0, #8
 80053ea:	3308      	addeq	r3, #8
 80053ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80053f0:	bf04      	itt	eq
 80053f2:	0100      	lsleq	r0, r0, #4
 80053f4:	3304      	addeq	r3, #4
 80053f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80053fa:	bf04      	itt	eq
 80053fc:	0080      	lsleq	r0, r0, #2
 80053fe:	3302      	addeq	r3, #2
 8005400:	2800      	cmp	r0, #0
 8005402:	db05      	blt.n	8005410 <__hi0bits+0x38>
 8005404:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005408:	f103 0301 	add.w	r3, r3, #1
 800540c:	bf08      	it	eq
 800540e:	2320      	moveq	r3, #32
 8005410:	4618      	mov	r0, r3
 8005412:	4770      	bx	lr
 8005414:	2300      	movs	r3, #0
 8005416:	e7e4      	b.n	80053e2 <__hi0bits+0xa>

08005418 <__lo0bits>:
 8005418:	6803      	ldr	r3, [r0, #0]
 800541a:	f013 0207 	ands.w	r2, r3, #7
 800541e:	4601      	mov	r1, r0
 8005420:	d00b      	beq.n	800543a <__lo0bits+0x22>
 8005422:	07da      	lsls	r2, r3, #31
 8005424:	d423      	bmi.n	800546e <__lo0bits+0x56>
 8005426:	0798      	lsls	r0, r3, #30
 8005428:	bf49      	itett	mi
 800542a:	085b      	lsrmi	r3, r3, #1
 800542c:	089b      	lsrpl	r3, r3, #2
 800542e:	2001      	movmi	r0, #1
 8005430:	600b      	strmi	r3, [r1, #0]
 8005432:	bf5c      	itt	pl
 8005434:	600b      	strpl	r3, [r1, #0]
 8005436:	2002      	movpl	r0, #2
 8005438:	4770      	bx	lr
 800543a:	b298      	uxth	r0, r3
 800543c:	b9a8      	cbnz	r0, 800546a <__lo0bits+0x52>
 800543e:	0c1b      	lsrs	r3, r3, #16
 8005440:	2010      	movs	r0, #16
 8005442:	b2da      	uxtb	r2, r3
 8005444:	b90a      	cbnz	r2, 800544a <__lo0bits+0x32>
 8005446:	3008      	adds	r0, #8
 8005448:	0a1b      	lsrs	r3, r3, #8
 800544a:	071a      	lsls	r2, r3, #28
 800544c:	bf04      	itt	eq
 800544e:	091b      	lsreq	r3, r3, #4
 8005450:	3004      	addeq	r0, #4
 8005452:	079a      	lsls	r2, r3, #30
 8005454:	bf04      	itt	eq
 8005456:	089b      	lsreq	r3, r3, #2
 8005458:	3002      	addeq	r0, #2
 800545a:	07da      	lsls	r2, r3, #31
 800545c:	d403      	bmi.n	8005466 <__lo0bits+0x4e>
 800545e:	085b      	lsrs	r3, r3, #1
 8005460:	f100 0001 	add.w	r0, r0, #1
 8005464:	d005      	beq.n	8005472 <__lo0bits+0x5a>
 8005466:	600b      	str	r3, [r1, #0]
 8005468:	4770      	bx	lr
 800546a:	4610      	mov	r0, r2
 800546c:	e7e9      	b.n	8005442 <__lo0bits+0x2a>
 800546e:	2000      	movs	r0, #0
 8005470:	4770      	bx	lr
 8005472:	2020      	movs	r0, #32
 8005474:	4770      	bx	lr
	...

08005478 <__i2b>:
 8005478:	b510      	push	{r4, lr}
 800547a:	460c      	mov	r4, r1
 800547c:	2101      	movs	r1, #1
 800547e:	f7ff ff03 	bl	8005288 <_Balloc>
 8005482:	4602      	mov	r2, r0
 8005484:	b928      	cbnz	r0, 8005492 <__i2b+0x1a>
 8005486:	4b05      	ldr	r3, [pc, #20]	; (800549c <__i2b+0x24>)
 8005488:	4805      	ldr	r0, [pc, #20]	; (80054a0 <__i2b+0x28>)
 800548a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800548e:	f000 fb85 	bl	8005b9c <__assert_func>
 8005492:	2301      	movs	r3, #1
 8005494:	6144      	str	r4, [r0, #20]
 8005496:	6103      	str	r3, [r0, #16]
 8005498:	bd10      	pop	{r4, pc}
 800549a:	bf00      	nop
 800549c:	08007ea7 	.word	0x08007ea7
 80054a0:	08007eb8 	.word	0x08007eb8

080054a4 <__multiply>:
 80054a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a8:	4691      	mov	r9, r2
 80054aa:	690a      	ldr	r2, [r1, #16]
 80054ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	bfb8      	it	lt
 80054b4:	460b      	movlt	r3, r1
 80054b6:	460c      	mov	r4, r1
 80054b8:	bfbc      	itt	lt
 80054ba:	464c      	movlt	r4, r9
 80054bc:	4699      	movlt	r9, r3
 80054be:	6927      	ldr	r7, [r4, #16]
 80054c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80054c4:	68a3      	ldr	r3, [r4, #8]
 80054c6:	6861      	ldr	r1, [r4, #4]
 80054c8:	eb07 060a 	add.w	r6, r7, sl
 80054cc:	42b3      	cmp	r3, r6
 80054ce:	b085      	sub	sp, #20
 80054d0:	bfb8      	it	lt
 80054d2:	3101      	addlt	r1, #1
 80054d4:	f7ff fed8 	bl	8005288 <_Balloc>
 80054d8:	b930      	cbnz	r0, 80054e8 <__multiply+0x44>
 80054da:	4602      	mov	r2, r0
 80054dc:	4b44      	ldr	r3, [pc, #272]	; (80055f0 <__multiply+0x14c>)
 80054de:	4845      	ldr	r0, [pc, #276]	; (80055f4 <__multiply+0x150>)
 80054e0:	f240 115d 	movw	r1, #349	; 0x15d
 80054e4:	f000 fb5a 	bl	8005b9c <__assert_func>
 80054e8:	f100 0514 	add.w	r5, r0, #20
 80054ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80054f0:	462b      	mov	r3, r5
 80054f2:	2200      	movs	r2, #0
 80054f4:	4543      	cmp	r3, r8
 80054f6:	d321      	bcc.n	800553c <__multiply+0x98>
 80054f8:	f104 0314 	add.w	r3, r4, #20
 80054fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005500:	f109 0314 	add.w	r3, r9, #20
 8005504:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005508:	9202      	str	r2, [sp, #8]
 800550a:	1b3a      	subs	r2, r7, r4
 800550c:	3a15      	subs	r2, #21
 800550e:	f022 0203 	bic.w	r2, r2, #3
 8005512:	3204      	adds	r2, #4
 8005514:	f104 0115 	add.w	r1, r4, #21
 8005518:	428f      	cmp	r7, r1
 800551a:	bf38      	it	cc
 800551c:	2204      	movcc	r2, #4
 800551e:	9201      	str	r2, [sp, #4]
 8005520:	9a02      	ldr	r2, [sp, #8]
 8005522:	9303      	str	r3, [sp, #12]
 8005524:	429a      	cmp	r2, r3
 8005526:	d80c      	bhi.n	8005542 <__multiply+0x9e>
 8005528:	2e00      	cmp	r6, #0
 800552a:	dd03      	ble.n	8005534 <__multiply+0x90>
 800552c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005530:	2b00      	cmp	r3, #0
 8005532:	d05a      	beq.n	80055ea <__multiply+0x146>
 8005534:	6106      	str	r6, [r0, #16]
 8005536:	b005      	add	sp, #20
 8005538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800553c:	f843 2b04 	str.w	r2, [r3], #4
 8005540:	e7d8      	b.n	80054f4 <__multiply+0x50>
 8005542:	f8b3 a000 	ldrh.w	sl, [r3]
 8005546:	f1ba 0f00 	cmp.w	sl, #0
 800554a:	d024      	beq.n	8005596 <__multiply+0xf2>
 800554c:	f104 0e14 	add.w	lr, r4, #20
 8005550:	46a9      	mov	r9, r5
 8005552:	f04f 0c00 	mov.w	ip, #0
 8005556:	f85e 2b04 	ldr.w	r2, [lr], #4
 800555a:	f8d9 1000 	ldr.w	r1, [r9]
 800555e:	fa1f fb82 	uxth.w	fp, r2
 8005562:	b289      	uxth	r1, r1
 8005564:	fb0a 110b 	mla	r1, sl, fp, r1
 8005568:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800556c:	f8d9 2000 	ldr.w	r2, [r9]
 8005570:	4461      	add	r1, ip
 8005572:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005576:	fb0a c20b 	mla	r2, sl, fp, ip
 800557a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800557e:	b289      	uxth	r1, r1
 8005580:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005584:	4577      	cmp	r7, lr
 8005586:	f849 1b04 	str.w	r1, [r9], #4
 800558a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800558e:	d8e2      	bhi.n	8005556 <__multiply+0xb2>
 8005590:	9a01      	ldr	r2, [sp, #4]
 8005592:	f845 c002 	str.w	ip, [r5, r2]
 8005596:	9a03      	ldr	r2, [sp, #12]
 8005598:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800559c:	3304      	adds	r3, #4
 800559e:	f1b9 0f00 	cmp.w	r9, #0
 80055a2:	d020      	beq.n	80055e6 <__multiply+0x142>
 80055a4:	6829      	ldr	r1, [r5, #0]
 80055a6:	f104 0c14 	add.w	ip, r4, #20
 80055aa:	46ae      	mov	lr, r5
 80055ac:	f04f 0a00 	mov.w	sl, #0
 80055b0:	f8bc b000 	ldrh.w	fp, [ip]
 80055b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80055b8:	fb09 220b 	mla	r2, r9, fp, r2
 80055bc:	4492      	add	sl, r2
 80055be:	b289      	uxth	r1, r1
 80055c0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80055c4:	f84e 1b04 	str.w	r1, [lr], #4
 80055c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80055cc:	f8be 1000 	ldrh.w	r1, [lr]
 80055d0:	0c12      	lsrs	r2, r2, #16
 80055d2:	fb09 1102 	mla	r1, r9, r2, r1
 80055d6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80055da:	4567      	cmp	r7, ip
 80055dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80055e0:	d8e6      	bhi.n	80055b0 <__multiply+0x10c>
 80055e2:	9a01      	ldr	r2, [sp, #4]
 80055e4:	50a9      	str	r1, [r5, r2]
 80055e6:	3504      	adds	r5, #4
 80055e8:	e79a      	b.n	8005520 <__multiply+0x7c>
 80055ea:	3e01      	subs	r6, #1
 80055ec:	e79c      	b.n	8005528 <__multiply+0x84>
 80055ee:	bf00      	nop
 80055f0:	08007ea7 	.word	0x08007ea7
 80055f4:	08007eb8 	.word	0x08007eb8

080055f8 <__pow5mult>:
 80055f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055fc:	4615      	mov	r5, r2
 80055fe:	f012 0203 	ands.w	r2, r2, #3
 8005602:	4606      	mov	r6, r0
 8005604:	460f      	mov	r7, r1
 8005606:	d007      	beq.n	8005618 <__pow5mult+0x20>
 8005608:	4c25      	ldr	r4, [pc, #148]	; (80056a0 <__pow5mult+0xa8>)
 800560a:	3a01      	subs	r2, #1
 800560c:	2300      	movs	r3, #0
 800560e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005612:	f7ff fe9b 	bl	800534c <__multadd>
 8005616:	4607      	mov	r7, r0
 8005618:	10ad      	asrs	r5, r5, #2
 800561a:	d03d      	beq.n	8005698 <__pow5mult+0xa0>
 800561c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800561e:	b97c      	cbnz	r4, 8005640 <__pow5mult+0x48>
 8005620:	2010      	movs	r0, #16
 8005622:	f7ff fe1b 	bl	800525c <malloc>
 8005626:	4602      	mov	r2, r0
 8005628:	6270      	str	r0, [r6, #36]	; 0x24
 800562a:	b928      	cbnz	r0, 8005638 <__pow5mult+0x40>
 800562c:	4b1d      	ldr	r3, [pc, #116]	; (80056a4 <__pow5mult+0xac>)
 800562e:	481e      	ldr	r0, [pc, #120]	; (80056a8 <__pow5mult+0xb0>)
 8005630:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005634:	f000 fab2 	bl	8005b9c <__assert_func>
 8005638:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800563c:	6004      	str	r4, [r0, #0]
 800563e:	60c4      	str	r4, [r0, #12]
 8005640:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005644:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005648:	b94c      	cbnz	r4, 800565e <__pow5mult+0x66>
 800564a:	f240 2171 	movw	r1, #625	; 0x271
 800564e:	4630      	mov	r0, r6
 8005650:	f7ff ff12 	bl	8005478 <__i2b>
 8005654:	2300      	movs	r3, #0
 8005656:	f8c8 0008 	str.w	r0, [r8, #8]
 800565a:	4604      	mov	r4, r0
 800565c:	6003      	str	r3, [r0, #0]
 800565e:	f04f 0900 	mov.w	r9, #0
 8005662:	07eb      	lsls	r3, r5, #31
 8005664:	d50a      	bpl.n	800567c <__pow5mult+0x84>
 8005666:	4639      	mov	r1, r7
 8005668:	4622      	mov	r2, r4
 800566a:	4630      	mov	r0, r6
 800566c:	f7ff ff1a 	bl	80054a4 <__multiply>
 8005670:	4639      	mov	r1, r7
 8005672:	4680      	mov	r8, r0
 8005674:	4630      	mov	r0, r6
 8005676:	f7ff fe47 	bl	8005308 <_Bfree>
 800567a:	4647      	mov	r7, r8
 800567c:	106d      	asrs	r5, r5, #1
 800567e:	d00b      	beq.n	8005698 <__pow5mult+0xa0>
 8005680:	6820      	ldr	r0, [r4, #0]
 8005682:	b938      	cbnz	r0, 8005694 <__pow5mult+0x9c>
 8005684:	4622      	mov	r2, r4
 8005686:	4621      	mov	r1, r4
 8005688:	4630      	mov	r0, r6
 800568a:	f7ff ff0b 	bl	80054a4 <__multiply>
 800568e:	6020      	str	r0, [r4, #0]
 8005690:	f8c0 9000 	str.w	r9, [r0]
 8005694:	4604      	mov	r4, r0
 8005696:	e7e4      	b.n	8005662 <__pow5mult+0x6a>
 8005698:	4638      	mov	r0, r7
 800569a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800569e:	bf00      	nop
 80056a0:	08008008 	.word	0x08008008
 80056a4:	08007e35 	.word	0x08007e35
 80056a8:	08007eb8 	.word	0x08007eb8

080056ac <__lshift>:
 80056ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056b0:	460c      	mov	r4, r1
 80056b2:	6849      	ldr	r1, [r1, #4]
 80056b4:	6923      	ldr	r3, [r4, #16]
 80056b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80056ba:	68a3      	ldr	r3, [r4, #8]
 80056bc:	4607      	mov	r7, r0
 80056be:	4691      	mov	r9, r2
 80056c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80056c4:	f108 0601 	add.w	r6, r8, #1
 80056c8:	42b3      	cmp	r3, r6
 80056ca:	db0b      	blt.n	80056e4 <__lshift+0x38>
 80056cc:	4638      	mov	r0, r7
 80056ce:	f7ff fddb 	bl	8005288 <_Balloc>
 80056d2:	4605      	mov	r5, r0
 80056d4:	b948      	cbnz	r0, 80056ea <__lshift+0x3e>
 80056d6:	4602      	mov	r2, r0
 80056d8:	4b2a      	ldr	r3, [pc, #168]	; (8005784 <__lshift+0xd8>)
 80056da:	482b      	ldr	r0, [pc, #172]	; (8005788 <__lshift+0xdc>)
 80056dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80056e0:	f000 fa5c 	bl	8005b9c <__assert_func>
 80056e4:	3101      	adds	r1, #1
 80056e6:	005b      	lsls	r3, r3, #1
 80056e8:	e7ee      	b.n	80056c8 <__lshift+0x1c>
 80056ea:	2300      	movs	r3, #0
 80056ec:	f100 0114 	add.w	r1, r0, #20
 80056f0:	f100 0210 	add.w	r2, r0, #16
 80056f4:	4618      	mov	r0, r3
 80056f6:	4553      	cmp	r3, sl
 80056f8:	db37      	blt.n	800576a <__lshift+0xbe>
 80056fa:	6920      	ldr	r0, [r4, #16]
 80056fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005700:	f104 0314 	add.w	r3, r4, #20
 8005704:	f019 091f 	ands.w	r9, r9, #31
 8005708:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800570c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005710:	d02f      	beq.n	8005772 <__lshift+0xc6>
 8005712:	f1c9 0e20 	rsb	lr, r9, #32
 8005716:	468a      	mov	sl, r1
 8005718:	f04f 0c00 	mov.w	ip, #0
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	fa02 f209 	lsl.w	r2, r2, r9
 8005722:	ea42 020c 	orr.w	r2, r2, ip
 8005726:	f84a 2b04 	str.w	r2, [sl], #4
 800572a:	f853 2b04 	ldr.w	r2, [r3], #4
 800572e:	4298      	cmp	r0, r3
 8005730:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005734:	d8f2      	bhi.n	800571c <__lshift+0x70>
 8005736:	1b03      	subs	r3, r0, r4
 8005738:	3b15      	subs	r3, #21
 800573a:	f023 0303 	bic.w	r3, r3, #3
 800573e:	3304      	adds	r3, #4
 8005740:	f104 0215 	add.w	r2, r4, #21
 8005744:	4290      	cmp	r0, r2
 8005746:	bf38      	it	cc
 8005748:	2304      	movcc	r3, #4
 800574a:	f841 c003 	str.w	ip, [r1, r3]
 800574e:	f1bc 0f00 	cmp.w	ip, #0
 8005752:	d001      	beq.n	8005758 <__lshift+0xac>
 8005754:	f108 0602 	add.w	r6, r8, #2
 8005758:	3e01      	subs	r6, #1
 800575a:	4638      	mov	r0, r7
 800575c:	612e      	str	r6, [r5, #16]
 800575e:	4621      	mov	r1, r4
 8005760:	f7ff fdd2 	bl	8005308 <_Bfree>
 8005764:	4628      	mov	r0, r5
 8005766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800576a:	f842 0f04 	str.w	r0, [r2, #4]!
 800576e:	3301      	adds	r3, #1
 8005770:	e7c1      	b.n	80056f6 <__lshift+0x4a>
 8005772:	3904      	subs	r1, #4
 8005774:	f853 2b04 	ldr.w	r2, [r3], #4
 8005778:	f841 2f04 	str.w	r2, [r1, #4]!
 800577c:	4298      	cmp	r0, r3
 800577e:	d8f9      	bhi.n	8005774 <__lshift+0xc8>
 8005780:	e7ea      	b.n	8005758 <__lshift+0xac>
 8005782:	bf00      	nop
 8005784:	08007ea7 	.word	0x08007ea7
 8005788:	08007eb8 	.word	0x08007eb8

0800578c <__mcmp>:
 800578c:	b530      	push	{r4, r5, lr}
 800578e:	6902      	ldr	r2, [r0, #16]
 8005790:	690c      	ldr	r4, [r1, #16]
 8005792:	1b12      	subs	r2, r2, r4
 8005794:	d10e      	bne.n	80057b4 <__mcmp+0x28>
 8005796:	f100 0314 	add.w	r3, r0, #20
 800579a:	3114      	adds	r1, #20
 800579c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80057a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80057a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80057a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80057ac:	42a5      	cmp	r5, r4
 80057ae:	d003      	beq.n	80057b8 <__mcmp+0x2c>
 80057b0:	d305      	bcc.n	80057be <__mcmp+0x32>
 80057b2:	2201      	movs	r2, #1
 80057b4:	4610      	mov	r0, r2
 80057b6:	bd30      	pop	{r4, r5, pc}
 80057b8:	4283      	cmp	r3, r0
 80057ba:	d3f3      	bcc.n	80057a4 <__mcmp+0x18>
 80057bc:	e7fa      	b.n	80057b4 <__mcmp+0x28>
 80057be:	f04f 32ff 	mov.w	r2, #4294967295
 80057c2:	e7f7      	b.n	80057b4 <__mcmp+0x28>

080057c4 <__mdiff>:
 80057c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057c8:	460c      	mov	r4, r1
 80057ca:	4606      	mov	r6, r0
 80057cc:	4611      	mov	r1, r2
 80057ce:	4620      	mov	r0, r4
 80057d0:	4690      	mov	r8, r2
 80057d2:	f7ff ffdb 	bl	800578c <__mcmp>
 80057d6:	1e05      	subs	r5, r0, #0
 80057d8:	d110      	bne.n	80057fc <__mdiff+0x38>
 80057da:	4629      	mov	r1, r5
 80057dc:	4630      	mov	r0, r6
 80057de:	f7ff fd53 	bl	8005288 <_Balloc>
 80057e2:	b930      	cbnz	r0, 80057f2 <__mdiff+0x2e>
 80057e4:	4b3a      	ldr	r3, [pc, #232]	; (80058d0 <__mdiff+0x10c>)
 80057e6:	4602      	mov	r2, r0
 80057e8:	f240 2132 	movw	r1, #562	; 0x232
 80057ec:	4839      	ldr	r0, [pc, #228]	; (80058d4 <__mdiff+0x110>)
 80057ee:	f000 f9d5 	bl	8005b9c <__assert_func>
 80057f2:	2301      	movs	r3, #1
 80057f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80057f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057fc:	bfa4      	itt	ge
 80057fe:	4643      	movge	r3, r8
 8005800:	46a0      	movge	r8, r4
 8005802:	4630      	mov	r0, r6
 8005804:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005808:	bfa6      	itte	ge
 800580a:	461c      	movge	r4, r3
 800580c:	2500      	movge	r5, #0
 800580e:	2501      	movlt	r5, #1
 8005810:	f7ff fd3a 	bl	8005288 <_Balloc>
 8005814:	b920      	cbnz	r0, 8005820 <__mdiff+0x5c>
 8005816:	4b2e      	ldr	r3, [pc, #184]	; (80058d0 <__mdiff+0x10c>)
 8005818:	4602      	mov	r2, r0
 800581a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800581e:	e7e5      	b.n	80057ec <__mdiff+0x28>
 8005820:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005824:	6926      	ldr	r6, [r4, #16]
 8005826:	60c5      	str	r5, [r0, #12]
 8005828:	f104 0914 	add.w	r9, r4, #20
 800582c:	f108 0514 	add.w	r5, r8, #20
 8005830:	f100 0e14 	add.w	lr, r0, #20
 8005834:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005838:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800583c:	f108 0210 	add.w	r2, r8, #16
 8005840:	46f2      	mov	sl, lr
 8005842:	2100      	movs	r1, #0
 8005844:	f859 3b04 	ldr.w	r3, [r9], #4
 8005848:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800584c:	fa1f f883 	uxth.w	r8, r3
 8005850:	fa11 f18b 	uxtah	r1, r1, fp
 8005854:	0c1b      	lsrs	r3, r3, #16
 8005856:	eba1 0808 	sub.w	r8, r1, r8
 800585a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800585e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005862:	fa1f f888 	uxth.w	r8, r8
 8005866:	1419      	asrs	r1, r3, #16
 8005868:	454e      	cmp	r6, r9
 800586a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800586e:	f84a 3b04 	str.w	r3, [sl], #4
 8005872:	d8e7      	bhi.n	8005844 <__mdiff+0x80>
 8005874:	1b33      	subs	r3, r6, r4
 8005876:	3b15      	subs	r3, #21
 8005878:	f023 0303 	bic.w	r3, r3, #3
 800587c:	3304      	adds	r3, #4
 800587e:	3415      	adds	r4, #21
 8005880:	42a6      	cmp	r6, r4
 8005882:	bf38      	it	cc
 8005884:	2304      	movcc	r3, #4
 8005886:	441d      	add	r5, r3
 8005888:	4473      	add	r3, lr
 800588a:	469e      	mov	lr, r3
 800588c:	462e      	mov	r6, r5
 800588e:	4566      	cmp	r6, ip
 8005890:	d30e      	bcc.n	80058b0 <__mdiff+0xec>
 8005892:	f10c 0203 	add.w	r2, ip, #3
 8005896:	1b52      	subs	r2, r2, r5
 8005898:	f022 0203 	bic.w	r2, r2, #3
 800589c:	3d03      	subs	r5, #3
 800589e:	45ac      	cmp	ip, r5
 80058a0:	bf38      	it	cc
 80058a2:	2200      	movcc	r2, #0
 80058a4:	441a      	add	r2, r3
 80058a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80058aa:	b17b      	cbz	r3, 80058cc <__mdiff+0x108>
 80058ac:	6107      	str	r7, [r0, #16]
 80058ae:	e7a3      	b.n	80057f8 <__mdiff+0x34>
 80058b0:	f856 8b04 	ldr.w	r8, [r6], #4
 80058b4:	fa11 f288 	uxtah	r2, r1, r8
 80058b8:	1414      	asrs	r4, r2, #16
 80058ba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80058be:	b292      	uxth	r2, r2
 80058c0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80058c4:	f84e 2b04 	str.w	r2, [lr], #4
 80058c8:	1421      	asrs	r1, r4, #16
 80058ca:	e7e0      	b.n	800588e <__mdiff+0xca>
 80058cc:	3f01      	subs	r7, #1
 80058ce:	e7ea      	b.n	80058a6 <__mdiff+0xe2>
 80058d0:	08007ea7 	.word	0x08007ea7
 80058d4:	08007eb8 	.word	0x08007eb8

080058d8 <__d2b>:
 80058d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80058dc:	4689      	mov	r9, r1
 80058de:	2101      	movs	r1, #1
 80058e0:	ec57 6b10 	vmov	r6, r7, d0
 80058e4:	4690      	mov	r8, r2
 80058e6:	f7ff fccf 	bl	8005288 <_Balloc>
 80058ea:	4604      	mov	r4, r0
 80058ec:	b930      	cbnz	r0, 80058fc <__d2b+0x24>
 80058ee:	4602      	mov	r2, r0
 80058f0:	4b25      	ldr	r3, [pc, #148]	; (8005988 <__d2b+0xb0>)
 80058f2:	4826      	ldr	r0, [pc, #152]	; (800598c <__d2b+0xb4>)
 80058f4:	f240 310a 	movw	r1, #778	; 0x30a
 80058f8:	f000 f950 	bl	8005b9c <__assert_func>
 80058fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005900:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005904:	bb35      	cbnz	r5, 8005954 <__d2b+0x7c>
 8005906:	2e00      	cmp	r6, #0
 8005908:	9301      	str	r3, [sp, #4]
 800590a:	d028      	beq.n	800595e <__d2b+0x86>
 800590c:	4668      	mov	r0, sp
 800590e:	9600      	str	r6, [sp, #0]
 8005910:	f7ff fd82 	bl	8005418 <__lo0bits>
 8005914:	9900      	ldr	r1, [sp, #0]
 8005916:	b300      	cbz	r0, 800595a <__d2b+0x82>
 8005918:	9a01      	ldr	r2, [sp, #4]
 800591a:	f1c0 0320 	rsb	r3, r0, #32
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	430b      	orrs	r3, r1
 8005924:	40c2      	lsrs	r2, r0
 8005926:	6163      	str	r3, [r4, #20]
 8005928:	9201      	str	r2, [sp, #4]
 800592a:	9b01      	ldr	r3, [sp, #4]
 800592c:	61a3      	str	r3, [r4, #24]
 800592e:	2b00      	cmp	r3, #0
 8005930:	bf14      	ite	ne
 8005932:	2202      	movne	r2, #2
 8005934:	2201      	moveq	r2, #1
 8005936:	6122      	str	r2, [r4, #16]
 8005938:	b1d5      	cbz	r5, 8005970 <__d2b+0x98>
 800593a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800593e:	4405      	add	r5, r0
 8005940:	f8c9 5000 	str.w	r5, [r9]
 8005944:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005948:	f8c8 0000 	str.w	r0, [r8]
 800594c:	4620      	mov	r0, r4
 800594e:	b003      	add	sp, #12
 8005950:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005954:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005958:	e7d5      	b.n	8005906 <__d2b+0x2e>
 800595a:	6161      	str	r1, [r4, #20]
 800595c:	e7e5      	b.n	800592a <__d2b+0x52>
 800595e:	a801      	add	r0, sp, #4
 8005960:	f7ff fd5a 	bl	8005418 <__lo0bits>
 8005964:	9b01      	ldr	r3, [sp, #4]
 8005966:	6163      	str	r3, [r4, #20]
 8005968:	2201      	movs	r2, #1
 800596a:	6122      	str	r2, [r4, #16]
 800596c:	3020      	adds	r0, #32
 800596e:	e7e3      	b.n	8005938 <__d2b+0x60>
 8005970:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005974:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005978:	f8c9 0000 	str.w	r0, [r9]
 800597c:	6918      	ldr	r0, [r3, #16]
 800597e:	f7ff fd2b 	bl	80053d8 <__hi0bits>
 8005982:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005986:	e7df      	b.n	8005948 <__d2b+0x70>
 8005988:	08007ea7 	.word	0x08007ea7
 800598c:	08007eb8 	.word	0x08007eb8

08005990 <_calloc_r>:
 8005990:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005992:	fba1 2402 	umull	r2, r4, r1, r2
 8005996:	b94c      	cbnz	r4, 80059ac <_calloc_r+0x1c>
 8005998:	4611      	mov	r1, r2
 800599a:	9201      	str	r2, [sp, #4]
 800599c:	f000 f87a 	bl	8005a94 <_malloc_r>
 80059a0:	9a01      	ldr	r2, [sp, #4]
 80059a2:	4605      	mov	r5, r0
 80059a4:	b930      	cbnz	r0, 80059b4 <_calloc_r+0x24>
 80059a6:	4628      	mov	r0, r5
 80059a8:	b003      	add	sp, #12
 80059aa:	bd30      	pop	{r4, r5, pc}
 80059ac:	220c      	movs	r2, #12
 80059ae:	6002      	str	r2, [r0, #0]
 80059b0:	2500      	movs	r5, #0
 80059b2:	e7f8      	b.n	80059a6 <_calloc_r+0x16>
 80059b4:	4621      	mov	r1, r4
 80059b6:	f7fe f961 	bl	8003c7c <memset>
 80059ba:	e7f4      	b.n	80059a6 <_calloc_r+0x16>

080059bc <_free_r>:
 80059bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059be:	2900      	cmp	r1, #0
 80059c0:	d044      	beq.n	8005a4c <_free_r+0x90>
 80059c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059c6:	9001      	str	r0, [sp, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f1a1 0404 	sub.w	r4, r1, #4
 80059ce:	bfb8      	it	lt
 80059d0:	18e4      	addlt	r4, r4, r3
 80059d2:	f000 f925 	bl	8005c20 <__malloc_lock>
 80059d6:	4a1e      	ldr	r2, [pc, #120]	; (8005a50 <_free_r+0x94>)
 80059d8:	9801      	ldr	r0, [sp, #4]
 80059da:	6813      	ldr	r3, [r2, #0]
 80059dc:	b933      	cbnz	r3, 80059ec <_free_r+0x30>
 80059de:	6063      	str	r3, [r4, #4]
 80059e0:	6014      	str	r4, [r2, #0]
 80059e2:	b003      	add	sp, #12
 80059e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059e8:	f000 b920 	b.w	8005c2c <__malloc_unlock>
 80059ec:	42a3      	cmp	r3, r4
 80059ee:	d908      	bls.n	8005a02 <_free_r+0x46>
 80059f0:	6825      	ldr	r5, [r4, #0]
 80059f2:	1961      	adds	r1, r4, r5
 80059f4:	428b      	cmp	r3, r1
 80059f6:	bf01      	itttt	eq
 80059f8:	6819      	ldreq	r1, [r3, #0]
 80059fa:	685b      	ldreq	r3, [r3, #4]
 80059fc:	1949      	addeq	r1, r1, r5
 80059fe:	6021      	streq	r1, [r4, #0]
 8005a00:	e7ed      	b.n	80059de <_free_r+0x22>
 8005a02:	461a      	mov	r2, r3
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	b10b      	cbz	r3, 8005a0c <_free_r+0x50>
 8005a08:	42a3      	cmp	r3, r4
 8005a0a:	d9fa      	bls.n	8005a02 <_free_r+0x46>
 8005a0c:	6811      	ldr	r1, [r2, #0]
 8005a0e:	1855      	adds	r5, r2, r1
 8005a10:	42a5      	cmp	r5, r4
 8005a12:	d10b      	bne.n	8005a2c <_free_r+0x70>
 8005a14:	6824      	ldr	r4, [r4, #0]
 8005a16:	4421      	add	r1, r4
 8005a18:	1854      	adds	r4, r2, r1
 8005a1a:	42a3      	cmp	r3, r4
 8005a1c:	6011      	str	r1, [r2, #0]
 8005a1e:	d1e0      	bne.n	80059e2 <_free_r+0x26>
 8005a20:	681c      	ldr	r4, [r3, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	6053      	str	r3, [r2, #4]
 8005a26:	4421      	add	r1, r4
 8005a28:	6011      	str	r1, [r2, #0]
 8005a2a:	e7da      	b.n	80059e2 <_free_r+0x26>
 8005a2c:	d902      	bls.n	8005a34 <_free_r+0x78>
 8005a2e:	230c      	movs	r3, #12
 8005a30:	6003      	str	r3, [r0, #0]
 8005a32:	e7d6      	b.n	80059e2 <_free_r+0x26>
 8005a34:	6825      	ldr	r5, [r4, #0]
 8005a36:	1961      	adds	r1, r4, r5
 8005a38:	428b      	cmp	r3, r1
 8005a3a:	bf04      	itt	eq
 8005a3c:	6819      	ldreq	r1, [r3, #0]
 8005a3e:	685b      	ldreq	r3, [r3, #4]
 8005a40:	6063      	str	r3, [r4, #4]
 8005a42:	bf04      	itt	eq
 8005a44:	1949      	addeq	r1, r1, r5
 8005a46:	6021      	streq	r1, [r4, #0]
 8005a48:	6054      	str	r4, [r2, #4]
 8005a4a:	e7ca      	b.n	80059e2 <_free_r+0x26>
 8005a4c:	b003      	add	sp, #12
 8005a4e:	bd30      	pop	{r4, r5, pc}
 8005a50:	20000230 	.word	0x20000230

08005a54 <sbrk_aligned>:
 8005a54:	b570      	push	{r4, r5, r6, lr}
 8005a56:	4e0e      	ldr	r6, [pc, #56]	; (8005a90 <sbrk_aligned+0x3c>)
 8005a58:	460c      	mov	r4, r1
 8005a5a:	6831      	ldr	r1, [r6, #0]
 8005a5c:	4605      	mov	r5, r0
 8005a5e:	b911      	cbnz	r1, 8005a66 <sbrk_aligned+0x12>
 8005a60:	f000 f88c 	bl	8005b7c <_sbrk_r>
 8005a64:	6030      	str	r0, [r6, #0]
 8005a66:	4621      	mov	r1, r4
 8005a68:	4628      	mov	r0, r5
 8005a6a:	f000 f887 	bl	8005b7c <_sbrk_r>
 8005a6e:	1c43      	adds	r3, r0, #1
 8005a70:	d00a      	beq.n	8005a88 <sbrk_aligned+0x34>
 8005a72:	1cc4      	adds	r4, r0, #3
 8005a74:	f024 0403 	bic.w	r4, r4, #3
 8005a78:	42a0      	cmp	r0, r4
 8005a7a:	d007      	beq.n	8005a8c <sbrk_aligned+0x38>
 8005a7c:	1a21      	subs	r1, r4, r0
 8005a7e:	4628      	mov	r0, r5
 8005a80:	f000 f87c 	bl	8005b7c <_sbrk_r>
 8005a84:	3001      	adds	r0, #1
 8005a86:	d101      	bne.n	8005a8c <sbrk_aligned+0x38>
 8005a88:	f04f 34ff 	mov.w	r4, #4294967295
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	bd70      	pop	{r4, r5, r6, pc}
 8005a90:	20000234 	.word	0x20000234

08005a94 <_malloc_r>:
 8005a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a98:	1ccd      	adds	r5, r1, #3
 8005a9a:	f025 0503 	bic.w	r5, r5, #3
 8005a9e:	3508      	adds	r5, #8
 8005aa0:	2d0c      	cmp	r5, #12
 8005aa2:	bf38      	it	cc
 8005aa4:	250c      	movcc	r5, #12
 8005aa6:	2d00      	cmp	r5, #0
 8005aa8:	4607      	mov	r7, r0
 8005aaa:	db01      	blt.n	8005ab0 <_malloc_r+0x1c>
 8005aac:	42a9      	cmp	r1, r5
 8005aae:	d905      	bls.n	8005abc <_malloc_r+0x28>
 8005ab0:	230c      	movs	r3, #12
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	2600      	movs	r6, #0
 8005ab6:	4630      	mov	r0, r6
 8005ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005abc:	4e2e      	ldr	r6, [pc, #184]	; (8005b78 <_malloc_r+0xe4>)
 8005abe:	f000 f8af 	bl	8005c20 <__malloc_lock>
 8005ac2:	6833      	ldr	r3, [r6, #0]
 8005ac4:	461c      	mov	r4, r3
 8005ac6:	bb34      	cbnz	r4, 8005b16 <_malloc_r+0x82>
 8005ac8:	4629      	mov	r1, r5
 8005aca:	4638      	mov	r0, r7
 8005acc:	f7ff ffc2 	bl	8005a54 <sbrk_aligned>
 8005ad0:	1c43      	adds	r3, r0, #1
 8005ad2:	4604      	mov	r4, r0
 8005ad4:	d14d      	bne.n	8005b72 <_malloc_r+0xde>
 8005ad6:	6834      	ldr	r4, [r6, #0]
 8005ad8:	4626      	mov	r6, r4
 8005ada:	2e00      	cmp	r6, #0
 8005adc:	d140      	bne.n	8005b60 <_malloc_r+0xcc>
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	4631      	mov	r1, r6
 8005ae2:	4638      	mov	r0, r7
 8005ae4:	eb04 0803 	add.w	r8, r4, r3
 8005ae8:	f000 f848 	bl	8005b7c <_sbrk_r>
 8005aec:	4580      	cmp	r8, r0
 8005aee:	d13a      	bne.n	8005b66 <_malloc_r+0xd2>
 8005af0:	6821      	ldr	r1, [r4, #0]
 8005af2:	3503      	adds	r5, #3
 8005af4:	1a6d      	subs	r5, r5, r1
 8005af6:	f025 0503 	bic.w	r5, r5, #3
 8005afa:	3508      	adds	r5, #8
 8005afc:	2d0c      	cmp	r5, #12
 8005afe:	bf38      	it	cc
 8005b00:	250c      	movcc	r5, #12
 8005b02:	4629      	mov	r1, r5
 8005b04:	4638      	mov	r0, r7
 8005b06:	f7ff ffa5 	bl	8005a54 <sbrk_aligned>
 8005b0a:	3001      	adds	r0, #1
 8005b0c:	d02b      	beq.n	8005b66 <_malloc_r+0xd2>
 8005b0e:	6823      	ldr	r3, [r4, #0]
 8005b10:	442b      	add	r3, r5
 8005b12:	6023      	str	r3, [r4, #0]
 8005b14:	e00e      	b.n	8005b34 <_malloc_r+0xa0>
 8005b16:	6822      	ldr	r2, [r4, #0]
 8005b18:	1b52      	subs	r2, r2, r5
 8005b1a:	d41e      	bmi.n	8005b5a <_malloc_r+0xc6>
 8005b1c:	2a0b      	cmp	r2, #11
 8005b1e:	d916      	bls.n	8005b4e <_malloc_r+0xba>
 8005b20:	1961      	adds	r1, r4, r5
 8005b22:	42a3      	cmp	r3, r4
 8005b24:	6025      	str	r5, [r4, #0]
 8005b26:	bf18      	it	ne
 8005b28:	6059      	strne	r1, [r3, #4]
 8005b2a:	6863      	ldr	r3, [r4, #4]
 8005b2c:	bf08      	it	eq
 8005b2e:	6031      	streq	r1, [r6, #0]
 8005b30:	5162      	str	r2, [r4, r5]
 8005b32:	604b      	str	r3, [r1, #4]
 8005b34:	4638      	mov	r0, r7
 8005b36:	f104 060b 	add.w	r6, r4, #11
 8005b3a:	f000 f877 	bl	8005c2c <__malloc_unlock>
 8005b3e:	f026 0607 	bic.w	r6, r6, #7
 8005b42:	1d23      	adds	r3, r4, #4
 8005b44:	1af2      	subs	r2, r6, r3
 8005b46:	d0b6      	beq.n	8005ab6 <_malloc_r+0x22>
 8005b48:	1b9b      	subs	r3, r3, r6
 8005b4a:	50a3      	str	r3, [r4, r2]
 8005b4c:	e7b3      	b.n	8005ab6 <_malloc_r+0x22>
 8005b4e:	6862      	ldr	r2, [r4, #4]
 8005b50:	42a3      	cmp	r3, r4
 8005b52:	bf0c      	ite	eq
 8005b54:	6032      	streq	r2, [r6, #0]
 8005b56:	605a      	strne	r2, [r3, #4]
 8005b58:	e7ec      	b.n	8005b34 <_malloc_r+0xa0>
 8005b5a:	4623      	mov	r3, r4
 8005b5c:	6864      	ldr	r4, [r4, #4]
 8005b5e:	e7b2      	b.n	8005ac6 <_malloc_r+0x32>
 8005b60:	4634      	mov	r4, r6
 8005b62:	6876      	ldr	r6, [r6, #4]
 8005b64:	e7b9      	b.n	8005ada <_malloc_r+0x46>
 8005b66:	230c      	movs	r3, #12
 8005b68:	603b      	str	r3, [r7, #0]
 8005b6a:	4638      	mov	r0, r7
 8005b6c:	f000 f85e 	bl	8005c2c <__malloc_unlock>
 8005b70:	e7a1      	b.n	8005ab6 <_malloc_r+0x22>
 8005b72:	6025      	str	r5, [r4, #0]
 8005b74:	e7de      	b.n	8005b34 <_malloc_r+0xa0>
 8005b76:	bf00      	nop
 8005b78:	20000230 	.word	0x20000230

08005b7c <_sbrk_r>:
 8005b7c:	b538      	push	{r3, r4, r5, lr}
 8005b7e:	4d06      	ldr	r5, [pc, #24]	; (8005b98 <_sbrk_r+0x1c>)
 8005b80:	2300      	movs	r3, #0
 8005b82:	4604      	mov	r4, r0
 8005b84:	4608      	mov	r0, r1
 8005b86:	602b      	str	r3, [r5, #0]
 8005b88:	f001 fe6c 	bl	8007864 <_sbrk>
 8005b8c:	1c43      	adds	r3, r0, #1
 8005b8e:	d102      	bne.n	8005b96 <_sbrk_r+0x1a>
 8005b90:	682b      	ldr	r3, [r5, #0]
 8005b92:	b103      	cbz	r3, 8005b96 <_sbrk_r+0x1a>
 8005b94:	6023      	str	r3, [r4, #0]
 8005b96:	bd38      	pop	{r3, r4, r5, pc}
 8005b98:	20000238 	.word	0x20000238

08005b9c <__assert_func>:
 8005b9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b9e:	4614      	mov	r4, r2
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	4b09      	ldr	r3, [pc, #36]	; (8005bc8 <__assert_func+0x2c>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4605      	mov	r5, r0
 8005ba8:	68d8      	ldr	r0, [r3, #12]
 8005baa:	b14c      	cbz	r4, 8005bc0 <__assert_func+0x24>
 8005bac:	4b07      	ldr	r3, [pc, #28]	; (8005bcc <__assert_func+0x30>)
 8005bae:	9100      	str	r1, [sp, #0]
 8005bb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005bb4:	4906      	ldr	r1, [pc, #24]	; (8005bd0 <__assert_func+0x34>)
 8005bb6:	462b      	mov	r3, r5
 8005bb8:	f000 f80e 	bl	8005bd8 <fiprintf>
 8005bbc:	f000 fa64 	bl	8006088 <abort>
 8005bc0:	4b04      	ldr	r3, [pc, #16]	; (8005bd4 <__assert_func+0x38>)
 8005bc2:	461c      	mov	r4, r3
 8005bc4:	e7f3      	b.n	8005bae <__assert_func+0x12>
 8005bc6:	bf00      	nop
 8005bc8:	20000010 	.word	0x20000010
 8005bcc:	08008014 	.word	0x08008014
 8005bd0:	08008021 	.word	0x08008021
 8005bd4:	0800804f 	.word	0x0800804f

08005bd8 <fiprintf>:
 8005bd8:	b40e      	push	{r1, r2, r3}
 8005bda:	b503      	push	{r0, r1, lr}
 8005bdc:	4601      	mov	r1, r0
 8005bde:	ab03      	add	r3, sp, #12
 8005be0:	4805      	ldr	r0, [pc, #20]	; (8005bf8 <fiprintf+0x20>)
 8005be2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005be6:	6800      	ldr	r0, [r0, #0]
 8005be8:	9301      	str	r3, [sp, #4]
 8005bea:	f000 f84f 	bl	8005c8c <_vfiprintf_r>
 8005bee:	b002      	add	sp, #8
 8005bf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bf4:	b003      	add	sp, #12
 8005bf6:	4770      	bx	lr
 8005bf8:	20000010 	.word	0x20000010

08005bfc <__ascii_mbtowc>:
 8005bfc:	b082      	sub	sp, #8
 8005bfe:	b901      	cbnz	r1, 8005c02 <__ascii_mbtowc+0x6>
 8005c00:	a901      	add	r1, sp, #4
 8005c02:	b142      	cbz	r2, 8005c16 <__ascii_mbtowc+0x1a>
 8005c04:	b14b      	cbz	r3, 8005c1a <__ascii_mbtowc+0x1e>
 8005c06:	7813      	ldrb	r3, [r2, #0]
 8005c08:	600b      	str	r3, [r1, #0]
 8005c0a:	7812      	ldrb	r2, [r2, #0]
 8005c0c:	1e10      	subs	r0, r2, #0
 8005c0e:	bf18      	it	ne
 8005c10:	2001      	movne	r0, #1
 8005c12:	b002      	add	sp, #8
 8005c14:	4770      	bx	lr
 8005c16:	4610      	mov	r0, r2
 8005c18:	e7fb      	b.n	8005c12 <__ascii_mbtowc+0x16>
 8005c1a:	f06f 0001 	mvn.w	r0, #1
 8005c1e:	e7f8      	b.n	8005c12 <__ascii_mbtowc+0x16>

08005c20 <__malloc_lock>:
 8005c20:	4801      	ldr	r0, [pc, #4]	; (8005c28 <__malloc_lock+0x8>)
 8005c22:	f000 bbf1 	b.w	8006408 <__retarget_lock_acquire_recursive>
 8005c26:	bf00      	nop
 8005c28:	2000023c 	.word	0x2000023c

08005c2c <__malloc_unlock>:
 8005c2c:	4801      	ldr	r0, [pc, #4]	; (8005c34 <__malloc_unlock+0x8>)
 8005c2e:	f000 bbec 	b.w	800640a <__retarget_lock_release_recursive>
 8005c32:	bf00      	nop
 8005c34:	2000023c 	.word	0x2000023c

08005c38 <__sfputc_r>:
 8005c38:	6893      	ldr	r3, [r2, #8]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	b410      	push	{r4}
 8005c40:	6093      	str	r3, [r2, #8]
 8005c42:	da08      	bge.n	8005c56 <__sfputc_r+0x1e>
 8005c44:	6994      	ldr	r4, [r2, #24]
 8005c46:	42a3      	cmp	r3, r4
 8005c48:	db01      	blt.n	8005c4e <__sfputc_r+0x16>
 8005c4a:	290a      	cmp	r1, #10
 8005c4c:	d103      	bne.n	8005c56 <__sfputc_r+0x1e>
 8005c4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c52:	f000 b94b 	b.w	8005eec <__swbuf_r>
 8005c56:	6813      	ldr	r3, [r2, #0]
 8005c58:	1c58      	adds	r0, r3, #1
 8005c5a:	6010      	str	r0, [r2, #0]
 8005c5c:	7019      	strb	r1, [r3, #0]
 8005c5e:	4608      	mov	r0, r1
 8005c60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <__sfputs_r>:
 8005c66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c68:	4606      	mov	r6, r0
 8005c6a:	460f      	mov	r7, r1
 8005c6c:	4614      	mov	r4, r2
 8005c6e:	18d5      	adds	r5, r2, r3
 8005c70:	42ac      	cmp	r4, r5
 8005c72:	d101      	bne.n	8005c78 <__sfputs_r+0x12>
 8005c74:	2000      	movs	r0, #0
 8005c76:	e007      	b.n	8005c88 <__sfputs_r+0x22>
 8005c78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c7c:	463a      	mov	r2, r7
 8005c7e:	4630      	mov	r0, r6
 8005c80:	f7ff ffda 	bl	8005c38 <__sfputc_r>
 8005c84:	1c43      	adds	r3, r0, #1
 8005c86:	d1f3      	bne.n	8005c70 <__sfputs_r+0xa>
 8005c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c8c <_vfiprintf_r>:
 8005c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c90:	460d      	mov	r5, r1
 8005c92:	b09d      	sub	sp, #116	; 0x74
 8005c94:	4614      	mov	r4, r2
 8005c96:	4698      	mov	r8, r3
 8005c98:	4606      	mov	r6, r0
 8005c9a:	b118      	cbz	r0, 8005ca4 <_vfiprintf_r+0x18>
 8005c9c:	6983      	ldr	r3, [r0, #24]
 8005c9e:	b90b      	cbnz	r3, 8005ca4 <_vfiprintf_r+0x18>
 8005ca0:	f000 fb14 	bl	80062cc <__sinit>
 8005ca4:	4b89      	ldr	r3, [pc, #548]	; (8005ecc <_vfiprintf_r+0x240>)
 8005ca6:	429d      	cmp	r5, r3
 8005ca8:	d11b      	bne.n	8005ce2 <_vfiprintf_r+0x56>
 8005caa:	6875      	ldr	r5, [r6, #4]
 8005cac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cae:	07d9      	lsls	r1, r3, #31
 8005cb0:	d405      	bmi.n	8005cbe <_vfiprintf_r+0x32>
 8005cb2:	89ab      	ldrh	r3, [r5, #12]
 8005cb4:	059a      	lsls	r2, r3, #22
 8005cb6:	d402      	bmi.n	8005cbe <_vfiprintf_r+0x32>
 8005cb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cba:	f000 fba5 	bl	8006408 <__retarget_lock_acquire_recursive>
 8005cbe:	89ab      	ldrh	r3, [r5, #12]
 8005cc0:	071b      	lsls	r3, r3, #28
 8005cc2:	d501      	bpl.n	8005cc8 <_vfiprintf_r+0x3c>
 8005cc4:	692b      	ldr	r3, [r5, #16]
 8005cc6:	b9eb      	cbnz	r3, 8005d04 <_vfiprintf_r+0x78>
 8005cc8:	4629      	mov	r1, r5
 8005cca:	4630      	mov	r0, r6
 8005ccc:	f000 f96e 	bl	8005fac <__swsetup_r>
 8005cd0:	b1c0      	cbz	r0, 8005d04 <_vfiprintf_r+0x78>
 8005cd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cd4:	07dc      	lsls	r4, r3, #31
 8005cd6:	d50e      	bpl.n	8005cf6 <_vfiprintf_r+0x6a>
 8005cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cdc:	b01d      	add	sp, #116	; 0x74
 8005cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ce2:	4b7b      	ldr	r3, [pc, #492]	; (8005ed0 <_vfiprintf_r+0x244>)
 8005ce4:	429d      	cmp	r5, r3
 8005ce6:	d101      	bne.n	8005cec <_vfiprintf_r+0x60>
 8005ce8:	68b5      	ldr	r5, [r6, #8]
 8005cea:	e7df      	b.n	8005cac <_vfiprintf_r+0x20>
 8005cec:	4b79      	ldr	r3, [pc, #484]	; (8005ed4 <_vfiprintf_r+0x248>)
 8005cee:	429d      	cmp	r5, r3
 8005cf0:	bf08      	it	eq
 8005cf2:	68f5      	ldreq	r5, [r6, #12]
 8005cf4:	e7da      	b.n	8005cac <_vfiprintf_r+0x20>
 8005cf6:	89ab      	ldrh	r3, [r5, #12]
 8005cf8:	0598      	lsls	r0, r3, #22
 8005cfa:	d4ed      	bmi.n	8005cd8 <_vfiprintf_r+0x4c>
 8005cfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cfe:	f000 fb84 	bl	800640a <__retarget_lock_release_recursive>
 8005d02:	e7e9      	b.n	8005cd8 <_vfiprintf_r+0x4c>
 8005d04:	2300      	movs	r3, #0
 8005d06:	9309      	str	r3, [sp, #36]	; 0x24
 8005d08:	2320      	movs	r3, #32
 8005d0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d12:	2330      	movs	r3, #48	; 0x30
 8005d14:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ed8 <_vfiprintf_r+0x24c>
 8005d18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d1c:	f04f 0901 	mov.w	r9, #1
 8005d20:	4623      	mov	r3, r4
 8005d22:	469a      	mov	sl, r3
 8005d24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d28:	b10a      	cbz	r2, 8005d2e <_vfiprintf_r+0xa2>
 8005d2a:	2a25      	cmp	r2, #37	; 0x25
 8005d2c:	d1f9      	bne.n	8005d22 <_vfiprintf_r+0x96>
 8005d2e:	ebba 0b04 	subs.w	fp, sl, r4
 8005d32:	d00b      	beq.n	8005d4c <_vfiprintf_r+0xc0>
 8005d34:	465b      	mov	r3, fp
 8005d36:	4622      	mov	r2, r4
 8005d38:	4629      	mov	r1, r5
 8005d3a:	4630      	mov	r0, r6
 8005d3c:	f7ff ff93 	bl	8005c66 <__sfputs_r>
 8005d40:	3001      	adds	r0, #1
 8005d42:	f000 80aa 	beq.w	8005e9a <_vfiprintf_r+0x20e>
 8005d46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d48:	445a      	add	r2, fp
 8005d4a:	9209      	str	r2, [sp, #36]	; 0x24
 8005d4c:	f89a 3000 	ldrb.w	r3, [sl]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f000 80a2 	beq.w	8005e9a <_vfiprintf_r+0x20e>
 8005d56:	2300      	movs	r3, #0
 8005d58:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d60:	f10a 0a01 	add.w	sl, sl, #1
 8005d64:	9304      	str	r3, [sp, #16]
 8005d66:	9307      	str	r3, [sp, #28]
 8005d68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d6c:	931a      	str	r3, [sp, #104]	; 0x68
 8005d6e:	4654      	mov	r4, sl
 8005d70:	2205      	movs	r2, #5
 8005d72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d76:	4858      	ldr	r0, [pc, #352]	; (8005ed8 <_vfiprintf_r+0x24c>)
 8005d78:	f7fa fa3a 	bl	80001f0 <memchr>
 8005d7c:	9a04      	ldr	r2, [sp, #16]
 8005d7e:	b9d8      	cbnz	r0, 8005db8 <_vfiprintf_r+0x12c>
 8005d80:	06d1      	lsls	r1, r2, #27
 8005d82:	bf44      	itt	mi
 8005d84:	2320      	movmi	r3, #32
 8005d86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d8a:	0713      	lsls	r3, r2, #28
 8005d8c:	bf44      	itt	mi
 8005d8e:	232b      	movmi	r3, #43	; 0x2b
 8005d90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d94:	f89a 3000 	ldrb.w	r3, [sl]
 8005d98:	2b2a      	cmp	r3, #42	; 0x2a
 8005d9a:	d015      	beq.n	8005dc8 <_vfiprintf_r+0x13c>
 8005d9c:	9a07      	ldr	r2, [sp, #28]
 8005d9e:	4654      	mov	r4, sl
 8005da0:	2000      	movs	r0, #0
 8005da2:	f04f 0c0a 	mov.w	ip, #10
 8005da6:	4621      	mov	r1, r4
 8005da8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dac:	3b30      	subs	r3, #48	; 0x30
 8005dae:	2b09      	cmp	r3, #9
 8005db0:	d94e      	bls.n	8005e50 <_vfiprintf_r+0x1c4>
 8005db2:	b1b0      	cbz	r0, 8005de2 <_vfiprintf_r+0x156>
 8005db4:	9207      	str	r2, [sp, #28]
 8005db6:	e014      	b.n	8005de2 <_vfiprintf_r+0x156>
 8005db8:	eba0 0308 	sub.w	r3, r0, r8
 8005dbc:	fa09 f303 	lsl.w	r3, r9, r3
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	9304      	str	r3, [sp, #16]
 8005dc4:	46a2      	mov	sl, r4
 8005dc6:	e7d2      	b.n	8005d6e <_vfiprintf_r+0xe2>
 8005dc8:	9b03      	ldr	r3, [sp, #12]
 8005dca:	1d19      	adds	r1, r3, #4
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	9103      	str	r1, [sp, #12]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	bfbb      	ittet	lt
 8005dd4:	425b      	neglt	r3, r3
 8005dd6:	f042 0202 	orrlt.w	r2, r2, #2
 8005dda:	9307      	strge	r3, [sp, #28]
 8005ddc:	9307      	strlt	r3, [sp, #28]
 8005dde:	bfb8      	it	lt
 8005de0:	9204      	strlt	r2, [sp, #16]
 8005de2:	7823      	ldrb	r3, [r4, #0]
 8005de4:	2b2e      	cmp	r3, #46	; 0x2e
 8005de6:	d10c      	bne.n	8005e02 <_vfiprintf_r+0x176>
 8005de8:	7863      	ldrb	r3, [r4, #1]
 8005dea:	2b2a      	cmp	r3, #42	; 0x2a
 8005dec:	d135      	bne.n	8005e5a <_vfiprintf_r+0x1ce>
 8005dee:	9b03      	ldr	r3, [sp, #12]
 8005df0:	1d1a      	adds	r2, r3, #4
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	9203      	str	r2, [sp, #12]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	bfb8      	it	lt
 8005dfa:	f04f 33ff 	movlt.w	r3, #4294967295
 8005dfe:	3402      	adds	r4, #2
 8005e00:	9305      	str	r3, [sp, #20]
 8005e02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ee8 <_vfiprintf_r+0x25c>
 8005e06:	7821      	ldrb	r1, [r4, #0]
 8005e08:	2203      	movs	r2, #3
 8005e0a:	4650      	mov	r0, sl
 8005e0c:	f7fa f9f0 	bl	80001f0 <memchr>
 8005e10:	b140      	cbz	r0, 8005e24 <_vfiprintf_r+0x198>
 8005e12:	2340      	movs	r3, #64	; 0x40
 8005e14:	eba0 000a 	sub.w	r0, r0, sl
 8005e18:	fa03 f000 	lsl.w	r0, r3, r0
 8005e1c:	9b04      	ldr	r3, [sp, #16]
 8005e1e:	4303      	orrs	r3, r0
 8005e20:	3401      	adds	r4, #1
 8005e22:	9304      	str	r3, [sp, #16]
 8005e24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e28:	482c      	ldr	r0, [pc, #176]	; (8005edc <_vfiprintf_r+0x250>)
 8005e2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e2e:	2206      	movs	r2, #6
 8005e30:	f7fa f9de 	bl	80001f0 <memchr>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d03f      	beq.n	8005eb8 <_vfiprintf_r+0x22c>
 8005e38:	4b29      	ldr	r3, [pc, #164]	; (8005ee0 <_vfiprintf_r+0x254>)
 8005e3a:	bb1b      	cbnz	r3, 8005e84 <_vfiprintf_r+0x1f8>
 8005e3c:	9b03      	ldr	r3, [sp, #12]
 8005e3e:	3307      	adds	r3, #7
 8005e40:	f023 0307 	bic.w	r3, r3, #7
 8005e44:	3308      	adds	r3, #8
 8005e46:	9303      	str	r3, [sp, #12]
 8005e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e4a:	443b      	add	r3, r7
 8005e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e4e:	e767      	b.n	8005d20 <_vfiprintf_r+0x94>
 8005e50:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e54:	460c      	mov	r4, r1
 8005e56:	2001      	movs	r0, #1
 8005e58:	e7a5      	b.n	8005da6 <_vfiprintf_r+0x11a>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	3401      	adds	r4, #1
 8005e5e:	9305      	str	r3, [sp, #20]
 8005e60:	4619      	mov	r1, r3
 8005e62:	f04f 0c0a 	mov.w	ip, #10
 8005e66:	4620      	mov	r0, r4
 8005e68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e6c:	3a30      	subs	r2, #48	; 0x30
 8005e6e:	2a09      	cmp	r2, #9
 8005e70:	d903      	bls.n	8005e7a <_vfiprintf_r+0x1ee>
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d0c5      	beq.n	8005e02 <_vfiprintf_r+0x176>
 8005e76:	9105      	str	r1, [sp, #20]
 8005e78:	e7c3      	b.n	8005e02 <_vfiprintf_r+0x176>
 8005e7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e7e:	4604      	mov	r4, r0
 8005e80:	2301      	movs	r3, #1
 8005e82:	e7f0      	b.n	8005e66 <_vfiprintf_r+0x1da>
 8005e84:	ab03      	add	r3, sp, #12
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	462a      	mov	r2, r5
 8005e8a:	4b16      	ldr	r3, [pc, #88]	; (8005ee4 <_vfiprintf_r+0x258>)
 8005e8c:	a904      	add	r1, sp, #16
 8005e8e:	4630      	mov	r0, r6
 8005e90:	f7fd ff9c 	bl	8003dcc <_printf_float>
 8005e94:	4607      	mov	r7, r0
 8005e96:	1c78      	adds	r0, r7, #1
 8005e98:	d1d6      	bne.n	8005e48 <_vfiprintf_r+0x1bc>
 8005e9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e9c:	07d9      	lsls	r1, r3, #31
 8005e9e:	d405      	bmi.n	8005eac <_vfiprintf_r+0x220>
 8005ea0:	89ab      	ldrh	r3, [r5, #12]
 8005ea2:	059a      	lsls	r2, r3, #22
 8005ea4:	d402      	bmi.n	8005eac <_vfiprintf_r+0x220>
 8005ea6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ea8:	f000 faaf 	bl	800640a <__retarget_lock_release_recursive>
 8005eac:	89ab      	ldrh	r3, [r5, #12]
 8005eae:	065b      	lsls	r3, r3, #25
 8005eb0:	f53f af12 	bmi.w	8005cd8 <_vfiprintf_r+0x4c>
 8005eb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005eb6:	e711      	b.n	8005cdc <_vfiprintf_r+0x50>
 8005eb8:	ab03      	add	r3, sp, #12
 8005eba:	9300      	str	r3, [sp, #0]
 8005ebc:	462a      	mov	r2, r5
 8005ebe:	4b09      	ldr	r3, [pc, #36]	; (8005ee4 <_vfiprintf_r+0x258>)
 8005ec0:	a904      	add	r1, sp, #16
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	f7fe fa26 	bl	8004314 <_printf_i>
 8005ec8:	e7e4      	b.n	8005e94 <_vfiprintf_r+0x208>
 8005eca:	bf00      	nop
 8005ecc:	0800818c 	.word	0x0800818c
 8005ed0:	080081ac 	.word	0x080081ac
 8005ed4:	0800816c 	.word	0x0800816c
 8005ed8:	0800805a 	.word	0x0800805a
 8005edc:	08008064 	.word	0x08008064
 8005ee0:	08003dcd 	.word	0x08003dcd
 8005ee4:	08005c67 	.word	0x08005c67
 8005ee8:	08008060 	.word	0x08008060

08005eec <__swbuf_r>:
 8005eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eee:	460e      	mov	r6, r1
 8005ef0:	4614      	mov	r4, r2
 8005ef2:	4605      	mov	r5, r0
 8005ef4:	b118      	cbz	r0, 8005efe <__swbuf_r+0x12>
 8005ef6:	6983      	ldr	r3, [r0, #24]
 8005ef8:	b90b      	cbnz	r3, 8005efe <__swbuf_r+0x12>
 8005efa:	f000 f9e7 	bl	80062cc <__sinit>
 8005efe:	4b21      	ldr	r3, [pc, #132]	; (8005f84 <__swbuf_r+0x98>)
 8005f00:	429c      	cmp	r4, r3
 8005f02:	d12b      	bne.n	8005f5c <__swbuf_r+0x70>
 8005f04:	686c      	ldr	r4, [r5, #4]
 8005f06:	69a3      	ldr	r3, [r4, #24]
 8005f08:	60a3      	str	r3, [r4, #8]
 8005f0a:	89a3      	ldrh	r3, [r4, #12]
 8005f0c:	071a      	lsls	r2, r3, #28
 8005f0e:	d52f      	bpl.n	8005f70 <__swbuf_r+0x84>
 8005f10:	6923      	ldr	r3, [r4, #16]
 8005f12:	b36b      	cbz	r3, 8005f70 <__swbuf_r+0x84>
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	6820      	ldr	r0, [r4, #0]
 8005f18:	1ac0      	subs	r0, r0, r3
 8005f1a:	6963      	ldr	r3, [r4, #20]
 8005f1c:	b2f6      	uxtb	r6, r6
 8005f1e:	4283      	cmp	r3, r0
 8005f20:	4637      	mov	r7, r6
 8005f22:	dc04      	bgt.n	8005f2e <__swbuf_r+0x42>
 8005f24:	4621      	mov	r1, r4
 8005f26:	4628      	mov	r0, r5
 8005f28:	f000 f93c 	bl	80061a4 <_fflush_r>
 8005f2c:	bb30      	cbnz	r0, 8005f7c <__swbuf_r+0x90>
 8005f2e:	68a3      	ldr	r3, [r4, #8]
 8005f30:	3b01      	subs	r3, #1
 8005f32:	60a3      	str	r3, [r4, #8]
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	6022      	str	r2, [r4, #0]
 8005f3a:	701e      	strb	r6, [r3, #0]
 8005f3c:	6963      	ldr	r3, [r4, #20]
 8005f3e:	3001      	adds	r0, #1
 8005f40:	4283      	cmp	r3, r0
 8005f42:	d004      	beq.n	8005f4e <__swbuf_r+0x62>
 8005f44:	89a3      	ldrh	r3, [r4, #12]
 8005f46:	07db      	lsls	r3, r3, #31
 8005f48:	d506      	bpl.n	8005f58 <__swbuf_r+0x6c>
 8005f4a:	2e0a      	cmp	r6, #10
 8005f4c:	d104      	bne.n	8005f58 <__swbuf_r+0x6c>
 8005f4e:	4621      	mov	r1, r4
 8005f50:	4628      	mov	r0, r5
 8005f52:	f000 f927 	bl	80061a4 <_fflush_r>
 8005f56:	b988      	cbnz	r0, 8005f7c <__swbuf_r+0x90>
 8005f58:	4638      	mov	r0, r7
 8005f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5c:	4b0a      	ldr	r3, [pc, #40]	; (8005f88 <__swbuf_r+0x9c>)
 8005f5e:	429c      	cmp	r4, r3
 8005f60:	d101      	bne.n	8005f66 <__swbuf_r+0x7a>
 8005f62:	68ac      	ldr	r4, [r5, #8]
 8005f64:	e7cf      	b.n	8005f06 <__swbuf_r+0x1a>
 8005f66:	4b09      	ldr	r3, [pc, #36]	; (8005f8c <__swbuf_r+0xa0>)
 8005f68:	429c      	cmp	r4, r3
 8005f6a:	bf08      	it	eq
 8005f6c:	68ec      	ldreq	r4, [r5, #12]
 8005f6e:	e7ca      	b.n	8005f06 <__swbuf_r+0x1a>
 8005f70:	4621      	mov	r1, r4
 8005f72:	4628      	mov	r0, r5
 8005f74:	f000 f81a 	bl	8005fac <__swsetup_r>
 8005f78:	2800      	cmp	r0, #0
 8005f7a:	d0cb      	beq.n	8005f14 <__swbuf_r+0x28>
 8005f7c:	f04f 37ff 	mov.w	r7, #4294967295
 8005f80:	e7ea      	b.n	8005f58 <__swbuf_r+0x6c>
 8005f82:	bf00      	nop
 8005f84:	0800818c 	.word	0x0800818c
 8005f88:	080081ac 	.word	0x080081ac
 8005f8c:	0800816c 	.word	0x0800816c

08005f90 <__ascii_wctomb>:
 8005f90:	b149      	cbz	r1, 8005fa6 <__ascii_wctomb+0x16>
 8005f92:	2aff      	cmp	r2, #255	; 0xff
 8005f94:	bf85      	ittet	hi
 8005f96:	238a      	movhi	r3, #138	; 0x8a
 8005f98:	6003      	strhi	r3, [r0, #0]
 8005f9a:	700a      	strbls	r2, [r1, #0]
 8005f9c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005fa0:	bf98      	it	ls
 8005fa2:	2001      	movls	r0, #1
 8005fa4:	4770      	bx	lr
 8005fa6:	4608      	mov	r0, r1
 8005fa8:	4770      	bx	lr
	...

08005fac <__swsetup_r>:
 8005fac:	4b32      	ldr	r3, [pc, #200]	; (8006078 <__swsetup_r+0xcc>)
 8005fae:	b570      	push	{r4, r5, r6, lr}
 8005fb0:	681d      	ldr	r5, [r3, #0]
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	460c      	mov	r4, r1
 8005fb6:	b125      	cbz	r5, 8005fc2 <__swsetup_r+0x16>
 8005fb8:	69ab      	ldr	r3, [r5, #24]
 8005fba:	b913      	cbnz	r3, 8005fc2 <__swsetup_r+0x16>
 8005fbc:	4628      	mov	r0, r5
 8005fbe:	f000 f985 	bl	80062cc <__sinit>
 8005fc2:	4b2e      	ldr	r3, [pc, #184]	; (800607c <__swsetup_r+0xd0>)
 8005fc4:	429c      	cmp	r4, r3
 8005fc6:	d10f      	bne.n	8005fe8 <__swsetup_r+0x3c>
 8005fc8:	686c      	ldr	r4, [r5, #4]
 8005fca:	89a3      	ldrh	r3, [r4, #12]
 8005fcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fd0:	0719      	lsls	r1, r3, #28
 8005fd2:	d42c      	bmi.n	800602e <__swsetup_r+0x82>
 8005fd4:	06dd      	lsls	r5, r3, #27
 8005fd6:	d411      	bmi.n	8005ffc <__swsetup_r+0x50>
 8005fd8:	2309      	movs	r3, #9
 8005fda:	6033      	str	r3, [r6, #0]
 8005fdc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fe0:	81a3      	strh	r3, [r4, #12]
 8005fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe6:	e03e      	b.n	8006066 <__swsetup_r+0xba>
 8005fe8:	4b25      	ldr	r3, [pc, #148]	; (8006080 <__swsetup_r+0xd4>)
 8005fea:	429c      	cmp	r4, r3
 8005fec:	d101      	bne.n	8005ff2 <__swsetup_r+0x46>
 8005fee:	68ac      	ldr	r4, [r5, #8]
 8005ff0:	e7eb      	b.n	8005fca <__swsetup_r+0x1e>
 8005ff2:	4b24      	ldr	r3, [pc, #144]	; (8006084 <__swsetup_r+0xd8>)
 8005ff4:	429c      	cmp	r4, r3
 8005ff6:	bf08      	it	eq
 8005ff8:	68ec      	ldreq	r4, [r5, #12]
 8005ffa:	e7e6      	b.n	8005fca <__swsetup_r+0x1e>
 8005ffc:	0758      	lsls	r0, r3, #29
 8005ffe:	d512      	bpl.n	8006026 <__swsetup_r+0x7a>
 8006000:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006002:	b141      	cbz	r1, 8006016 <__swsetup_r+0x6a>
 8006004:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006008:	4299      	cmp	r1, r3
 800600a:	d002      	beq.n	8006012 <__swsetup_r+0x66>
 800600c:	4630      	mov	r0, r6
 800600e:	f7ff fcd5 	bl	80059bc <_free_r>
 8006012:	2300      	movs	r3, #0
 8006014:	6363      	str	r3, [r4, #52]	; 0x34
 8006016:	89a3      	ldrh	r3, [r4, #12]
 8006018:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800601c:	81a3      	strh	r3, [r4, #12]
 800601e:	2300      	movs	r3, #0
 8006020:	6063      	str	r3, [r4, #4]
 8006022:	6923      	ldr	r3, [r4, #16]
 8006024:	6023      	str	r3, [r4, #0]
 8006026:	89a3      	ldrh	r3, [r4, #12]
 8006028:	f043 0308 	orr.w	r3, r3, #8
 800602c:	81a3      	strh	r3, [r4, #12]
 800602e:	6923      	ldr	r3, [r4, #16]
 8006030:	b94b      	cbnz	r3, 8006046 <__swsetup_r+0x9a>
 8006032:	89a3      	ldrh	r3, [r4, #12]
 8006034:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800603c:	d003      	beq.n	8006046 <__swsetup_r+0x9a>
 800603e:	4621      	mov	r1, r4
 8006040:	4630      	mov	r0, r6
 8006042:	f000 fa09 	bl	8006458 <__smakebuf_r>
 8006046:	89a0      	ldrh	r0, [r4, #12]
 8006048:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800604c:	f010 0301 	ands.w	r3, r0, #1
 8006050:	d00a      	beq.n	8006068 <__swsetup_r+0xbc>
 8006052:	2300      	movs	r3, #0
 8006054:	60a3      	str	r3, [r4, #8]
 8006056:	6963      	ldr	r3, [r4, #20]
 8006058:	425b      	negs	r3, r3
 800605a:	61a3      	str	r3, [r4, #24]
 800605c:	6923      	ldr	r3, [r4, #16]
 800605e:	b943      	cbnz	r3, 8006072 <__swsetup_r+0xc6>
 8006060:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006064:	d1ba      	bne.n	8005fdc <__swsetup_r+0x30>
 8006066:	bd70      	pop	{r4, r5, r6, pc}
 8006068:	0781      	lsls	r1, r0, #30
 800606a:	bf58      	it	pl
 800606c:	6963      	ldrpl	r3, [r4, #20]
 800606e:	60a3      	str	r3, [r4, #8]
 8006070:	e7f4      	b.n	800605c <__swsetup_r+0xb0>
 8006072:	2000      	movs	r0, #0
 8006074:	e7f7      	b.n	8006066 <__swsetup_r+0xba>
 8006076:	bf00      	nop
 8006078:	20000010 	.word	0x20000010
 800607c:	0800818c 	.word	0x0800818c
 8006080:	080081ac 	.word	0x080081ac
 8006084:	0800816c 	.word	0x0800816c

08006088 <abort>:
 8006088:	b508      	push	{r3, lr}
 800608a:	2006      	movs	r0, #6
 800608c:	f000 fa4c 	bl	8006528 <raise>
 8006090:	2001      	movs	r0, #1
 8006092:	f001 fbfd 	bl	8007890 <_exit>
	...

08006098 <__sflush_r>:
 8006098:	898a      	ldrh	r2, [r1, #12]
 800609a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800609e:	4605      	mov	r5, r0
 80060a0:	0710      	lsls	r0, r2, #28
 80060a2:	460c      	mov	r4, r1
 80060a4:	d458      	bmi.n	8006158 <__sflush_r+0xc0>
 80060a6:	684b      	ldr	r3, [r1, #4]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	dc05      	bgt.n	80060b8 <__sflush_r+0x20>
 80060ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	dc02      	bgt.n	80060b8 <__sflush_r+0x20>
 80060b2:	2000      	movs	r0, #0
 80060b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060ba:	2e00      	cmp	r6, #0
 80060bc:	d0f9      	beq.n	80060b2 <__sflush_r+0x1a>
 80060be:	2300      	movs	r3, #0
 80060c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060c4:	682f      	ldr	r7, [r5, #0]
 80060c6:	602b      	str	r3, [r5, #0]
 80060c8:	d032      	beq.n	8006130 <__sflush_r+0x98>
 80060ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060cc:	89a3      	ldrh	r3, [r4, #12]
 80060ce:	075a      	lsls	r2, r3, #29
 80060d0:	d505      	bpl.n	80060de <__sflush_r+0x46>
 80060d2:	6863      	ldr	r3, [r4, #4]
 80060d4:	1ac0      	subs	r0, r0, r3
 80060d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060d8:	b10b      	cbz	r3, 80060de <__sflush_r+0x46>
 80060da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060dc:	1ac0      	subs	r0, r0, r3
 80060de:	2300      	movs	r3, #0
 80060e0:	4602      	mov	r2, r0
 80060e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060e4:	6a21      	ldr	r1, [r4, #32]
 80060e6:	4628      	mov	r0, r5
 80060e8:	47b0      	blx	r6
 80060ea:	1c43      	adds	r3, r0, #1
 80060ec:	89a3      	ldrh	r3, [r4, #12]
 80060ee:	d106      	bne.n	80060fe <__sflush_r+0x66>
 80060f0:	6829      	ldr	r1, [r5, #0]
 80060f2:	291d      	cmp	r1, #29
 80060f4:	d82c      	bhi.n	8006150 <__sflush_r+0xb8>
 80060f6:	4a2a      	ldr	r2, [pc, #168]	; (80061a0 <__sflush_r+0x108>)
 80060f8:	40ca      	lsrs	r2, r1
 80060fa:	07d6      	lsls	r6, r2, #31
 80060fc:	d528      	bpl.n	8006150 <__sflush_r+0xb8>
 80060fe:	2200      	movs	r2, #0
 8006100:	6062      	str	r2, [r4, #4]
 8006102:	04d9      	lsls	r1, r3, #19
 8006104:	6922      	ldr	r2, [r4, #16]
 8006106:	6022      	str	r2, [r4, #0]
 8006108:	d504      	bpl.n	8006114 <__sflush_r+0x7c>
 800610a:	1c42      	adds	r2, r0, #1
 800610c:	d101      	bne.n	8006112 <__sflush_r+0x7a>
 800610e:	682b      	ldr	r3, [r5, #0]
 8006110:	b903      	cbnz	r3, 8006114 <__sflush_r+0x7c>
 8006112:	6560      	str	r0, [r4, #84]	; 0x54
 8006114:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006116:	602f      	str	r7, [r5, #0]
 8006118:	2900      	cmp	r1, #0
 800611a:	d0ca      	beq.n	80060b2 <__sflush_r+0x1a>
 800611c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006120:	4299      	cmp	r1, r3
 8006122:	d002      	beq.n	800612a <__sflush_r+0x92>
 8006124:	4628      	mov	r0, r5
 8006126:	f7ff fc49 	bl	80059bc <_free_r>
 800612a:	2000      	movs	r0, #0
 800612c:	6360      	str	r0, [r4, #52]	; 0x34
 800612e:	e7c1      	b.n	80060b4 <__sflush_r+0x1c>
 8006130:	6a21      	ldr	r1, [r4, #32]
 8006132:	2301      	movs	r3, #1
 8006134:	4628      	mov	r0, r5
 8006136:	47b0      	blx	r6
 8006138:	1c41      	adds	r1, r0, #1
 800613a:	d1c7      	bne.n	80060cc <__sflush_r+0x34>
 800613c:	682b      	ldr	r3, [r5, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d0c4      	beq.n	80060cc <__sflush_r+0x34>
 8006142:	2b1d      	cmp	r3, #29
 8006144:	d001      	beq.n	800614a <__sflush_r+0xb2>
 8006146:	2b16      	cmp	r3, #22
 8006148:	d101      	bne.n	800614e <__sflush_r+0xb6>
 800614a:	602f      	str	r7, [r5, #0]
 800614c:	e7b1      	b.n	80060b2 <__sflush_r+0x1a>
 800614e:	89a3      	ldrh	r3, [r4, #12]
 8006150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006154:	81a3      	strh	r3, [r4, #12]
 8006156:	e7ad      	b.n	80060b4 <__sflush_r+0x1c>
 8006158:	690f      	ldr	r7, [r1, #16]
 800615a:	2f00      	cmp	r7, #0
 800615c:	d0a9      	beq.n	80060b2 <__sflush_r+0x1a>
 800615e:	0793      	lsls	r3, r2, #30
 8006160:	680e      	ldr	r6, [r1, #0]
 8006162:	bf08      	it	eq
 8006164:	694b      	ldreq	r3, [r1, #20]
 8006166:	600f      	str	r7, [r1, #0]
 8006168:	bf18      	it	ne
 800616a:	2300      	movne	r3, #0
 800616c:	eba6 0807 	sub.w	r8, r6, r7
 8006170:	608b      	str	r3, [r1, #8]
 8006172:	f1b8 0f00 	cmp.w	r8, #0
 8006176:	dd9c      	ble.n	80060b2 <__sflush_r+0x1a>
 8006178:	6a21      	ldr	r1, [r4, #32]
 800617a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800617c:	4643      	mov	r3, r8
 800617e:	463a      	mov	r2, r7
 8006180:	4628      	mov	r0, r5
 8006182:	47b0      	blx	r6
 8006184:	2800      	cmp	r0, #0
 8006186:	dc06      	bgt.n	8006196 <__sflush_r+0xfe>
 8006188:	89a3      	ldrh	r3, [r4, #12]
 800618a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800618e:	81a3      	strh	r3, [r4, #12]
 8006190:	f04f 30ff 	mov.w	r0, #4294967295
 8006194:	e78e      	b.n	80060b4 <__sflush_r+0x1c>
 8006196:	4407      	add	r7, r0
 8006198:	eba8 0800 	sub.w	r8, r8, r0
 800619c:	e7e9      	b.n	8006172 <__sflush_r+0xda>
 800619e:	bf00      	nop
 80061a0:	20400001 	.word	0x20400001

080061a4 <_fflush_r>:
 80061a4:	b538      	push	{r3, r4, r5, lr}
 80061a6:	690b      	ldr	r3, [r1, #16]
 80061a8:	4605      	mov	r5, r0
 80061aa:	460c      	mov	r4, r1
 80061ac:	b913      	cbnz	r3, 80061b4 <_fflush_r+0x10>
 80061ae:	2500      	movs	r5, #0
 80061b0:	4628      	mov	r0, r5
 80061b2:	bd38      	pop	{r3, r4, r5, pc}
 80061b4:	b118      	cbz	r0, 80061be <_fflush_r+0x1a>
 80061b6:	6983      	ldr	r3, [r0, #24]
 80061b8:	b90b      	cbnz	r3, 80061be <_fflush_r+0x1a>
 80061ba:	f000 f887 	bl	80062cc <__sinit>
 80061be:	4b14      	ldr	r3, [pc, #80]	; (8006210 <_fflush_r+0x6c>)
 80061c0:	429c      	cmp	r4, r3
 80061c2:	d11b      	bne.n	80061fc <_fflush_r+0x58>
 80061c4:	686c      	ldr	r4, [r5, #4]
 80061c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d0ef      	beq.n	80061ae <_fflush_r+0xa>
 80061ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061d0:	07d0      	lsls	r0, r2, #31
 80061d2:	d404      	bmi.n	80061de <_fflush_r+0x3a>
 80061d4:	0599      	lsls	r1, r3, #22
 80061d6:	d402      	bmi.n	80061de <_fflush_r+0x3a>
 80061d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061da:	f000 f915 	bl	8006408 <__retarget_lock_acquire_recursive>
 80061de:	4628      	mov	r0, r5
 80061e0:	4621      	mov	r1, r4
 80061e2:	f7ff ff59 	bl	8006098 <__sflush_r>
 80061e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061e8:	07da      	lsls	r2, r3, #31
 80061ea:	4605      	mov	r5, r0
 80061ec:	d4e0      	bmi.n	80061b0 <_fflush_r+0xc>
 80061ee:	89a3      	ldrh	r3, [r4, #12]
 80061f0:	059b      	lsls	r3, r3, #22
 80061f2:	d4dd      	bmi.n	80061b0 <_fflush_r+0xc>
 80061f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061f6:	f000 f908 	bl	800640a <__retarget_lock_release_recursive>
 80061fa:	e7d9      	b.n	80061b0 <_fflush_r+0xc>
 80061fc:	4b05      	ldr	r3, [pc, #20]	; (8006214 <_fflush_r+0x70>)
 80061fe:	429c      	cmp	r4, r3
 8006200:	d101      	bne.n	8006206 <_fflush_r+0x62>
 8006202:	68ac      	ldr	r4, [r5, #8]
 8006204:	e7df      	b.n	80061c6 <_fflush_r+0x22>
 8006206:	4b04      	ldr	r3, [pc, #16]	; (8006218 <_fflush_r+0x74>)
 8006208:	429c      	cmp	r4, r3
 800620a:	bf08      	it	eq
 800620c:	68ec      	ldreq	r4, [r5, #12]
 800620e:	e7da      	b.n	80061c6 <_fflush_r+0x22>
 8006210:	0800818c 	.word	0x0800818c
 8006214:	080081ac 	.word	0x080081ac
 8006218:	0800816c 	.word	0x0800816c

0800621c <std>:
 800621c:	2300      	movs	r3, #0
 800621e:	b510      	push	{r4, lr}
 8006220:	4604      	mov	r4, r0
 8006222:	e9c0 3300 	strd	r3, r3, [r0]
 8006226:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800622a:	6083      	str	r3, [r0, #8]
 800622c:	8181      	strh	r1, [r0, #12]
 800622e:	6643      	str	r3, [r0, #100]	; 0x64
 8006230:	81c2      	strh	r2, [r0, #14]
 8006232:	6183      	str	r3, [r0, #24]
 8006234:	4619      	mov	r1, r3
 8006236:	2208      	movs	r2, #8
 8006238:	305c      	adds	r0, #92	; 0x5c
 800623a:	f7fd fd1f 	bl	8003c7c <memset>
 800623e:	4b05      	ldr	r3, [pc, #20]	; (8006254 <std+0x38>)
 8006240:	6263      	str	r3, [r4, #36]	; 0x24
 8006242:	4b05      	ldr	r3, [pc, #20]	; (8006258 <std+0x3c>)
 8006244:	62a3      	str	r3, [r4, #40]	; 0x28
 8006246:	4b05      	ldr	r3, [pc, #20]	; (800625c <std+0x40>)
 8006248:	62e3      	str	r3, [r4, #44]	; 0x2c
 800624a:	4b05      	ldr	r3, [pc, #20]	; (8006260 <std+0x44>)
 800624c:	6224      	str	r4, [r4, #32]
 800624e:	6323      	str	r3, [r4, #48]	; 0x30
 8006250:	bd10      	pop	{r4, pc}
 8006252:	bf00      	nop
 8006254:	08006561 	.word	0x08006561
 8006258:	08006583 	.word	0x08006583
 800625c:	080065bb 	.word	0x080065bb
 8006260:	080065df 	.word	0x080065df

08006264 <_cleanup_r>:
 8006264:	4901      	ldr	r1, [pc, #4]	; (800626c <_cleanup_r+0x8>)
 8006266:	f000 b8af 	b.w	80063c8 <_fwalk_reent>
 800626a:	bf00      	nop
 800626c:	080061a5 	.word	0x080061a5

08006270 <__sfmoreglue>:
 8006270:	b570      	push	{r4, r5, r6, lr}
 8006272:	2268      	movs	r2, #104	; 0x68
 8006274:	1e4d      	subs	r5, r1, #1
 8006276:	4355      	muls	r5, r2
 8006278:	460e      	mov	r6, r1
 800627a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800627e:	f7ff fc09 	bl	8005a94 <_malloc_r>
 8006282:	4604      	mov	r4, r0
 8006284:	b140      	cbz	r0, 8006298 <__sfmoreglue+0x28>
 8006286:	2100      	movs	r1, #0
 8006288:	e9c0 1600 	strd	r1, r6, [r0]
 800628c:	300c      	adds	r0, #12
 800628e:	60a0      	str	r0, [r4, #8]
 8006290:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006294:	f7fd fcf2 	bl	8003c7c <memset>
 8006298:	4620      	mov	r0, r4
 800629a:	bd70      	pop	{r4, r5, r6, pc}

0800629c <__sfp_lock_acquire>:
 800629c:	4801      	ldr	r0, [pc, #4]	; (80062a4 <__sfp_lock_acquire+0x8>)
 800629e:	f000 b8b3 	b.w	8006408 <__retarget_lock_acquire_recursive>
 80062a2:	bf00      	nop
 80062a4:	2000023d 	.word	0x2000023d

080062a8 <__sfp_lock_release>:
 80062a8:	4801      	ldr	r0, [pc, #4]	; (80062b0 <__sfp_lock_release+0x8>)
 80062aa:	f000 b8ae 	b.w	800640a <__retarget_lock_release_recursive>
 80062ae:	bf00      	nop
 80062b0:	2000023d 	.word	0x2000023d

080062b4 <__sinit_lock_acquire>:
 80062b4:	4801      	ldr	r0, [pc, #4]	; (80062bc <__sinit_lock_acquire+0x8>)
 80062b6:	f000 b8a7 	b.w	8006408 <__retarget_lock_acquire_recursive>
 80062ba:	bf00      	nop
 80062bc:	2000023e 	.word	0x2000023e

080062c0 <__sinit_lock_release>:
 80062c0:	4801      	ldr	r0, [pc, #4]	; (80062c8 <__sinit_lock_release+0x8>)
 80062c2:	f000 b8a2 	b.w	800640a <__retarget_lock_release_recursive>
 80062c6:	bf00      	nop
 80062c8:	2000023e 	.word	0x2000023e

080062cc <__sinit>:
 80062cc:	b510      	push	{r4, lr}
 80062ce:	4604      	mov	r4, r0
 80062d0:	f7ff fff0 	bl	80062b4 <__sinit_lock_acquire>
 80062d4:	69a3      	ldr	r3, [r4, #24]
 80062d6:	b11b      	cbz	r3, 80062e0 <__sinit+0x14>
 80062d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062dc:	f7ff bff0 	b.w	80062c0 <__sinit_lock_release>
 80062e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062e4:	6523      	str	r3, [r4, #80]	; 0x50
 80062e6:	4b13      	ldr	r3, [pc, #76]	; (8006334 <__sinit+0x68>)
 80062e8:	4a13      	ldr	r2, [pc, #76]	; (8006338 <__sinit+0x6c>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80062ee:	42a3      	cmp	r3, r4
 80062f0:	bf04      	itt	eq
 80062f2:	2301      	moveq	r3, #1
 80062f4:	61a3      	streq	r3, [r4, #24]
 80062f6:	4620      	mov	r0, r4
 80062f8:	f000 f820 	bl	800633c <__sfp>
 80062fc:	6060      	str	r0, [r4, #4]
 80062fe:	4620      	mov	r0, r4
 8006300:	f000 f81c 	bl	800633c <__sfp>
 8006304:	60a0      	str	r0, [r4, #8]
 8006306:	4620      	mov	r0, r4
 8006308:	f000 f818 	bl	800633c <__sfp>
 800630c:	2200      	movs	r2, #0
 800630e:	60e0      	str	r0, [r4, #12]
 8006310:	2104      	movs	r1, #4
 8006312:	6860      	ldr	r0, [r4, #4]
 8006314:	f7ff ff82 	bl	800621c <std>
 8006318:	68a0      	ldr	r0, [r4, #8]
 800631a:	2201      	movs	r2, #1
 800631c:	2109      	movs	r1, #9
 800631e:	f7ff ff7d 	bl	800621c <std>
 8006322:	68e0      	ldr	r0, [r4, #12]
 8006324:	2202      	movs	r2, #2
 8006326:	2112      	movs	r1, #18
 8006328:	f7ff ff78 	bl	800621c <std>
 800632c:	2301      	movs	r3, #1
 800632e:	61a3      	str	r3, [r4, #24]
 8006330:	e7d2      	b.n	80062d8 <__sinit+0xc>
 8006332:	bf00      	nop
 8006334:	08007df0 	.word	0x08007df0
 8006338:	08006265 	.word	0x08006265

0800633c <__sfp>:
 800633c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633e:	4607      	mov	r7, r0
 8006340:	f7ff ffac 	bl	800629c <__sfp_lock_acquire>
 8006344:	4b1e      	ldr	r3, [pc, #120]	; (80063c0 <__sfp+0x84>)
 8006346:	681e      	ldr	r6, [r3, #0]
 8006348:	69b3      	ldr	r3, [r6, #24]
 800634a:	b913      	cbnz	r3, 8006352 <__sfp+0x16>
 800634c:	4630      	mov	r0, r6
 800634e:	f7ff ffbd 	bl	80062cc <__sinit>
 8006352:	3648      	adds	r6, #72	; 0x48
 8006354:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006358:	3b01      	subs	r3, #1
 800635a:	d503      	bpl.n	8006364 <__sfp+0x28>
 800635c:	6833      	ldr	r3, [r6, #0]
 800635e:	b30b      	cbz	r3, 80063a4 <__sfp+0x68>
 8006360:	6836      	ldr	r6, [r6, #0]
 8006362:	e7f7      	b.n	8006354 <__sfp+0x18>
 8006364:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006368:	b9d5      	cbnz	r5, 80063a0 <__sfp+0x64>
 800636a:	4b16      	ldr	r3, [pc, #88]	; (80063c4 <__sfp+0x88>)
 800636c:	60e3      	str	r3, [r4, #12]
 800636e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006372:	6665      	str	r5, [r4, #100]	; 0x64
 8006374:	f000 f847 	bl	8006406 <__retarget_lock_init_recursive>
 8006378:	f7ff ff96 	bl	80062a8 <__sfp_lock_release>
 800637c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006380:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006384:	6025      	str	r5, [r4, #0]
 8006386:	61a5      	str	r5, [r4, #24]
 8006388:	2208      	movs	r2, #8
 800638a:	4629      	mov	r1, r5
 800638c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006390:	f7fd fc74 	bl	8003c7c <memset>
 8006394:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006398:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800639c:	4620      	mov	r0, r4
 800639e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063a0:	3468      	adds	r4, #104	; 0x68
 80063a2:	e7d9      	b.n	8006358 <__sfp+0x1c>
 80063a4:	2104      	movs	r1, #4
 80063a6:	4638      	mov	r0, r7
 80063a8:	f7ff ff62 	bl	8006270 <__sfmoreglue>
 80063ac:	4604      	mov	r4, r0
 80063ae:	6030      	str	r0, [r6, #0]
 80063b0:	2800      	cmp	r0, #0
 80063b2:	d1d5      	bne.n	8006360 <__sfp+0x24>
 80063b4:	f7ff ff78 	bl	80062a8 <__sfp_lock_release>
 80063b8:	230c      	movs	r3, #12
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	e7ee      	b.n	800639c <__sfp+0x60>
 80063be:	bf00      	nop
 80063c0:	08007df0 	.word	0x08007df0
 80063c4:	ffff0001 	.word	0xffff0001

080063c8 <_fwalk_reent>:
 80063c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063cc:	4606      	mov	r6, r0
 80063ce:	4688      	mov	r8, r1
 80063d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063d4:	2700      	movs	r7, #0
 80063d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063da:	f1b9 0901 	subs.w	r9, r9, #1
 80063de:	d505      	bpl.n	80063ec <_fwalk_reent+0x24>
 80063e0:	6824      	ldr	r4, [r4, #0]
 80063e2:	2c00      	cmp	r4, #0
 80063e4:	d1f7      	bne.n	80063d6 <_fwalk_reent+0xe>
 80063e6:	4638      	mov	r0, r7
 80063e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ec:	89ab      	ldrh	r3, [r5, #12]
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d907      	bls.n	8006402 <_fwalk_reent+0x3a>
 80063f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063f6:	3301      	adds	r3, #1
 80063f8:	d003      	beq.n	8006402 <_fwalk_reent+0x3a>
 80063fa:	4629      	mov	r1, r5
 80063fc:	4630      	mov	r0, r6
 80063fe:	47c0      	blx	r8
 8006400:	4307      	orrs	r7, r0
 8006402:	3568      	adds	r5, #104	; 0x68
 8006404:	e7e9      	b.n	80063da <_fwalk_reent+0x12>

08006406 <__retarget_lock_init_recursive>:
 8006406:	4770      	bx	lr

08006408 <__retarget_lock_acquire_recursive>:
 8006408:	4770      	bx	lr

0800640a <__retarget_lock_release_recursive>:
 800640a:	4770      	bx	lr

0800640c <__swhatbuf_r>:
 800640c:	b570      	push	{r4, r5, r6, lr}
 800640e:	460e      	mov	r6, r1
 8006410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006414:	2900      	cmp	r1, #0
 8006416:	b096      	sub	sp, #88	; 0x58
 8006418:	4614      	mov	r4, r2
 800641a:	461d      	mov	r5, r3
 800641c:	da08      	bge.n	8006430 <__swhatbuf_r+0x24>
 800641e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	602a      	str	r2, [r5, #0]
 8006426:	061a      	lsls	r2, r3, #24
 8006428:	d410      	bmi.n	800644c <__swhatbuf_r+0x40>
 800642a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800642e:	e00e      	b.n	800644e <__swhatbuf_r+0x42>
 8006430:	466a      	mov	r2, sp
 8006432:	f000 f8fb 	bl	800662c <_fstat_r>
 8006436:	2800      	cmp	r0, #0
 8006438:	dbf1      	blt.n	800641e <__swhatbuf_r+0x12>
 800643a:	9a01      	ldr	r2, [sp, #4]
 800643c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006440:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006444:	425a      	negs	r2, r3
 8006446:	415a      	adcs	r2, r3
 8006448:	602a      	str	r2, [r5, #0]
 800644a:	e7ee      	b.n	800642a <__swhatbuf_r+0x1e>
 800644c:	2340      	movs	r3, #64	; 0x40
 800644e:	2000      	movs	r0, #0
 8006450:	6023      	str	r3, [r4, #0]
 8006452:	b016      	add	sp, #88	; 0x58
 8006454:	bd70      	pop	{r4, r5, r6, pc}
	...

08006458 <__smakebuf_r>:
 8006458:	898b      	ldrh	r3, [r1, #12]
 800645a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800645c:	079d      	lsls	r5, r3, #30
 800645e:	4606      	mov	r6, r0
 8006460:	460c      	mov	r4, r1
 8006462:	d507      	bpl.n	8006474 <__smakebuf_r+0x1c>
 8006464:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006468:	6023      	str	r3, [r4, #0]
 800646a:	6123      	str	r3, [r4, #16]
 800646c:	2301      	movs	r3, #1
 800646e:	6163      	str	r3, [r4, #20]
 8006470:	b002      	add	sp, #8
 8006472:	bd70      	pop	{r4, r5, r6, pc}
 8006474:	ab01      	add	r3, sp, #4
 8006476:	466a      	mov	r2, sp
 8006478:	f7ff ffc8 	bl	800640c <__swhatbuf_r>
 800647c:	9900      	ldr	r1, [sp, #0]
 800647e:	4605      	mov	r5, r0
 8006480:	4630      	mov	r0, r6
 8006482:	f7ff fb07 	bl	8005a94 <_malloc_r>
 8006486:	b948      	cbnz	r0, 800649c <__smakebuf_r+0x44>
 8006488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800648c:	059a      	lsls	r2, r3, #22
 800648e:	d4ef      	bmi.n	8006470 <__smakebuf_r+0x18>
 8006490:	f023 0303 	bic.w	r3, r3, #3
 8006494:	f043 0302 	orr.w	r3, r3, #2
 8006498:	81a3      	strh	r3, [r4, #12]
 800649a:	e7e3      	b.n	8006464 <__smakebuf_r+0xc>
 800649c:	4b0d      	ldr	r3, [pc, #52]	; (80064d4 <__smakebuf_r+0x7c>)
 800649e:	62b3      	str	r3, [r6, #40]	; 0x28
 80064a0:	89a3      	ldrh	r3, [r4, #12]
 80064a2:	6020      	str	r0, [r4, #0]
 80064a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064a8:	81a3      	strh	r3, [r4, #12]
 80064aa:	9b00      	ldr	r3, [sp, #0]
 80064ac:	6163      	str	r3, [r4, #20]
 80064ae:	9b01      	ldr	r3, [sp, #4]
 80064b0:	6120      	str	r0, [r4, #16]
 80064b2:	b15b      	cbz	r3, 80064cc <__smakebuf_r+0x74>
 80064b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064b8:	4630      	mov	r0, r6
 80064ba:	f000 f8c9 	bl	8006650 <_isatty_r>
 80064be:	b128      	cbz	r0, 80064cc <__smakebuf_r+0x74>
 80064c0:	89a3      	ldrh	r3, [r4, #12]
 80064c2:	f023 0303 	bic.w	r3, r3, #3
 80064c6:	f043 0301 	orr.w	r3, r3, #1
 80064ca:	81a3      	strh	r3, [r4, #12]
 80064cc:	89a0      	ldrh	r0, [r4, #12]
 80064ce:	4305      	orrs	r5, r0
 80064d0:	81a5      	strh	r5, [r4, #12]
 80064d2:	e7cd      	b.n	8006470 <__smakebuf_r+0x18>
 80064d4:	08006265 	.word	0x08006265

080064d8 <_raise_r>:
 80064d8:	291f      	cmp	r1, #31
 80064da:	b538      	push	{r3, r4, r5, lr}
 80064dc:	4604      	mov	r4, r0
 80064de:	460d      	mov	r5, r1
 80064e0:	d904      	bls.n	80064ec <_raise_r+0x14>
 80064e2:	2316      	movs	r3, #22
 80064e4:	6003      	str	r3, [r0, #0]
 80064e6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ea:	bd38      	pop	{r3, r4, r5, pc}
 80064ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80064ee:	b112      	cbz	r2, 80064f6 <_raise_r+0x1e>
 80064f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064f4:	b94b      	cbnz	r3, 800650a <_raise_r+0x32>
 80064f6:	4620      	mov	r0, r4
 80064f8:	f000 f830 	bl	800655c <_getpid_r>
 80064fc:	462a      	mov	r2, r5
 80064fe:	4601      	mov	r1, r0
 8006500:	4620      	mov	r0, r4
 8006502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006506:	f000 b817 	b.w	8006538 <_kill_r>
 800650a:	2b01      	cmp	r3, #1
 800650c:	d00a      	beq.n	8006524 <_raise_r+0x4c>
 800650e:	1c59      	adds	r1, r3, #1
 8006510:	d103      	bne.n	800651a <_raise_r+0x42>
 8006512:	2316      	movs	r3, #22
 8006514:	6003      	str	r3, [r0, #0]
 8006516:	2001      	movs	r0, #1
 8006518:	e7e7      	b.n	80064ea <_raise_r+0x12>
 800651a:	2400      	movs	r4, #0
 800651c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006520:	4628      	mov	r0, r5
 8006522:	4798      	blx	r3
 8006524:	2000      	movs	r0, #0
 8006526:	e7e0      	b.n	80064ea <_raise_r+0x12>

08006528 <raise>:
 8006528:	4b02      	ldr	r3, [pc, #8]	; (8006534 <raise+0xc>)
 800652a:	4601      	mov	r1, r0
 800652c:	6818      	ldr	r0, [r3, #0]
 800652e:	f7ff bfd3 	b.w	80064d8 <_raise_r>
 8006532:	bf00      	nop
 8006534:	20000010 	.word	0x20000010

08006538 <_kill_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4d07      	ldr	r5, [pc, #28]	; (8006558 <_kill_r+0x20>)
 800653c:	2300      	movs	r3, #0
 800653e:	4604      	mov	r4, r0
 8006540:	4608      	mov	r0, r1
 8006542:	4611      	mov	r1, r2
 8006544:	602b      	str	r3, [r5, #0]
 8006546:	f001 f975 	bl	8007834 <_kill>
 800654a:	1c43      	adds	r3, r0, #1
 800654c:	d102      	bne.n	8006554 <_kill_r+0x1c>
 800654e:	682b      	ldr	r3, [r5, #0]
 8006550:	b103      	cbz	r3, 8006554 <_kill_r+0x1c>
 8006552:	6023      	str	r3, [r4, #0]
 8006554:	bd38      	pop	{r3, r4, r5, pc}
 8006556:	bf00      	nop
 8006558:	20000238 	.word	0x20000238

0800655c <_getpid_r>:
 800655c:	f001 b95a 	b.w	8007814 <_getpid>

08006560 <__sread>:
 8006560:	b510      	push	{r4, lr}
 8006562:	460c      	mov	r4, r1
 8006564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006568:	f000 f894 	bl	8006694 <_read_r>
 800656c:	2800      	cmp	r0, #0
 800656e:	bfab      	itete	ge
 8006570:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006572:	89a3      	ldrhlt	r3, [r4, #12]
 8006574:	181b      	addge	r3, r3, r0
 8006576:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800657a:	bfac      	ite	ge
 800657c:	6563      	strge	r3, [r4, #84]	; 0x54
 800657e:	81a3      	strhlt	r3, [r4, #12]
 8006580:	bd10      	pop	{r4, pc}

08006582 <__swrite>:
 8006582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006586:	461f      	mov	r7, r3
 8006588:	898b      	ldrh	r3, [r1, #12]
 800658a:	05db      	lsls	r3, r3, #23
 800658c:	4605      	mov	r5, r0
 800658e:	460c      	mov	r4, r1
 8006590:	4616      	mov	r6, r2
 8006592:	d505      	bpl.n	80065a0 <__swrite+0x1e>
 8006594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006598:	2302      	movs	r3, #2
 800659a:	2200      	movs	r2, #0
 800659c:	f000 f868 	bl	8006670 <_lseek_r>
 80065a0:	89a3      	ldrh	r3, [r4, #12]
 80065a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065aa:	81a3      	strh	r3, [r4, #12]
 80065ac:	4632      	mov	r2, r6
 80065ae:	463b      	mov	r3, r7
 80065b0:	4628      	mov	r0, r5
 80065b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065b6:	f000 b817 	b.w	80065e8 <_write_r>

080065ba <__sseek>:
 80065ba:	b510      	push	{r4, lr}
 80065bc:	460c      	mov	r4, r1
 80065be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065c2:	f000 f855 	bl	8006670 <_lseek_r>
 80065c6:	1c43      	adds	r3, r0, #1
 80065c8:	89a3      	ldrh	r3, [r4, #12]
 80065ca:	bf15      	itete	ne
 80065cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80065ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065d6:	81a3      	strheq	r3, [r4, #12]
 80065d8:	bf18      	it	ne
 80065da:	81a3      	strhne	r3, [r4, #12]
 80065dc:	bd10      	pop	{r4, pc}

080065de <__sclose>:
 80065de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065e2:	f000 b813 	b.w	800660c <_close_r>
	...

080065e8 <_write_r>:
 80065e8:	b538      	push	{r3, r4, r5, lr}
 80065ea:	4d07      	ldr	r5, [pc, #28]	; (8006608 <_write_r+0x20>)
 80065ec:	4604      	mov	r4, r0
 80065ee:	4608      	mov	r0, r1
 80065f0:	4611      	mov	r1, r2
 80065f2:	2200      	movs	r2, #0
 80065f4:	602a      	str	r2, [r5, #0]
 80065f6:	461a      	mov	r2, r3
 80065f8:	f001 f942 	bl	8007880 <_write>
 80065fc:	1c43      	adds	r3, r0, #1
 80065fe:	d102      	bne.n	8006606 <_write_r+0x1e>
 8006600:	682b      	ldr	r3, [r5, #0]
 8006602:	b103      	cbz	r3, 8006606 <_write_r+0x1e>
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	bd38      	pop	{r3, r4, r5, pc}
 8006608:	20000238 	.word	0x20000238

0800660c <_close_r>:
 800660c:	b538      	push	{r3, r4, r5, lr}
 800660e:	4d06      	ldr	r5, [pc, #24]	; (8006628 <_close_r+0x1c>)
 8006610:	2300      	movs	r3, #0
 8006612:	4604      	mov	r4, r0
 8006614:	4608      	mov	r0, r1
 8006616:	602b      	str	r3, [r5, #0]
 8006618:	f001 f8ec 	bl	80077f4 <_close>
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	d102      	bne.n	8006626 <_close_r+0x1a>
 8006620:	682b      	ldr	r3, [r5, #0]
 8006622:	b103      	cbz	r3, 8006626 <_close_r+0x1a>
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	bd38      	pop	{r3, r4, r5, pc}
 8006628:	20000238 	.word	0x20000238

0800662c <_fstat_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	4d07      	ldr	r5, [pc, #28]	; (800664c <_fstat_r+0x20>)
 8006630:	2300      	movs	r3, #0
 8006632:	4604      	mov	r4, r0
 8006634:	4608      	mov	r0, r1
 8006636:	4611      	mov	r1, r2
 8006638:	602b      	str	r3, [r5, #0]
 800663a:	f001 f8e3 	bl	8007804 <_fstat>
 800663e:	1c43      	adds	r3, r0, #1
 8006640:	d102      	bne.n	8006648 <_fstat_r+0x1c>
 8006642:	682b      	ldr	r3, [r5, #0]
 8006644:	b103      	cbz	r3, 8006648 <_fstat_r+0x1c>
 8006646:	6023      	str	r3, [r4, #0]
 8006648:	bd38      	pop	{r3, r4, r5, pc}
 800664a:	bf00      	nop
 800664c:	20000238 	.word	0x20000238

08006650 <_isatty_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	4d06      	ldr	r5, [pc, #24]	; (800666c <_isatty_r+0x1c>)
 8006654:	2300      	movs	r3, #0
 8006656:	4604      	mov	r4, r0
 8006658:	4608      	mov	r0, r1
 800665a:	602b      	str	r3, [r5, #0]
 800665c:	f001 f8e2 	bl	8007824 <_isatty>
 8006660:	1c43      	adds	r3, r0, #1
 8006662:	d102      	bne.n	800666a <_isatty_r+0x1a>
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	b103      	cbz	r3, 800666a <_isatty_r+0x1a>
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	bd38      	pop	{r3, r4, r5, pc}
 800666c:	20000238 	.word	0x20000238

08006670 <_lseek_r>:
 8006670:	b538      	push	{r3, r4, r5, lr}
 8006672:	4d07      	ldr	r5, [pc, #28]	; (8006690 <_lseek_r+0x20>)
 8006674:	4604      	mov	r4, r0
 8006676:	4608      	mov	r0, r1
 8006678:	4611      	mov	r1, r2
 800667a:	2200      	movs	r2, #0
 800667c:	602a      	str	r2, [r5, #0]
 800667e:	461a      	mov	r2, r3
 8006680:	f001 f8e0 	bl	8007844 <_lseek>
 8006684:	1c43      	adds	r3, r0, #1
 8006686:	d102      	bne.n	800668e <_lseek_r+0x1e>
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	b103      	cbz	r3, 800668e <_lseek_r+0x1e>
 800668c:	6023      	str	r3, [r4, #0]
 800668e:	bd38      	pop	{r3, r4, r5, pc}
 8006690:	20000238 	.word	0x20000238

08006694 <_read_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	4d07      	ldr	r5, [pc, #28]	; (80066b4 <_read_r+0x20>)
 8006698:	4604      	mov	r4, r0
 800669a:	4608      	mov	r0, r1
 800669c:	4611      	mov	r1, r2
 800669e:	2200      	movs	r2, #0
 80066a0:	602a      	str	r2, [r5, #0]
 80066a2:	461a      	mov	r2, r3
 80066a4:	f001 f8d6 	bl	8007854 <_read>
 80066a8:	1c43      	adds	r3, r0, #1
 80066aa:	d102      	bne.n	80066b2 <_read_r+0x1e>
 80066ac:	682b      	ldr	r3, [r5, #0]
 80066ae:	b103      	cbz	r3, 80066b2 <_read_r+0x1e>
 80066b0:	6023      	str	r3, [r4, #0]
 80066b2:	bd38      	pop	{r3, r4, r5, pc}
 80066b4:	20000238 	.word	0x20000238

080066b8 <cos>:
 80066b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80066ba:	ec53 2b10 	vmov	r2, r3, d0
 80066be:	4826      	ldr	r0, [pc, #152]	; (8006758 <cos+0xa0>)
 80066c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80066c4:	4281      	cmp	r1, r0
 80066c6:	dc06      	bgt.n	80066d6 <cos+0x1e>
 80066c8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8006750 <cos+0x98>
 80066cc:	b005      	add	sp, #20
 80066ce:	f85d eb04 	ldr.w	lr, [sp], #4
 80066d2:	f000 baa9 	b.w	8006c28 <__kernel_cos>
 80066d6:	4821      	ldr	r0, [pc, #132]	; (800675c <cos+0xa4>)
 80066d8:	4281      	cmp	r1, r0
 80066da:	dd09      	ble.n	80066f0 <cos+0x38>
 80066dc:	ee10 0a10 	vmov	r0, s0
 80066e0:	4619      	mov	r1, r3
 80066e2:	f7f9 fdd9 	bl	8000298 <__aeabi_dsub>
 80066e6:	ec41 0b10 	vmov	d0, r0, r1
 80066ea:	b005      	add	sp, #20
 80066ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80066f0:	4668      	mov	r0, sp
 80066f2:	f000 f88d 	bl	8006810 <__ieee754_rem_pio2>
 80066f6:	f000 0003 	and.w	r0, r0, #3
 80066fa:	2801      	cmp	r0, #1
 80066fc:	d00b      	beq.n	8006716 <cos+0x5e>
 80066fe:	2802      	cmp	r0, #2
 8006700:	d016      	beq.n	8006730 <cos+0x78>
 8006702:	b9e0      	cbnz	r0, 800673e <cos+0x86>
 8006704:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006708:	ed9d 0b00 	vldr	d0, [sp]
 800670c:	f000 fa8c 	bl	8006c28 <__kernel_cos>
 8006710:	ec51 0b10 	vmov	r0, r1, d0
 8006714:	e7e7      	b.n	80066e6 <cos+0x2e>
 8006716:	ed9d 1b02 	vldr	d1, [sp, #8]
 800671a:	ed9d 0b00 	vldr	d0, [sp]
 800671e:	f000 fe9b 	bl	8007458 <__kernel_sin>
 8006722:	ec53 2b10 	vmov	r2, r3, d0
 8006726:	ee10 0a10 	vmov	r0, s0
 800672a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800672e:	e7da      	b.n	80066e6 <cos+0x2e>
 8006730:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006734:	ed9d 0b00 	vldr	d0, [sp]
 8006738:	f000 fa76 	bl	8006c28 <__kernel_cos>
 800673c:	e7f1      	b.n	8006722 <cos+0x6a>
 800673e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006742:	ed9d 0b00 	vldr	d0, [sp]
 8006746:	2001      	movs	r0, #1
 8006748:	f000 fe86 	bl	8007458 <__kernel_sin>
 800674c:	e7e0      	b.n	8006710 <cos+0x58>
 800674e:	bf00      	nop
	...
 8006758:	3fe921fb 	.word	0x3fe921fb
 800675c:	7fefffff 	.word	0x7fefffff

08006760 <sin>:
 8006760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006762:	ec53 2b10 	vmov	r2, r3, d0
 8006766:	4828      	ldr	r0, [pc, #160]	; (8006808 <sin+0xa8>)
 8006768:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800676c:	4281      	cmp	r1, r0
 800676e:	dc07      	bgt.n	8006780 <sin+0x20>
 8006770:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8006800 <sin+0xa0>
 8006774:	2000      	movs	r0, #0
 8006776:	b005      	add	sp, #20
 8006778:	f85d eb04 	ldr.w	lr, [sp], #4
 800677c:	f000 be6c 	b.w	8007458 <__kernel_sin>
 8006780:	4822      	ldr	r0, [pc, #136]	; (800680c <sin+0xac>)
 8006782:	4281      	cmp	r1, r0
 8006784:	dd09      	ble.n	800679a <sin+0x3a>
 8006786:	ee10 0a10 	vmov	r0, s0
 800678a:	4619      	mov	r1, r3
 800678c:	f7f9 fd84 	bl	8000298 <__aeabi_dsub>
 8006790:	ec41 0b10 	vmov	d0, r0, r1
 8006794:	b005      	add	sp, #20
 8006796:	f85d fb04 	ldr.w	pc, [sp], #4
 800679a:	4668      	mov	r0, sp
 800679c:	f000 f838 	bl	8006810 <__ieee754_rem_pio2>
 80067a0:	f000 0003 	and.w	r0, r0, #3
 80067a4:	2801      	cmp	r0, #1
 80067a6:	d00c      	beq.n	80067c2 <sin+0x62>
 80067a8:	2802      	cmp	r0, #2
 80067aa:	d011      	beq.n	80067d0 <sin+0x70>
 80067ac:	b9f0      	cbnz	r0, 80067ec <sin+0x8c>
 80067ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80067b2:	ed9d 0b00 	vldr	d0, [sp]
 80067b6:	2001      	movs	r0, #1
 80067b8:	f000 fe4e 	bl	8007458 <__kernel_sin>
 80067bc:	ec51 0b10 	vmov	r0, r1, d0
 80067c0:	e7e6      	b.n	8006790 <sin+0x30>
 80067c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80067c6:	ed9d 0b00 	vldr	d0, [sp]
 80067ca:	f000 fa2d 	bl	8006c28 <__kernel_cos>
 80067ce:	e7f5      	b.n	80067bc <sin+0x5c>
 80067d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80067d4:	ed9d 0b00 	vldr	d0, [sp]
 80067d8:	2001      	movs	r0, #1
 80067da:	f000 fe3d 	bl	8007458 <__kernel_sin>
 80067de:	ec53 2b10 	vmov	r2, r3, d0
 80067e2:	ee10 0a10 	vmov	r0, s0
 80067e6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80067ea:	e7d1      	b.n	8006790 <sin+0x30>
 80067ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80067f0:	ed9d 0b00 	vldr	d0, [sp]
 80067f4:	f000 fa18 	bl	8006c28 <__kernel_cos>
 80067f8:	e7f1      	b.n	80067de <sin+0x7e>
 80067fa:	bf00      	nop
 80067fc:	f3af 8000 	nop.w
	...
 8006808:	3fe921fb 	.word	0x3fe921fb
 800680c:	7fefffff 	.word	0x7fefffff

08006810 <__ieee754_rem_pio2>:
 8006810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006814:	ed2d 8b02 	vpush	{d8}
 8006818:	ec55 4b10 	vmov	r4, r5, d0
 800681c:	4bca      	ldr	r3, [pc, #808]	; (8006b48 <__ieee754_rem_pio2+0x338>)
 800681e:	b08b      	sub	sp, #44	; 0x2c
 8006820:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8006824:	4598      	cmp	r8, r3
 8006826:	4682      	mov	sl, r0
 8006828:	9502      	str	r5, [sp, #8]
 800682a:	dc08      	bgt.n	800683e <__ieee754_rem_pio2+0x2e>
 800682c:	2200      	movs	r2, #0
 800682e:	2300      	movs	r3, #0
 8006830:	ed80 0b00 	vstr	d0, [r0]
 8006834:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006838:	f04f 0b00 	mov.w	fp, #0
 800683c:	e028      	b.n	8006890 <__ieee754_rem_pio2+0x80>
 800683e:	4bc3      	ldr	r3, [pc, #780]	; (8006b4c <__ieee754_rem_pio2+0x33c>)
 8006840:	4598      	cmp	r8, r3
 8006842:	dc78      	bgt.n	8006936 <__ieee754_rem_pio2+0x126>
 8006844:	9b02      	ldr	r3, [sp, #8]
 8006846:	4ec2      	ldr	r6, [pc, #776]	; (8006b50 <__ieee754_rem_pio2+0x340>)
 8006848:	2b00      	cmp	r3, #0
 800684a:	ee10 0a10 	vmov	r0, s0
 800684e:	a3b0      	add	r3, pc, #704	; (adr r3, 8006b10 <__ieee754_rem_pio2+0x300>)
 8006850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006854:	4629      	mov	r1, r5
 8006856:	dd39      	ble.n	80068cc <__ieee754_rem_pio2+0xbc>
 8006858:	f7f9 fd1e 	bl	8000298 <__aeabi_dsub>
 800685c:	45b0      	cmp	r8, r6
 800685e:	4604      	mov	r4, r0
 8006860:	460d      	mov	r5, r1
 8006862:	d01b      	beq.n	800689c <__ieee754_rem_pio2+0x8c>
 8006864:	a3ac      	add	r3, pc, #688	; (adr r3, 8006b18 <__ieee754_rem_pio2+0x308>)
 8006866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686a:	f7f9 fd15 	bl	8000298 <__aeabi_dsub>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	e9ca 2300 	strd	r2, r3, [sl]
 8006876:	4620      	mov	r0, r4
 8006878:	4629      	mov	r1, r5
 800687a:	f7f9 fd0d 	bl	8000298 <__aeabi_dsub>
 800687e:	a3a6      	add	r3, pc, #664	; (adr r3, 8006b18 <__ieee754_rem_pio2+0x308>)
 8006880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006884:	f7f9 fd08 	bl	8000298 <__aeabi_dsub>
 8006888:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800688c:	f04f 0b01 	mov.w	fp, #1
 8006890:	4658      	mov	r0, fp
 8006892:	b00b      	add	sp, #44	; 0x2c
 8006894:	ecbd 8b02 	vpop	{d8}
 8006898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800689c:	a3a0      	add	r3, pc, #640	; (adr r3, 8006b20 <__ieee754_rem_pio2+0x310>)
 800689e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a2:	f7f9 fcf9 	bl	8000298 <__aeabi_dsub>
 80068a6:	a3a0      	add	r3, pc, #640	; (adr r3, 8006b28 <__ieee754_rem_pio2+0x318>)
 80068a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ac:	4604      	mov	r4, r0
 80068ae:	460d      	mov	r5, r1
 80068b0:	f7f9 fcf2 	bl	8000298 <__aeabi_dsub>
 80068b4:	4602      	mov	r2, r0
 80068b6:	460b      	mov	r3, r1
 80068b8:	e9ca 2300 	strd	r2, r3, [sl]
 80068bc:	4620      	mov	r0, r4
 80068be:	4629      	mov	r1, r5
 80068c0:	f7f9 fcea 	bl	8000298 <__aeabi_dsub>
 80068c4:	a398      	add	r3, pc, #608	; (adr r3, 8006b28 <__ieee754_rem_pio2+0x318>)
 80068c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ca:	e7db      	b.n	8006884 <__ieee754_rem_pio2+0x74>
 80068cc:	f7f9 fce6 	bl	800029c <__adddf3>
 80068d0:	45b0      	cmp	r8, r6
 80068d2:	4604      	mov	r4, r0
 80068d4:	460d      	mov	r5, r1
 80068d6:	d016      	beq.n	8006906 <__ieee754_rem_pio2+0xf6>
 80068d8:	a38f      	add	r3, pc, #572	; (adr r3, 8006b18 <__ieee754_rem_pio2+0x308>)
 80068da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068de:	f7f9 fcdd 	bl	800029c <__adddf3>
 80068e2:	4602      	mov	r2, r0
 80068e4:	460b      	mov	r3, r1
 80068e6:	e9ca 2300 	strd	r2, r3, [sl]
 80068ea:	4620      	mov	r0, r4
 80068ec:	4629      	mov	r1, r5
 80068ee:	f7f9 fcd3 	bl	8000298 <__aeabi_dsub>
 80068f2:	a389      	add	r3, pc, #548	; (adr r3, 8006b18 <__ieee754_rem_pio2+0x308>)
 80068f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f8:	f7f9 fcd0 	bl	800029c <__adddf3>
 80068fc:	f04f 3bff 	mov.w	fp, #4294967295
 8006900:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006904:	e7c4      	b.n	8006890 <__ieee754_rem_pio2+0x80>
 8006906:	a386      	add	r3, pc, #536	; (adr r3, 8006b20 <__ieee754_rem_pio2+0x310>)
 8006908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690c:	f7f9 fcc6 	bl	800029c <__adddf3>
 8006910:	a385      	add	r3, pc, #532	; (adr r3, 8006b28 <__ieee754_rem_pio2+0x318>)
 8006912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006916:	4604      	mov	r4, r0
 8006918:	460d      	mov	r5, r1
 800691a:	f7f9 fcbf 	bl	800029c <__adddf3>
 800691e:	4602      	mov	r2, r0
 8006920:	460b      	mov	r3, r1
 8006922:	e9ca 2300 	strd	r2, r3, [sl]
 8006926:	4620      	mov	r0, r4
 8006928:	4629      	mov	r1, r5
 800692a:	f7f9 fcb5 	bl	8000298 <__aeabi_dsub>
 800692e:	a37e      	add	r3, pc, #504	; (adr r3, 8006b28 <__ieee754_rem_pio2+0x318>)
 8006930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006934:	e7e0      	b.n	80068f8 <__ieee754_rem_pio2+0xe8>
 8006936:	4b87      	ldr	r3, [pc, #540]	; (8006b54 <__ieee754_rem_pio2+0x344>)
 8006938:	4598      	cmp	r8, r3
 800693a:	f300 80d9 	bgt.w	8006af0 <__ieee754_rem_pio2+0x2e0>
 800693e:	f000 fe49 	bl	80075d4 <fabs>
 8006942:	ec55 4b10 	vmov	r4, r5, d0
 8006946:	ee10 0a10 	vmov	r0, s0
 800694a:	a379      	add	r3, pc, #484	; (adr r3, 8006b30 <__ieee754_rem_pio2+0x320>)
 800694c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006950:	4629      	mov	r1, r5
 8006952:	f7f9 fe59 	bl	8000608 <__aeabi_dmul>
 8006956:	4b80      	ldr	r3, [pc, #512]	; (8006b58 <__ieee754_rem_pio2+0x348>)
 8006958:	2200      	movs	r2, #0
 800695a:	f7f9 fc9f 	bl	800029c <__adddf3>
 800695e:	f7fa f903 	bl	8000b68 <__aeabi_d2iz>
 8006962:	4683      	mov	fp, r0
 8006964:	f7f9 fde6 	bl	8000534 <__aeabi_i2d>
 8006968:	4602      	mov	r2, r0
 800696a:	460b      	mov	r3, r1
 800696c:	ec43 2b18 	vmov	d8, r2, r3
 8006970:	a367      	add	r3, pc, #412	; (adr r3, 8006b10 <__ieee754_rem_pio2+0x300>)
 8006972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006976:	f7f9 fe47 	bl	8000608 <__aeabi_dmul>
 800697a:	4602      	mov	r2, r0
 800697c:	460b      	mov	r3, r1
 800697e:	4620      	mov	r0, r4
 8006980:	4629      	mov	r1, r5
 8006982:	f7f9 fc89 	bl	8000298 <__aeabi_dsub>
 8006986:	a364      	add	r3, pc, #400	; (adr r3, 8006b18 <__ieee754_rem_pio2+0x308>)
 8006988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698c:	4606      	mov	r6, r0
 800698e:	460f      	mov	r7, r1
 8006990:	ec51 0b18 	vmov	r0, r1, d8
 8006994:	f7f9 fe38 	bl	8000608 <__aeabi_dmul>
 8006998:	f1bb 0f1f 	cmp.w	fp, #31
 800699c:	4604      	mov	r4, r0
 800699e:	460d      	mov	r5, r1
 80069a0:	dc0d      	bgt.n	80069be <__ieee754_rem_pio2+0x1ae>
 80069a2:	4b6e      	ldr	r3, [pc, #440]	; (8006b5c <__ieee754_rem_pio2+0x34c>)
 80069a4:	f10b 32ff 	add.w	r2, fp, #4294967295
 80069a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ac:	4543      	cmp	r3, r8
 80069ae:	d006      	beq.n	80069be <__ieee754_rem_pio2+0x1ae>
 80069b0:	4622      	mov	r2, r4
 80069b2:	462b      	mov	r3, r5
 80069b4:	4630      	mov	r0, r6
 80069b6:	4639      	mov	r1, r7
 80069b8:	f7f9 fc6e 	bl	8000298 <__aeabi_dsub>
 80069bc:	e00f      	b.n	80069de <__ieee754_rem_pio2+0x1ce>
 80069be:	462b      	mov	r3, r5
 80069c0:	4622      	mov	r2, r4
 80069c2:	4630      	mov	r0, r6
 80069c4:	4639      	mov	r1, r7
 80069c6:	f7f9 fc67 	bl	8000298 <__aeabi_dsub>
 80069ca:	ea4f 5328 	mov.w	r3, r8, asr #20
 80069ce:	9303      	str	r3, [sp, #12]
 80069d0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80069d4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80069d8:	f1b8 0f10 	cmp.w	r8, #16
 80069dc:	dc02      	bgt.n	80069e4 <__ieee754_rem_pio2+0x1d4>
 80069de:	e9ca 0100 	strd	r0, r1, [sl]
 80069e2:	e039      	b.n	8006a58 <__ieee754_rem_pio2+0x248>
 80069e4:	a34e      	add	r3, pc, #312	; (adr r3, 8006b20 <__ieee754_rem_pio2+0x310>)
 80069e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ea:	ec51 0b18 	vmov	r0, r1, d8
 80069ee:	f7f9 fe0b 	bl	8000608 <__aeabi_dmul>
 80069f2:	4604      	mov	r4, r0
 80069f4:	460d      	mov	r5, r1
 80069f6:	4602      	mov	r2, r0
 80069f8:	460b      	mov	r3, r1
 80069fa:	4630      	mov	r0, r6
 80069fc:	4639      	mov	r1, r7
 80069fe:	f7f9 fc4b 	bl	8000298 <__aeabi_dsub>
 8006a02:	4602      	mov	r2, r0
 8006a04:	460b      	mov	r3, r1
 8006a06:	4680      	mov	r8, r0
 8006a08:	4689      	mov	r9, r1
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	4639      	mov	r1, r7
 8006a0e:	f7f9 fc43 	bl	8000298 <__aeabi_dsub>
 8006a12:	4622      	mov	r2, r4
 8006a14:	462b      	mov	r3, r5
 8006a16:	f7f9 fc3f 	bl	8000298 <__aeabi_dsub>
 8006a1a:	a343      	add	r3, pc, #268	; (adr r3, 8006b28 <__ieee754_rem_pio2+0x318>)
 8006a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a20:	4604      	mov	r4, r0
 8006a22:	460d      	mov	r5, r1
 8006a24:	ec51 0b18 	vmov	r0, r1, d8
 8006a28:	f7f9 fdee 	bl	8000608 <__aeabi_dmul>
 8006a2c:	4622      	mov	r2, r4
 8006a2e:	462b      	mov	r3, r5
 8006a30:	f7f9 fc32 	bl	8000298 <__aeabi_dsub>
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	4604      	mov	r4, r0
 8006a3a:	460d      	mov	r5, r1
 8006a3c:	4640      	mov	r0, r8
 8006a3e:	4649      	mov	r1, r9
 8006a40:	f7f9 fc2a 	bl	8000298 <__aeabi_dsub>
 8006a44:	9a03      	ldr	r2, [sp, #12]
 8006a46:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	2b31      	cmp	r3, #49	; 0x31
 8006a4e:	dc24      	bgt.n	8006a9a <__ieee754_rem_pio2+0x28a>
 8006a50:	e9ca 0100 	strd	r0, r1, [sl]
 8006a54:	4646      	mov	r6, r8
 8006a56:	464f      	mov	r7, r9
 8006a58:	e9da 8900 	ldrd	r8, r9, [sl]
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	4642      	mov	r2, r8
 8006a60:	464b      	mov	r3, r9
 8006a62:	4639      	mov	r1, r7
 8006a64:	f7f9 fc18 	bl	8000298 <__aeabi_dsub>
 8006a68:	462b      	mov	r3, r5
 8006a6a:	4622      	mov	r2, r4
 8006a6c:	f7f9 fc14 	bl	8000298 <__aeabi_dsub>
 8006a70:	9b02      	ldr	r3, [sp, #8]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006a78:	f6bf af0a 	bge.w	8006890 <__ieee754_rem_pio2+0x80>
 8006a7c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006a80:	f8ca 3004 	str.w	r3, [sl, #4]
 8006a84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a88:	f8ca 8000 	str.w	r8, [sl]
 8006a8c:	f8ca 0008 	str.w	r0, [sl, #8]
 8006a90:	f8ca 300c 	str.w	r3, [sl, #12]
 8006a94:	f1cb 0b00 	rsb	fp, fp, #0
 8006a98:	e6fa      	b.n	8006890 <__ieee754_rem_pio2+0x80>
 8006a9a:	a327      	add	r3, pc, #156	; (adr r3, 8006b38 <__ieee754_rem_pio2+0x328>)
 8006a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa0:	ec51 0b18 	vmov	r0, r1, d8
 8006aa4:	f7f9 fdb0 	bl	8000608 <__aeabi_dmul>
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	460d      	mov	r5, r1
 8006aac:	4602      	mov	r2, r0
 8006aae:	460b      	mov	r3, r1
 8006ab0:	4640      	mov	r0, r8
 8006ab2:	4649      	mov	r1, r9
 8006ab4:	f7f9 fbf0 	bl	8000298 <__aeabi_dsub>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	460b      	mov	r3, r1
 8006abc:	4606      	mov	r6, r0
 8006abe:	460f      	mov	r7, r1
 8006ac0:	4640      	mov	r0, r8
 8006ac2:	4649      	mov	r1, r9
 8006ac4:	f7f9 fbe8 	bl	8000298 <__aeabi_dsub>
 8006ac8:	4622      	mov	r2, r4
 8006aca:	462b      	mov	r3, r5
 8006acc:	f7f9 fbe4 	bl	8000298 <__aeabi_dsub>
 8006ad0:	a31b      	add	r3, pc, #108	; (adr r3, 8006b40 <__ieee754_rem_pio2+0x330>)
 8006ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	460d      	mov	r5, r1
 8006ada:	ec51 0b18 	vmov	r0, r1, d8
 8006ade:	f7f9 fd93 	bl	8000608 <__aeabi_dmul>
 8006ae2:	4622      	mov	r2, r4
 8006ae4:	462b      	mov	r3, r5
 8006ae6:	f7f9 fbd7 	bl	8000298 <__aeabi_dsub>
 8006aea:	4604      	mov	r4, r0
 8006aec:	460d      	mov	r5, r1
 8006aee:	e75f      	b.n	80069b0 <__ieee754_rem_pio2+0x1a0>
 8006af0:	4b1b      	ldr	r3, [pc, #108]	; (8006b60 <__ieee754_rem_pio2+0x350>)
 8006af2:	4598      	cmp	r8, r3
 8006af4:	dd36      	ble.n	8006b64 <__ieee754_rem_pio2+0x354>
 8006af6:	ee10 2a10 	vmov	r2, s0
 8006afa:	462b      	mov	r3, r5
 8006afc:	4620      	mov	r0, r4
 8006afe:	4629      	mov	r1, r5
 8006b00:	f7f9 fbca 	bl	8000298 <__aeabi_dsub>
 8006b04:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006b08:	e9ca 0100 	strd	r0, r1, [sl]
 8006b0c:	e694      	b.n	8006838 <__ieee754_rem_pio2+0x28>
 8006b0e:	bf00      	nop
 8006b10:	54400000 	.word	0x54400000
 8006b14:	3ff921fb 	.word	0x3ff921fb
 8006b18:	1a626331 	.word	0x1a626331
 8006b1c:	3dd0b461 	.word	0x3dd0b461
 8006b20:	1a600000 	.word	0x1a600000
 8006b24:	3dd0b461 	.word	0x3dd0b461
 8006b28:	2e037073 	.word	0x2e037073
 8006b2c:	3ba3198a 	.word	0x3ba3198a
 8006b30:	6dc9c883 	.word	0x6dc9c883
 8006b34:	3fe45f30 	.word	0x3fe45f30
 8006b38:	2e000000 	.word	0x2e000000
 8006b3c:	3ba3198a 	.word	0x3ba3198a
 8006b40:	252049c1 	.word	0x252049c1
 8006b44:	397b839a 	.word	0x397b839a
 8006b48:	3fe921fb 	.word	0x3fe921fb
 8006b4c:	4002d97b 	.word	0x4002d97b
 8006b50:	3ff921fb 	.word	0x3ff921fb
 8006b54:	413921fb 	.word	0x413921fb
 8006b58:	3fe00000 	.word	0x3fe00000
 8006b5c:	080081cc 	.word	0x080081cc
 8006b60:	7fefffff 	.word	0x7fefffff
 8006b64:	ea4f 5428 	mov.w	r4, r8, asr #20
 8006b68:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8006b6c:	ee10 0a10 	vmov	r0, s0
 8006b70:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8006b74:	ee10 6a10 	vmov	r6, s0
 8006b78:	460f      	mov	r7, r1
 8006b7a:	f7f9 fff5 	bl	8000b68 <__aeabi_d2iz>
 8006b7e:	f7f9 fcd9 	bl	8000534 <__aeabi_i2d>
 8006b82:	4602      	mov	r2, r0
 8006b84:	460b      	mov	r3, r1
 8006b86:	4630      	mov	r0, r6
 8006b88:	4639      	mov	r1, r7
 8006b8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b8e:	f7f9 fb83 	bl	8000298 <__aeabi_dsub>
 8006b92:	4b23      	ldr	r3, [pc, #140]	; (8006c20 <__ieee754_rem_pio2+0x410>)
 8006b94:	2200      	movs	r2, #0
 8006b96:	f7f9 fd37 	bl	8000608 <__aeabi_dmul>
 8006b9a:	460f      	mov	r7, r1
 8006b9c:	4606      	mov	r6, r0
 8006b9e:	f7f9 ffe3 	bl	8000b68 <__aeabi_d2iz>
 8006ba2:	f7f9 fcc7 	bl	8000534 <__aeabi_i2d>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	460b      	mov	r3, r1
 8006baa:	4630      	mov	r0, r6
 8006bac:	4639      	mov	r1, r7
 8006bae:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006bb2:	f7f9 fb71 	bl	8000298 <__aeabi_dsub>
 8006bb6:	4b1a      	ldr	r3, [pc, #104]	; (8006c20 <__ieee754_rem_pio2+0x410>)
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f7f9 fd25 	bl	8000608 <__aeabi_dmul>
 8006bbe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006bc2:	ad04      	add	r5, sp, #16
 8006bc4:	f04f 0803 	mov.w	r8, #3
 8006bc8:	46a9      	mov	r9, r5
 8006bca:	2600      	movs	r6, #0
 8006bcc:	2700      	movs	r7, #0
 8006bce:	4632      	mov	r2, r6
 8006bd0:	463b      	mov	r3, r7
 8006bd2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8006bd6:	46c3      	mov	fp, r8
 8006bd8:	3d08      	subs	r5, #8
 8006bda:	f108 38ff 	add.w	r8, r8, #4294967295
 8006bde:	f7f9 ff7b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006be2:	2800      	cmp	r0, #0
 8006be4:	d1f3      	bne.n	8006bce <__ieee754_rem_pio2+0x3be>
 8006be6:	4b0f      	ldr	r3, [pc, #60]	; (8006c24 <__ieee754_rem_pio2+0x414>)
 8006be8:	9301      	str	r3, [sp, #4]
 8006bea:	2302      	movs	r3, #2
 8006bec:	9300      	str	r3, [sp, #0]
 8006bee:	4622      	mov	r2, r4
 8006bf0:	465b      	mov	r3, fp
 8006bf2:	4651      	mov	r1, sl
 8006bf4:	4648      	mov	r0, r9
 8006bf6:	f000 f8df 	bl	8006db8 <__kernel_rem_pio2>
 8006bfa:	9b02      	ldr	r3, [sp, #8]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	4683      	mov	fp, r0
 8006c00:	f6bf ae46 	bge.w	8006890 <__ieee754_rem_pio2+0x80>
 8006c04:	e9da 2100 	ldrd	r2, r1, [sl]
 8006c08:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c0c:	e9ca 2300 	strd	r2, r3, [sl]
 8006c10:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8006c14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c18:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8006c1c:	e73a      	b.n	8006a94 <__ieee754_rem_pio2+0x284>
 8006c1e:	bf00      	nop
 8006c20:	41700000 	.word	0x41700000
 8006c24:	0800824c 	.word	0x0800824c

08006c28 <__kernel_cos>:
 8006c28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2c:	ec57 6b10 	vmov	r6, r7, d0
 8006c30:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8006c34:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8006c38:	ed8d 1b00 	vstr	d1, [sp]
 8006c3c:	da07      	bge.n	8006c4e <__kernel_cos+0x26>
 8006c3e:	ee10 0a10 	vmov	r0, s0
 8006c42:	4639      	mov	r1, r7
 8006c44:	f7f9 ff90 	bl	8000b68 <__aeabi_d2iz>
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	f000 8088 	beq.w	8006d5e <__kernel_cos+0x136>
 8006c4e:	4632      	mov	r2, r6
 8006c50:	463b      	mov	r3, r7
 8006c52:	4630      	mov	r0, r6
 8006c54:	4639      	mov	r1, r7
 8006c56:	f7f9 fcd7 	bl	8000608 <__aeabi_dmul>
 8006c5a:	4b51      	ldr	r3, [pc, #324]	; (8006da0 <__kernel_cos+0x178>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	4604      	mov	r4, r0
 8006c60:	460d      	mov	r5, r1
 8006c62:	f7f9 fcd1 	bl	8000608 <__aeabi_dmul>
 8006c66:	a340      	add	r3, pc, #256	; (adr r3, 8006d68 <__kernel_cos+0x140>)
 8006c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c6c:	4682      	mov	sl, r0
 8006c6e:	468b      	mov	fp, r1
 8006c70:	4620      	mov	r0, r4
 8006c72:	4629      	mov	r1, r5
 8006c74:	f7f9 fcc8 	bl	8000608 <__aeabi_dmul>
 8006c78:	a33d      	add	r3, pc, #244	; (adr r3, 8006d70 <__kernel_cos+0x148>)
 8006c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7e:	f7f9 fb0d 	bl	800029c <__adddf3>
 8006c82:	4622      	mov	r2, r4
 8006c84:	462b      	mov	r3, r5
 8006c86:	f7f9 fcbf 	bl	8000608 <__aeabi_dmul>
 8006c8a:	a33b      	add	r3, pc, #236	; (adr r3, 8006d78 <__kernel_cos+0x150>)
 8006c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c90:	f7f9 fb02 	bl	8000298 <__aeabi_dsub>
 8006c94:	4622      	mov	r2, r4
 8006c96:	462b      	mov	r3, r5
 8006c98:	f7f9 fcb6 	bl	8000608 <__aeabi_dmul>
 8006c9c:	a338      	add	r3, pc, #224	; (adr r3, 8006d80 <__kernel_cos+0x158>)
 8006c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca2:	f7f9 fafb 	bl	800029c <__adddf3>
 8006ca6:	4622      	mov	r2, r4
 8006ca8:	462b      	mov	r3, r5
 8006caa:	f7f9 fcad 	bl	8000608 <__aeabi_dmul>
 8006cae:	a336      	add	r3, pc, #216	; (adr r3, 8006d88 <__kernel_cos+0x160>)
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	f7f9 faf0 	bl	8000298 <__aeabi_dsub>
 8006cb8:	4622      	mov	r2, r4
 8006cba:	462b      	mov	r3, r5
 8006cbc:	f7f9 fca4 	bl	8000608 <__aeabi_dmul>
 8006cc0:	a333      	add	r3, pc, #204	; (adr r3, 8006d90 <__kernel_cos+0x168>)
 8006cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc6:	f7f9 fae9 	bl	800029c <__adddf3>
 8006cca:	4622      	mov	r2, r4
 8006ccc:	462b      	mov	r3, r5
 8006cce:	f7f9 fc9b 	bl	8000608 <__aeabi_dmul>
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	462b      	mov	r3, r5
 8006cd6:	f7f9 fc97 	bl	8000608 <__aeabi_dmul>
 8006cda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cde:	4604      	mov	r4, r0
 8006ce0:	460d      	mov	r5, r1
 8006ce2:	4630      	mov	r0, r6
 8006ce4:	4639      	mov	r1, r7
 8006ce6:	f7f9 fc8f 	bl	8000608 <__aeabi_dmul>
 8006cea:	460b      	mov	r3, r1
 8006cec:	4602      	mov	r2, r0
 8006cee:	4629      	mov	r1, r5
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f7f9 fad1 	bl	8000298 <__aeabi_dsub>
 8006cf6:	4b2b      	ldr	r3, [pc, #172]	; (8006da4 <__kernel_cos+0x17c>)
 8006cf8:	4598      	cmp	r8, r3
 8006cfa:	4606      	mov	r6, r0
 8006cfc:	460f      	mov	r7, r1
 8006cfe:	dc10      	bgt.n	8006d22 <__kernel_cos+0xfa>
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	4650      	mov	r0, sl
 8006d06:	4659      	mov	r1, fp
 8006d08:	f7f9 fac6 	bl	8000298 <__aeabi_dsub>
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4926      	ldr	r1, [pc, #152]	; (8006da8 <__kernel_cos+0x180>)
 8006d10:	4602      	mov	r2, r0
 8006d12:	2000      	movs	r0, #0
 8006d14:	f7f9 fac0 	bl	8000298 <__aeabi_dsub>
 8006d18:	ec41 0b10 	vmov	d0, r0, r1
 8006d1c:	b003      	add	sp, #12
 8006d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d22:	4b22      	ldr	r3, [pc, #136]	; (8006dac <__kernel_cos+0x184>)
 8006d24:	4920      	ldr	r1, [pc, #128]	; (8006da8 <__kernel_cos+0x180>)
 8006d26:	4598      	cmp	r8, r3
 8006d28:	bfcc      	ite	gt
 8006d2a:	4d21      	ldrgt	r5, [pc, #132]	; (8006db0 <__kernel_cos+0x188>)
 8006d2c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8006d30:	2400      	movs	r4, #0
 8006d32:	4622      	mov	r2, r4
 8006d34:	462b      	mov	r3, r5
 8006d36:	2000      	movs	r0, #0
 8006d38:	f7f9 faae 	bl	8000298 <__aeabi_dsub>
 8006d3c:	4622      	mov	r2, r4
 8006d3e:	4680      	mov	r8, r0
 8006d40:	4689      	mov	r9, r1
 8006d42:	462b      	mov	r3, r5
 8006d44:	4650      	mov	r0, sl
 8006d46:	4659      	mov	r1, fp
 8006d48:	f7f9 faa6 	bl	8000298 <__aeabi_dsub>
 8006d4c:	4632      	mov	r2, r6
 8006d4e:	463b      	mov	r3, r7
 8006d50:	f7f9 faa2 	bl	8000298 <__aeabi_dsub>
 8006d54:	4602      	mov	r2, r0
 8006d56:	460b      	mov	r3, r1
 8006d58:	4640      	mov	r0, r8
 8006d5a:	4649      	mov	r1, r9
 8006d5c:	e7da      	b.n	8006d14 <__kernel_cos+0xec>
 8006d5e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8006d98 <__kernel_cos+0x170>
 8006d62:	e7db      	b.n	8006d1c <__kernel_cos+0xf4>
 8006d64:	f3af 8000 	nop.w
 8006d68:	be8838d4 	.word	0xbe8838d4
 8006d6c:	bda8fae9 	.word	0xbda8fae9
 8006d70:	bdb4b1c4 	.word	0xbdb4b1c4
 8006d74:	3e21ee9e 	.word	0x3e21ee9e
 8006d78:	809c52ad 	.word	0x809c52ad
 8006d7c:	3e927e4f 	.word	0x3e927e4f
 8006d80:	19cb1590 	.word	0x19cb1590
 8006d84:	3efa01a0 	.word	0x3efa01a0
 8006d88:	16c15177 	.word	0x16c15177
 8006d8c:	3f56c16c 	.word	0x3f56c16c
 8006d90:	5555554c 	.word	0x5555554c
 8006d94:	3fa55555 	.word	0x3fa55555
 8006d98:	00000000 	.word	0x00000000
 8006d9c:	3ff00000 	.word	0x3ff00000
 8006da0:	3fe00000 	.word	0x3fe00000
 8006da4:	3fd33332 	.word	0x3fd33332
 8006da8:	3ff00000 	.word	0x3ff00000
 8006dac:	3fe90000 	.word	0x3fe90000
 8006db0:	3fd20000 	.word	0x3fd20000
 8006db4:	00000000 	.word	0x00000000

08006db8 <__kernel_rem_pio2>:
 8006db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dbc:	ed2d 8b02 	vpush	{d8}
 8006dc0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8006dc4:	f112 0f14 	cmn.w	r2, #20
 8006dc8:	9308      	str	r3, [sp, #32]
 8006dca:	9101      	str	r1, [sp, #4]
 8006dcc:	4bc4      	ldr	r3, [pc, #784]	; (80070e0 <__kernel_rem_pio2+0x328>)
 8006dce:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8006dd0:	900b      	str	r0, [sp, #44]	; 0x2c
 8006dd2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006dd6:	9302      	str	r3, [sp, #8]
 8006dd8:	9b08      	ldr	r3, [sp, #32]
 8006dda:	f103 33ff 	add.w	r3, r3, #4294967295
 8006dde:	bfa8      	it	ge
 8006de0:	1ed4      	subge	r4, r2, #3
 8006de2:	9306      	str	r3, [sp, #24]
 8006de4:	bfb2      	itee	lt
 8006de6:	2400      	movlt	r4, #0
 8006de8:	2318      	movge	r3, #24
 8006dea:	fb94 f4f3 	sdivge	r4, r4, r3
 8006dee:	f06f 0317 	mvn.w	r3, #23
 8006df2:	fb04 3303 	mla	r3, r4, r3, r3
 8006df6:	eb03 0a02 	add.w	sl, r3, r2
 8006dfa:	9b02      	ldr	r3, [sp, #8]
 8006dfc:	9a06      	ldr	r2, [sp, #24]
 8006dfe:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80070d0 <__kernel_rem_pio2+0x318>
 8006e02:	eb03 0802 	add.w	r8, r3, r2
 8006e06:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8006e08:	1aa7      	subs	r7, r4, r2
 8006e0a:	ae22      	add	r6, sp, #136	; 0x88
 8006e0c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006e10:	2500      	movs	r5, #0
 8006e12:	4545      	cmp	r5, r8
 8006e14:	dd13      	ble.n	8006e3e <__kernel_rem_pio2+0x86>
 8006e16:	9b08      	ldr	r3, [sp, #32]
 8006e18:	ed9f 8bad 	vldr	d8, [pc, #692]	; 80070d0 <__kernel_rem_pio2+0x318>
 8006e1c:	aa22      	add	r2, sp, #136	; 0x88
 8006e1e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8006e22:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8006e26:	f04f 0800 	mov.w	r8, #0
 8006e2a:	9b02      	ldr	r3, [sp, #8]
 8006e2c:	4598      	cmp	r8, r3
 8006e2e:	dc2f      	bgt.n	8006e90 <__kernel_rem_pio2+0xd8>
 8006e30:	ed8d 8b04 	vstr	d8, [sp, #16]
 8006e34:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8006e38:	462f      	mov	r7, r5
 8006e3a:	2600      	movs	r6, #0
 8006e3c:	e01b      	b.n	8006e76 <__kernel_rem_pio2+0xbe>
 8006e3e:	42ef      	cmn	r7, r5
 8006e40:	d407      	bmi.n	8006e52 <__kernel_rem_pio2+0x9a>
 8006e42:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006e46:	f7f9 fb75 	bl	8000534 <__aeabi_i2d>
 8006e4a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006e4e:	3501      	adds	r5, #1
 8006e50:	e7df      	b.n	8006e12 <__kernel_rem_pio2+0x5a>
 8006e52:	ec51 0b18 	vmov	r0, r1, d8
 8006e56:	e7f8      	b.n	8006e4a <__kernel_rem_pio2+0x92>
 8006e58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e5c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006e60:	f7f9 fbd2 	bl	8000608 <__aeabi_dmul>
 8006e64:	4602      	mov	r2, r0
 8006e66:	460b      	mov	r3, r1
 8006e68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e6c:	f7f9 fa16 	bl	800029c <__adddf3>
 8006e70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e74:	3601      	adds	r6, #1
 8006e76:	9b06      	ldr	r3, [sp, #24]
 8006e78:	429e      	cmp	r6, r3
 8006e7a:	f1a7 0708 	sub.w	r7, r7, #8
 8006e7e:	ddeb      	ble.n	8006e58 <__kernel_rem_pio2+0xa0>
 8006e80:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006e84:	f108 0801 	add.w	r8, r8, #1
 8006e88:	ecab 7b02 	vstmia	fp!, {d7}
 8006e8c:	3508      	adds	r5, #8
 8006e8e:	e7cc      	b.n	8006e2a <__kernel_rem_pio2+0x72>
 8006e90:	9b02      	ldr	r3, [sp, #8]
 8006e92:	aa0e      	add	r2, sp, #56	; 0x38
 8006e94:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006e98:	930d      	str	r3, [sp, #52]	; 0x34
 8006e9a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8006e9c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006ea0:	9c02      	ldr	r4, [sp, #8]
 8006ea2:	930c      	str	r3, [sp, #48]	; 0x30
 8006ea4:	00e3      	lsls	r3, r4, #3
 8006ea6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ea8:	ab9a      	add	r3, sp, #616	; 0x268
 8006eaa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006eae:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8006eb2:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8006eb6:	ab72      	add	r3, sp, #456	; 0x1c8
 8006eb8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8006ebc:	46c3      	mov	fp, r8
 8006ebe:	46a1      	mov	r9, r4
 8006ec0:	f1b9 0f00 	cmp.w	r9, #0
 8006ec4:	f1a5 0508 	sub.w	r5, r5, #8
 8006ec8:	dc77      	bgt.n	8006fba <__kernel_rem_pio2+0x202>
 8006eca:	ec47 6b10 	vmov	d0, r6, r7
 8006ece:	4650      	mov	r0, sl
 8006ed0:	f000 fc0a 	bl	80076e8 <scalbn>
 8006ed4:	ec57 6b10 	vmov	r6, r7, d0
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006ede:	ee10 0a10 	vmov	r0, s0
 8006ee2:	4639      	mov	r1, r7
 8006ee4:	f7f9 fb90 	bl	8000608 <__aeabi_dmul>
 8006ee8:	ec41 0b10 	vmov	d0, r0, r1
 8006eec:	f000 fb7c 	bl	80075e8 <floor>
 8006ef0:	4b7c      	ldr	r3, [pc, #496]	; (80070e4 <__kernel_rem_pio2+0x32c>)
 8006ef2:	ec51 0b10 	vmov	r0, r1, d0
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f7f9 fb86 	bl	8000608 <__aeabi_dmul>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	4630      	mov	r0, r6
 8006f02:	4639      	mov	r1, r7
 8006f04:	f7f9 f9c8 	bl	8000298 <__aeabi_dsub>
 8006f08:	460f      	mov	r7, r1
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	f7f9 fe2c 	bl	8000b68 <__aeabi_d2iz>
 8006f10:	9004      	str	r0, [sp, #16]
 8006f12:	f7f9 fb0f 	bl	8000534 <__aeabi_i2d>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	4639      	mov	r1, r7
 8006f1e:	f7f9 f9bb 	bl	8000298 <__aeabi_dsub>
 8006f22:	f1ba 0f00 	cmp.w	sl, #0
 8006f26:	4606      	mov	r6, r0
 8006f28:	460f      	mov	r7, r1
 8006f2a:	dd6d      	ble.n	8007008 <__kernel_rem_pio2+0x250>
 8006f2c:	1e62      	subs	r2, r4, #1
 8006f2e:	ab0e      	add	r3, sp, #56	; 0x38
 8006f30:	9d04      	ldr	r5, [sp, #16]
 8006f32:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006f36:	f1ca 0118 	rsb	r1, sl, #24
 8006f3a:	fa40 f301 	asr.w	r3, r0, r1
 8006f3e:	441d      	add	r5, r3
 8006f40:	408b      	lsls	r3, r1
 8006f42:	1ac0      	subs	r0, r0, r3
 8006f44:	ab0e      	add	r3, sp, #56	; 0x38
 8006f46:	9504      	str	r5, [sp, #16]
 8006f48:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8006f4c:	f1ca 0317 	rsb	r3, sl, #23
 8006f50:	fa40 fb03 	asr.w	fp, r0, r3
 8006f54:	f1bb 0f00 	cmp.w	fp, #0
 8006f58:	dd65      	ble.n	8007026 <__kernel_rem_pio2+0x26e>
 8006f5a:	9b04      	ldr	r3, [sp, #16]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	3301      	adds	r3, #1
 8006f60:	9304      	str	r3, [sp, #16]
 8006f62:	4615      	mov	r5, r2
 8006f64:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8006f68:	4294      	cmp	r4, r2
 8006f6a:	f300 809c 	bgt.w	80070a6 <__kernel_rem_pio2+0x2ee>
 8006f6e:	f1ba 0f00 	cmp.w	sl, #0
 8006f72:	dd07      	ble.n	8006f84 <__kernel_rem_pio2+0x1cc>
 8006f74:	f1ba 0f01 	cmp.w	sl, #1
 8006f78:	f000 80c0 	beq.w	80070fc <__kernel_rem_pio2+0x344>
 8006f7c:	f1ba 0f02 	cmp.w	sl, #2
 8006f80:	f000 80c6 	beq.w	8007110 <__kernel_rem_pio2+0x358>
 8006f84:	f1bb 0f02 	cmp.w	fp, #2
 8006f88:	d14d      	bne.n	8007026 <__kernel_rem_pio2+0x26e>
 8006f8a:	4632      	mov	r2, r6
 8006f8c:	463b      	mov	r3, r7
 8006f8e:	4956      	ldr	r1, [pc, #344]	; (80070e8 <__kernel_rem_pio2+0x330>)
 8006f90:	2000      	movs	r0, #0
 8006f92:	f7f9 f981 	bl	8000298 <__aeabi_dsub>
 8006f96:	4606      	mov	r6, r0
 8006f98:	460f      	mov	r7, r1
 8006f9a:	2d00      	cmp	r5, #0
 8006f9c:	d043      	beq.n	8007026 <__kernel_rem_pio2+0x26e>
 8006f9e:	4650      	mov	r0, sl
 8006fa0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80070d8 <__kernel_rem_pio2+0x320>
 8006fa4:	f000 fba0 	bl	80076e8 <scalbn>
 8006fa8:	4630      	mov	r0, r6
 8006faa:	4639      	mov	r1, r7
 8006fac:	ec53 2b10 	vmov	r2, r3, d0
 8006fb0:	f7f9 f972 	bl	8000298 <__aeabi_dsub>
 8006fb4:	4606      	mov	r6, r0
 8006fb6:	460f      	mov	r7, r1
 8006fb8:	e035      	b.n	8007026 <__kernel_rem_pio2+0x26e>
 8006fba:	4b4c      	ldr	r3, [pc, #304]	; (80070ec <__kernel_rem_pio2+0x334>)
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	4630      	mov	r0, r6
 8006fc0:	4639      	mov	r1, r7
 8006fc2:	f7f9 fb21 	bl	8000608 <__aeabi_dmul>
 8006fc6:	f7f9 fdcf 	bl	8000b68 <__aeabi_d2iz>
 8006fca:	f7f9 fab3 	bl	8000534 <__aeabi_i2d>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	ec43 2b18 	vmov	d8, r2, r3
 8006fd6:	4b46      	ldr	r3, [pc, #280]	; (80070f0 <__kernel_rem_pio2+0x338>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f7f9 fb15 	bl	8000608 <__aeabi_dmul>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	4639      	mov	r1, r7
 8006fe6:	f7f9 f957 	bl	8000298 <__aeabi_dsub>
 8006fea:	f7f9 fdbd 	bl	8000b68 <__aeabi_d2iz>
 8006fee:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ff2:	f84b 0b04 	str.w	r0, [fp], #4
 8006ff6:	ec51 0b18 	vmov	r0, r1, d8
 8006ffa:	f7f9 f94f 	bl	800029c <__adddf3>
 8006ffe:	f109 39ff 	add.w	r9, r9, #4294967295
 8007002:	4606      	mov	r6, r0
 8007004:	460f      	mov	r7, r1
 8007006:	e75b      	b.n	8006ec0 <__kernel_rem_pio2+0x108>
 8007008:	d106      	bne.n	8007018 <__kernel_rem_pio2+0x260>
 800700a:	1e63      	subs	r3, r4, #1
 800700c:	aa0e      	add	r2, sp, #56	; 0x38
 800700e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007012:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8007016:	e79d      	b.n	8006f54 <__kernel_rem_pio2+0x19c>
 8007018:	4b36      	ldr	r3, [pc, #216]	; (80070f4 <__kernel_rem_pio2+0x33c>)
 800701a:	2200      	movs	r2, #0
 800701c:	f7f9 fd7a 	bl	8000b14 <__aeabi_dcmpge>
 8007020:	2800      	cmp	r0, #0
 8007022:	d13d      	bne.n	80070a0 <__kernel_rem_pio2+0x2e8>
 8007024:	4683      	mov	fp, r0
 8007026:	2200      	movs	r2, #0
 8007028:	2300      	movs	r3, #0
 800702a:	4630      	mov	r0, r6
 800702c:	4639      	mov	r1, r7
 800702e:	f7f9 fd53 	bl	8000ad8 <__aeabi_dcmpeq>
 8007032:	2800      	cmp	r0, #0
 8007034:	f000 80c0 	beq.w	80071b8 <__kernel_rem_pio2+0x400>
 8007038:	1e65      	subs	r5, r4, #1
 800703a:	462b      	mov	r3, r5
 800703c:	2200      	movs	r2, #0
 800703e:	9902      	ldr	r1, [sp, #8]
 8007040:	428b      	cmp	r3, r1
 8007042:	da6c      	bge.n	800711e <__kernel_rem_pio2+0x366>
 8007044:	2a00      	cmp	r2, #0
 8007046:	f000 8089 	beq.w	800715c <__kernel_rem_pio2+0x3a4>
 800704a:	ab0e      	add	r3, sp, #56	; 0x38
 800704c:	f1aa 0a18 	sub.w	sl, sl, #24
 8007050:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 80ad 	beq.w	80071b4 <__kernel_rem_pio2+0x3fc>
 800705a:	4650      	mov	r0, sl
 800705c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80070d8 <__kernel_rem_pio2+0x320>
 8007060:	f000 fb42 	bl	80076e8 <scalbn>
 8007064:	ab9a      	add	r3, sp, #616	; 0x268
 8007066:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800706a:	ec57 6b10 	vmov	r6, r7, d0
 800706e:	00ec      	lsls	r4, r5, #3
 8007070:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8007074:	46aa      	mov	sl, r5
 8007076:	f1ba 0f00 	cmp.w	sl, #0
 800707a:	f280 80d6 	bge.w	800722a <__kernel_rem_pio2+0x472>
 800707e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 80070d0 <__kernel_rem_pio2+0x318>
 8007082:	462e      	mov	r6, r5
 8007084:	2e00      	cmp	r6, #0
 8007086:	f2c0 8104 	blt.w	8007292 <__kernel_rem_pio2+0x4da>
 800708a:	ab72      	add	r3, sp, #456	; 0x1c8
 800708c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8007090:	f8df a064 	ldr.w	sl, [pc, #100]	; 80070f8 <__kernel_rem_pio2+0x340>
 8007094:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8007098:	f04f 0800 	mov.w	r8, #0
 800709c:	1baf      	subs	r7, r5, r6
 800709e:	e0ea      	b.n	8007276 <__kernel_rem_pio2+0x4be>
 80070a0:	f04f 0b02 	mov.w	fp, #2
 80070a4:	e759      	b.n	8006f5a <__kernel_rem_pio2+0x1a2>
 80070a6:	f8d8 3000 	ldr.w	r3, [r8]
 80070aa:	b955      	cbnz	r5, 80070c2 <__kernel_rem_pio2+0x30a>
 80070ac:	b123      	cbz	r3, 80070b8 <__kernel_rem_pio2+0x300>
 80070ae:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80070b2:	f8c8 3000 	str.w	r3, [r8]
 80070b6:	2301      	movs	r3, #1
 80070b8:	3201      	adds	r2, #1
 80070ba:	f108 0804 	add.w	r8, r8, #4
 80070be:	461d      	mov	r5, r3
 80070c0:	e752      	b.n	8006f68 <__kernel_rem_pio2+0x1b0>
 80070c2:	1acb      	subs	r3, r1, r3
 80070c4:	f8c8 3000 	str.w	r3, [r8]
 80070c8:	462b      	mov	r3, r5
 80070ca:	e7f5      	b.n	80070b8 <__kernel_rem_pio2+0x300>
 80070cc:	f3af 8000 	nop.w
	...
 80070dc:	3ff00000 	.word	0x3ff00000
 80070e0:	08008398 	.word	0x08008398
 80070e4:	40200000 	.word	0x40200000
 80070e8:	3ff00000 	.word	0x3ff00000
 80070ec:	3e700000 	.word	0x3e700000
 80070f0:	41700000 	.word	0x41700000
 80070f4:	3fe00000 	.word	0x3fe00000
 80070f8:	08008358 	.word	0x08008358
 80070fc:	1e62      	subs	r2, r4, #1
 80070fe:	ab0e      	add	r3, sp, #56	; 0x38
 8007100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007104:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007108:	a90e      	add	r1, sp, #56	; 0x38
 800710a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800710e:	e739      	b.n	8006f84 <__kernel_rem_pio2+0x1cc>
 8007110:	1e62      	subs	r2, r4, #1
 8007112:	ab0e      	add	r3, sp, #56	; 0x38
 8007114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007118:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800711c:	e7f4      	b.n	8007108 <__kernel_rem_pio2+0x350>
 800711e:	a90e      	add	r1, sp, #56	; 0x38
 8007120:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007124:	3b01      	subs	r3, #1
 8007126:	430a      	orrs	r2, r1
 8007128:	e789      	b.n	800703e <__kernel_rem_pio2+0x286>
 800712a:	3301      	adds	r3, #1
 800712c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007130:	2900      	cmp	r1, #0
 8007132:	d0fa      	beq.n	800712a <__kernel_rem_pio2+0x372>
 8007134:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007136:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800713a:	446a      	add	r2, sp
 800713c:	3a98      	subs	r2, #152	; 0x98
 800713e:	920a      	str	r2, [sp, #40]	; 0x28
 8007140:	9a08      	ldr	r2, [sp, #32]
 8007142:	18e3      	adds	r3, r4, r3
 8007144:	18a5      	adds	r5, r4, r2
 8007146:	aa22      	add	r2, sp, #136	; 0x88
 8007148:	f104 0801 	add.w	r8, r4, #1
 800714c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8007150:	9304      	str	r3, [sp, #16]
 8007152:	9b04      	ldr	r3, [sp, #16]
 8007154:	4543      	cmp	r3, r8
 8007156:	da04      	bge.n	8007162 <__kernel_rem_pio2+0x3aa>
 8007158:	461c      	mov	r4, r3
 800715a:	e6a3      	b.n	8006ea4 <__kernel_rem_pio2+0xec>
 800715c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800715e:	2301      	movs	r3, #1
 8007160:	e7e4      	b.n	800712c <__kernel_rem_pio2+0x374>
 8007162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007164:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007168:	f7f9 f9e4 	bl	8000534 <__aeabi_i2d>
 800716c:	e8e5 0102 	strd	r0, r1, [r5], #8
 8007170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007172:	46ab      	mov	fp, r5
 8007174:	461c      	mov	r4, r3
 8007176:	f04f 0900 	mov.w	r9, #0
 800717a:	2600      	movs	r6, #0
 800717c:	2700      	movs	r7, #0
 800717e:	9b06      	ldr	r3, [sp, #24]
 8007180:	4599      	cmp	r9, r3
 8007182:	dd06      	ble.n	8007192 <__kernel_rem_pio2+0x3da>
 8007184:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007186:	e8e3 6702 	strd	r6, r7, [r3], #8
 800718a:	f108 0801 	add.w	r8, r8, #1
 800718e:	930a      	str	r3, [sp, #40]	; 0x28
 8007190:	e7df      	b.n	8007152 <__kernel_rem_pio2+0x39a>
 8007192:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007196:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800719a:	f7f9 fa35 	bl	8000608 <__aeabi_dmul>
 800719e:	4602      	mov	r2, r0
 80071a0:	460b      	mov	r3, r1
 80071a2:	4630      	mov	r0, r6
 80071a4:	4639      	mov	r1, r7
 80071a6:	f7f9 f879 	bl	800029c <__adddf3>
 80071aa:	f109 0901 	add.w	r9, r9, #1
 80071ae:	4606      	mov	r6, r0
 80071b0:	460f      	mov	r7, r1
 80071b2:	e7e4      	b.n	800717e <__kernel_rem_pio2+0x3c6>
 80071b4:	3d01      	subs	r5, #1
 80071b6:	e748      	b.n	800704a <__kernel_rem_pio2+0x292>
 80071b8:	ec47 6b10 	vmov	d0, r6, r7
 80071bc:	f1ca 0000 	rsb	r0, sl, #0
 80071c0:	f000 fa92 	bl	80076e8 <scalbn>
 80071c4:	ec57 6b10 	vmov	r6, r7, d0
 80071c8:	4ba0      	ldr	r3, [pc, #640]	; (800744c <__kernel_rem_pio2+0x694>)
 80071ca:	ee10 0a10 	vmov	r0, s0
 80071ce:	2200      	movs	r2, #0
 80071d0:	4639      	mov	r1, r7
 80071d2:	f7f9 fc9f 	bl	8000b14 <__aeabi_dcmpge>
 80071d6:	b1f8      	cbz	r0, 8007218 <__kernel_rem_pio2+0x460>
 80071d8:	4b9d      	ldr	r3, [pc, #628]	; (8007450 <__kernel_rem_pio2+0x698>)
 80071da:	2200      	movs	r2, #0
 80071dc:	4630      	mov	r0, r6
 80071de:	4639      	mov	r1, r7
 80071e0:	f7f9 fa12 	bl	8000608 <__aeabi_dmul>
 80071e4:	f7f9 fcc0 	bl	8000b68 <__aeabi_d2iz>
 80071e8:	4680      	mov	r8, r0
 80071ea:	f7f9 f9a3 	bl	8000534 <__aeabi_i2d>
 80071ee:	4b97      	ldr	r3, [pc, #604]	; (800744c <__kernel_rem_pio2+0x694>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	f7f9 fa09 	bl	8000608 <__aeabi_dmul>
 80071f6:	460b      	mov	r3, r1
 80071f8:	4602      	mov	r2, r0
 80071fa:	4639      	mov	r1, r7
 80071fc:	4630      	mov	r0, r6
 80071fe:	f7f9 f84b 	bl	8000298 <__aeabi_dsub>
 8007202:	f7f9 fcb1 	bl	8000b68 <__aeabi_d2iz>
 8007206:	1c65      	adds	r5, r4, #1
 8007208:	ab0e      	add	r3, sp, #56	; 0x38
 800720a:	f10a 0a18 	add.w	sl, sl, #24
 800720e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007212:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8007216:	e720      	b.n	800705a <__kernel_rem_pio2+0x2a2>
 8007218:	4630      	mov	r0, r6
 800721a:	4639      	mov	r1, r7
 800721c:	f7f9 fca4 	bl	8000b68 <__aeabi_d2iz>
 8007220:	ab0e      	add	r3, sp, #56	; 0x38
 8007222:	4625      	mov	r5, r4
 8007224:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007228:	e717      	b.n	800705a <__kernel_rem_pio2+0x2a2>
 800722a:	ab0e      	add	r3, sp, #56	; 0x38
 800722c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8007230:	f7f9 f980 	bl	8000534 <__aeabi_i2d>
 8007234:	4632      	mov	r2, r6
 8007236:	463b      	mov	r3, r7
 8007238:	f7f9 f9e6 	bl	8000608 <__aeabi_dmul>
 800723c:	4b84      	ldr	r3, [pc, #528]	; (8007450 <__kernel_rem_pio2+0x698>)
 800723e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8007242:	2200      	movs	r2, #0
 8007244:	4630      	mov	r0, r6
 8007246:	4639      	mov	r1, r7
 8007248:	f7f9 f9de 	bl	8000608 <__aeabi_dmul>
 800724c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007250:	4606      	mov	r6, r0
 8007252:	460f      	mov	r7, r1
 8007254:	e70f      	b.n	8007076 <__kernel_rem_pio2+0x2be>
 8007256:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800725a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800725e:	f7f9 f9d3 	bl	8000608 <__aeabi_dmul>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800726a:	f7f9 f817 	bl	800029c <__adddf3>
 800726e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007272:	f108 0801 	add.w	r8, r8, #1
 8007276:	9b02      	ldr	r3, [sp, #8]
 8007278:	4598      	cmp	r8, r3
 800727a:	dc01      	bgt.n	8007280 <__kernel_rem_pio2+0x4c8>
 800727c:	45b8      	cmp	r8, r7
 800727e:	ddea      	ble.n	8007256 <__kernel_rem_pio2+0x49e>
 8007280:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007284:	ab4a      	add	r3, sp, #296	; 0x128
 8007286:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800728a:	ed87 7b00 	vstr	d7, [r7]
 800728e:	3e01      	subs	r6, #1
 8007290:	e6f8      	b.n	8007084 <__kernel_rem_pio2+0x2cc>
 8007292:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8007294:	2b02      	cmp	r3, #2
 8007296:	dc0b      	bgt.n	80072b0 <__kernel_rem_pio2+0x4f8>
 8007298:	2b00      	cmp	r3, #0
 800729a:	dc35      	bgt.n	8007308 <__kernel_rem_pio2+0x550>
 800729c:	d059      	beq.n	8007352 <__kernel_rem_pio2+0x59a>
 800729e:	9b04      	ldr	r3, [sp, #16]
 80072a0:	f003 0007 	and.w	r0, r3, #7
 80072a4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80072a8:	ecbd 8b02 	vpop	{d8}
 80072ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80072b2:	2b03      	cmp	r3, #3
 80072b4:	d1f3      	bne.n	800729e <__kernel_rem_pio2+0x4e6>
 80072b6:	ab4a      	add	r3, sp, #296	; 0x128
 80072b8:	4423      	add	r3, r4
 80072ba:	9306      	str	r3, [sp, #24]
 80072bc:	461c      	mov	r4, r3
 80072be:	469a      	mov	sl, r3
 80072c0:	9502      	str	r5, [sp, #8]
 80072c2:	9b02      	ldr	r3, [sp, #8]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f1aa 0a08 	sub.w	sl, sl, #8
 80072ca:	dc6b      	bgt.n	80073a4 <__kernel_rem_pio2+0x5ec>
 80072cc:	46aa      	mov	sl, r5
 80072ce:	f1ba 0f01 	cmp.w	sl, #1
 80072d2:	f1a4 0408 	sub.w	r4, r4, #8
 80072d6:	f300 8085 	bgt.w	80073e4 <__kernel_rem_pio2+0x62c>
 80072da:	9c06      	ldr	r4, [sp, #24]
 80072dc:	2000      	movs	r0, #0
 80072de:	3408      	adds	r4, #8
 80072e0:	2100      	movs	r1, #0
 80072e2:	2d01      	cmp	r5, #1
 80072e4:	f300 809d 	bgt.w	8007422 <__kernel_rem_pio2+0x66a>
 80072e8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80072ec:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80072f0:	f1bb 0f00 	cmp.w	fp, #0
 80072f4:	f040 809b 	bne.w	800742e <__kernel_rem_pio2+0x676>
 80072f8:	9b01      	ldr	r3, [sp, #4]
 80072fa:	e9c3 5600 	strd	r5, r6, [r3]
 80072fe:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007302:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007306:	e7ca      	b.n	800729e <__kernel_rem_pio2+0x4e6>
 8007308:	3408      	adds	r4, #8
 800730a:	ab4a      	add	r3, sp, #296	; 0x128
 800730c:	441c      	add	r4, r3
 800730e:	462e      	mov	r6, r5
 8007310:	2000      	movs	r0, #0
 8007312:	2100      	movs	r1, #0
 8007314:	2e00      	cmp	r6, #0
 8007316:	da36      	bge.n	8007386 <__kernel_rem_pio2+0x5ce>
 8007318:	f1bb 0f00 	cmp.w	fp, #0
 800731c:	d039      	beq.n	8007392 <__kernel_rem_pio2+0x5da>
 800731e:	4602      	mov	r2, r0
 8007320:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007324:	9c01      	ldr	r4, [sp, #4]
 8007326:	e9c4 2300 	strd	r2, r3, [r4]
 800732a:	4602      	mov	r2, r0
 800732c:	460b      	mov	r3, r1
 800732e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8007332:	f7f8 ffb1 	bl	8000298 <__aeabi_dsub>
 8007336:	ae4c      	add	r6, sp, #304	; 0x130
 8007338:	2401      	movs	r4, #1
 800733a:	42a5      	cmp	r5, r4
 800733c:	da2c      	bge.n	8007398 <__kernel_rem_pio2+0x5e0>
 800733e:	f1bb 0f00 	cmp.w	fp, #0
 8007342:	d002      	beq.n	800734a <__kernel_rem_pio2+0x592>
 8007344:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007348:	4619      	mov	r1, r3
 800734a:	9b01      	ldr	r3, [sp, #4]
 800734c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007350:	e7a5      	b.n	800729e <__kernel_rem_pio2+0x4e6>
 8007352:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8007356:	eb0d 0403 	add.w	r4, sp, r3
 800735a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800735e:	2000      	movs	r0, #0
 8007360:	2100      	movs	r1, #0
 8007362:	2d00      	cmp	r5, #0
 8007364:	da09      	bge.n	800737a <__kernel_rem_pio2+0x5c2>
 8007366:	f1bb 0f00 	cmp.w	fp, #0
 800736a:	d002      	beq.n	8007372 <__kernel_rem_pio2+0x5ba>
 800736c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007370:	4619      	mov	r1, r3
 8007372:	9b01      	ldr	r3, [sp, #4]
 8007374:	e9c3 0100 	strd	r0, r1, [r3]
 8007378:	e791      	b.n	800729e <__kernel_rem_pio2+0x4e6>
 800737a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800737e:	f7f8 ff8d 	bl	800029c <__adddf3>
 8007382:	3d01      	subs	r5, #1
 8007384:	e7ed      	b.n	8007362 <__kernel_rem_pio2+0x5aa>
 8007386:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800738a:	f7f8 ff87 	bl	800029c <__adddf3>
 800738e:	3e01      	subs	r6, #1
 8007390:	e7c0      	b.n	8007314 <__kernel_rem_pio2+0x55c>
 8007392:	4602      	mov	r2, r0
 8007394:	460b      	mov	r3, r1
 8007396:	e7c5      	b.n	8007324 <__kernel_rem_pio2+0x56c>
 8007398:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800739c:	f7f8 ff7e 	bl	800029c <__adddf3>
 80073a0:	3401      	adds	r4, #1
 80073a2:	e7ca      	b.n	800733a <__kernel_rem_pio2+0x582>
 80073a4:	e9da 8900 	ldrd	r8, r9, [sl]
 80073a8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80073ac:	9b02      	ldr	r3, [sp, #8]
 80073ae:	3b01      	subs	r3, #1
 80073b0:	9302      	str	r3, [sp, #8]
 80073b2:	4632      	mov	r2, r6
 80073b4:	463b      	mov	r3, r7
 80073b6:	4640      	mov	r0, r8
 80073b8:	4649      	mov	r1, r9
 80073ba:	f7f8 ff6f 	bl	800029c <__adddf3>
 80073be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	4640      	mov	r0, r8
 80073c8:	4649      	mov	r1, r9
 80073ca:	f7f8 ff65 	bl	8000298 <__aeabi_dsub>
 80073ce:	4632      	mov	r2, r6
 80073d0:	463b      	mov	r3, r7
 80073d2:	f7f8 ff63 	bl	800029c <__adddf3>
 80073d6:	ed9d 7b08 	vldr	d7, [sp, #32]
 80073da:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80073de:	ed8a 7b00 	vstr	d7, [sl]
 80073e2:	e76e      	b.n	80072c2 <__kernel_rem_pio2+0x50a>
 80073e4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80073e8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80073ec:	4640      	mov	r0, r8
 80073ee:	4632      	mov	r2, r6
 80073f0:	463b      	mov	r3, r7
 80073f2:	4649      	mov	r1, r9
 80073f4:	f7f8 ff52 	bl	800029c <__adddf3>
 80073f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073fc:	4602      	mov	r2, r0
 80073fe:	460b      	mov	r3, r1
 8007400:	4640      	mov	r0, r8
 8007402:	4649      	mov	r1, r9
 8007404:	f7f8 ff48 	bl	8000298 <__aeabi_dsub>
 8007408:	4632      	mov	r2, r6
 800740a:	463b      	mov	r3, r7
 800740c:	f7f8 ff46 	bl	800029c <__adddf3>
 8007410:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007414:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007418:	ed84 7b00 	vstr	d7, [r4]
 800741c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007420:	e755      	b.n	80072ce <__kernel_rem_pio2+0x516>
 8007422:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007426:	f7f8 ff39 	bl	800029c <__adddf3>
 800742a:	3d01      	subs	r5, #1
 800742c:	e759      	b.n	80072e2 <__kernel_rem_pio2+0x52a>
 800742e:	9b01      	ldr	r3, [sp, #4]
 8007430:	9a01      	ldr	r2, [sp, #4]
 8007432:	601d      	str	r5, [r3, #0]
 8007434:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8007438:	605c      	str	r4, [r3, #4]
 800743a:	609f      	str	r7, [r3, #8]
 800743c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8007440:	60d3      	str	r3, [r2, #12]
 8007442:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007446:	6110      	str	r0, [r2, #16]
 8007448:	6153      	str	r3, [r2, #20]
 800744a:	e728      	b.n	800729e <__kernel_rem_pio2+0x4e6>
 800744c:	41700000 	.word	0x41700000
 8007450:	3e700000 	.word	0x3e700000
 8007454:	00000000 	.word	0x00000000

08007458 <__kernel_sin>:
 8007458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800745c:	ed2d 8b04 	vpush	{d8-d9}
 8007460:	eeb0 8a41 	vmov.f32	s16, s2
 8007464:	eef0 8a61 	vmov.f32	s17, s3
 8007468:	ec55 4b10 	vmov	r4, r5, d0
 800746c:	b083      	sub	sp, #12
 800746e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007472:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007476:	9001      	str	r0, [sp, #4]
 8007478:	da06      	bge.n	8007488 <__kernel_sin+0x30>
 800747a:	ee10 0a10 	vmov	r0, s0
 800747e:	4629      	mov	r1, r5
 8007480:	f7f9 fb72 	bl	8000b68 <__aeabi_d2iz>
 8007484:	2800      	cmp	r0, #0
 8007486:	d051      	beq.n	800752c <__kernel_sin+0xd4>
 8007488:	4622      	mov	r2, r4
 800748a:	462b      	mov	r3, r5
 800748c:	4620      	mov	r0, r4
 800748e:	4629      	mov	r1, r5
 8007490:	f7f9 f8ba 	bl	8000608 <__aeabi_dmul>
 8007494:	4682      	mov	sl, r0
 8007496:	468b      	mov	fp, r1
 8007498:	4602      	mov	r2, r0
 800749a:	460b      	mov	r3, r1
 800749c:	4620      	mov	r0, r4
 800749e:	4629      	mov	r1, r5
 80074a0:	f7f9 f8b2 	bl	8000608 <__aeabi_dmul>
 80074a4:	a341      	add	r3, pc, #260	; (adr r3, 80075ac <__kernel_sin+0x154>)
 80074a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074aa:	4680      	mov	r8, r0
 80074ac:	4689      	mov	r9, r1
 80074ae:	4650      	mov	r0, sl
 80074b0:	4659      	mov	r1, fp
 80074b2:	f7f9 f8a9 	bl	8000608 <__aeabi_dmul>
 80074b6:	a33f      	add	r3, pc, #252	; (adr r3, 80075b4 <__kernel_sin+0x15c>)
 80074b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074bc:	f7f8 feec 	bl	8000298 <__aeabi_dsub>
 80074c0:	4652      	mov	r2, sl
 80074c2:	465b      	mov	r3, fp
 80074c4:	f7f9 f8a0 	bl	8000608 <__aeabi_dmul>
 80074c8:	a33c      	add	r3, pc, #240	; (adr r3, 80075bc <__kernel_sin+0x164>)
 80074ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ce:	f7f8 fee5 	bl	800029c <__adddf3>
 80074d2:	4652      	mov	r2, sl
 80074d4:	465b      	mov	r3, fp
 80074d6:	f7f9 f897 	bl	8000608 <__aeabi_dmul>
 80074da:	a33a      	add	r3, pc, #232	; (adr r3, 80075c4 <__kernel_sin+0x16c>)
 80074dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e0:	f7f8 feda 	bl	8000298 <__aeabi_dsub>
 80074e4:	4652      	mov	r2, sl
 80074e6:	465b      	mov	r3, fp
 80074e8:	f7f9 f88e 	bl	8000608 <__aeabi_dmul>
 80074ec:	a337      	add	r3, pc, #220	; (adr r3, 80075cc <__kernel_sin+0x174>)
 80074ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f2:	f7f8 fed3 	bl	800029c <__adddf3>
 80074f6:	9b01      	ldr	r3, [sp, #4]
 80074f8:	4606      	mov	r6, r0
 80074fa:	460f      	mov	r7, r1
 80074fc:	b9eb      	cbnz	r3, 800753a <__kernel_sin+0xe2>
 80074fe:	4602      	mov	r2, r0
 8007500:	460b      	mov	r3, r1
 8007502:	4650      	mov	r0, sl
 8007504:	4659      	mov	r1, fp
 8007506:	f7f9 f87f 	bl	8000608 <__aeabi_dmul>
 800750a:	a325      	add	r3, pc, #148	; (adr r3, 80075a0 <__kernel_sin+0x148>)
 800750c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007510:	f7f8 fec2 	bl	8000298 <__aeabi_dsub>
 8007514:	4642      	mov	r2, r8
 8007516:	464b      	mov	r3, r9
 8007518:	f7f9 f876 	bl	8000608 <__aeabi_dmul>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4620      	mov	r0, r4
 8007522:	4629      	mov	r1, r5
 8007524:	f7f8 feba 	bl	800029c <__adddf3>
 8007528:	4604      	mov	r4, r0
 800752a:	460d      	mov	r5, r1
 800752c:	ec45 4b10 	vmov	d0, r4, r5
 8007530:	b003      	add	sp, #12
 8007532:	ecbd 8b04 	vpop	{d8-d9}
 8007536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800753a:	4b1b      	ldr	r3, [pc, #108]	; (80075a8 <__kernel_sin+0x150>)
 800753c:	ec51 0b18 	vmov	r0, r1, d8
 8007540:	2200      	movs	r2, #0
 8007542:	f7f9 f861 	bl	8000608 <__aeabi_dmul>
 8007546:	4632      	mov	r2, r6
 8007548:	ec41 0b19 	vmov	d9, r0, r1
 800754c:	463b      	mov	r3, r7
 800754e:	4640      	mov	r0, r8
 8007550:	4649      	mov	r1, r9
 8007552:	f7f9 f859 	bl	8000608 <__aeabi_dmul>
 8007556:	4602      	mov	r2, r0
 8007558:	460b      	mov	r3, r1
 800755a:	ec51 0b19 	vmov	r0, r1, d9
 800755e:	f7f8 fe9b 	bl	8000298 <__aeabi_dsub>
 8007562:	4652      	mov	r2, sl
 8007564:	465b      	mov	r3, fp
 8007566:	f7f9 f84f 	bl	8000608 <__aeabi_dmul>
 800756a:	ec53 2b18 	vmov	r2, r3, d8
 800756e:	f7f8 fe93 	bl	8000298 <__aeabi_dsub>
 8007572:	a30b      	add	r3, pc, #44	; (adr r3, 80075a0 <__kernel_sin+0x148>)
 8007574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007578:	4606      	mov	r6, r0
 800757a:	460f      	mov	r7, r1
 800757c:	4640      	mov	r0, r8
 800757e:	4649      	mov	r1, r9
 8007580:	f7f9 f842 	bl	8000608 <__aeabi_dmul>
 8007584:	4602      	mov	r2, r0
 8007586:	460b      	mov	r3, r1
 8007588:	4630      	mov	r0, r6
 800758a:	4639      	mov	r1, r7
 800758c:	f7f8 fe86 	bl	800029c <__adddf3>
 8007590:	4602      	mov	r2, r0
 8007592:	460b      	mov	r3, r1
 8007594:	4620      	mov	r0, r4
 8007596:	4629      	mov	r1, r5
 8007598:	f7f8 fe7e 	bl	8000298 <__aeabi_dsub>
 800759c:	e7c4      	b.n	8007528 <__kernel_sin+0xd0>
 800759e:	bf00      	nop
 80075a0:	55555549 	.word	0x55555549
 80075a4:	3fc55555 	.word	0x3fc55555
 80075a8:	3fe00000 	.word	0x3fe00000
 80075ac:	5acfd57c 	.word	0x5acfd57c
 80075b0:	3de5d93a 	.word	0x3de5d93a
 80075b4:	8a2b9ceb 	.word	0x8a2b9ceb
 80075b8:	3e5ae5e6 	.word	0x3e5ae5e6
 80075bc:	57b1fe7d 	.word	0x57b1fe7d
 80075c0:	3ec71de3 	.word	0x3ec71de3
 80075c4:	19c161d5 	.word	0x19c161d5
 80075c8:	3f2a01a0 	.word	0x3f2a01a0
 80075cc:	1110f8a6 	.word	0x1110f8a6
 80075d0:	3f811111 	.word	0x3f811111

080075d4 <fabs>:
 80075d4:	ec51 0b10 	vmov	r0, r1, d0
 80075d8:	ee10 2a10 	vmov	r2, s0
 80075dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80075e0:	ec43 2b10 	vmov	d0, r2, r3
 80075e4:	4770      	bx	lr
	...

080075e8 <floor>:
 80075e8:	ec51 0b10 	vmov	r0, r1, d0
 80075ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075f0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80075f4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80075f8:	2e13      	cmp	r6, #19
 80075fa:	ee10 5a10 	vmov	r5, s0
 80075fe:	ee10 8a10 	vmov	r8, s0
 8007602:	460c      	mov	r4, r1
 8007604:	dc32      	bgt.n	800766c <floor+0x84>
 8007606:	2e00      	cmp	r6, #0
 8007608:	da14      	bge.n	8007634 <floor+0x4c>
 800760a:	a333      	add	r3, pc, #204	; (adr r3, 80076d8 <floor+0xf0>)
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	f7f8 fe44 	bl	800029c <__adddf3>
 8007614:	2200      	movs	r2, #0
 8007616:	2300      	movs	r3, #0
 8007618:	f7f9 fa86 	bl	8000b28 <__aeabi_dcmpgt>
 800761c:	b138      	cbz	r0, 800762e <floor+0x46>
 800761e:	2c00      	cmp	r4, #0
 8007620:	da57      	bge.n	80076d2 <floor+0xea>
 8007622:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007626:	431d      	orrs	r5, r3
 8007628:	d001      	beq.n	800762e <floor+0x46>
 800762a:	4c2d      	ldr	r4, [pc, #180]	; (80076e0 <floor+0xf8>)
 800762c:	2500      	movs	r5, #0
 800762e:	4621      	mov	r1, r4
 8007630:	4628      	mov	r0, r5
 8007632:	e025      	b.n	8007680 <floor+0x98>
 8007634:	4f2b      	ldr	r7, [pc, #172]	; (80076e4 <floor+0xfc>)
 8007636:	4137      	asrs	r7, r6
 8007638:	ea01 0307 	and.w	r3, r1, r7
 800763c:	4303      	orrs	r3, r0
 800763e:	d01f      	beq.n	8007680 <floor+0x98>
 8007640:	a325      	add	r3, pc, #148	; (adr r3, 80076d8 <floor+0xf0>)
 8007642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007646:	f7f8 fe29 	bl	800029c <__adddf3>
 800764a:	2200      	movs	r2, #0
 800764c:	2300      	movs	r3, #0
 800764e:	f7f9 fa6b 	bl	8000b28 <__aeabi_dcmpgt>
 8007652:	2800      	cmp	r0, #0
 8007654:	d0eb      	beq.n	800762e <floor+0x46>
 8007656:	2c00      	cmp	r4, #0
 8007658:	bfbe      	ittt	lt
 800765a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800765e:	fa43 f606 	asrlt.w	r6, r3, r6
 8007662:	19a4      	addlt	r4, r4, r6
 8007664:	ea24 0407 	bic.w	r4, r4, r7
 8007668:	2500      	movs	r5, #0
 800766a:	e7e0      	b.n	800762e <floor+0x46>
 800766c:	2e33      	cmp	r6, #51	; 0x33
 800766e:	dd0b      	ble.n	8007688 <floor+0xa0>
 8007670:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007674:	d104      	bne.n	8007680 <floor+0x98>
 8007676:	ee10 2a10 	vmov	r2, s0
 800767a:	460b      	mov	r3, r1
 800767c:	f7f8 fe0e 	bl	800029c <__adddf3>
 8007680:	ec41 0b10 	vmov	d0, r0, r1
 8007684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007688:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800768c:	f04f 33ff 	mov.w	r3, #4294967295
 8007690:	fa23 f707 	lsr.w	r7, r3, r7
 8007694:	4207      	tst	r7, r0
 8007696:	d0f3      	beq.n	8007680 <floor+0x98>
 8007698:	a30f      	add	r3, pc, #60	; (adr r3, 80076d8 <floor+0xf0>)
 800769a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769e:	f7f8 fdfd 	bl	800029c <__adddf3>
 80076a2:	2200      	movs	r2, #0
 80076a4:	2300      	movs	r3, #0
 80076a6:	f7f9 fa3f 	bl	8000b28 <__aeabi_dcmpgt>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	d0bf      	beq.n	800762e <floor+0x46>
 80076ae:	2c00      	cmp	r4, #0
 80076b0:	da02      	bge.n	80076b8 <floor+0xd0>
 80076b2:	2e14      	cmp	r6, #20
 80076b4:	d103      	bne.n	80076be <floor+0xd6>
 80076b6:	3401      	adds	r4, #1
 80076b8:	ea25 0507 	bic.w	r5, r5, r7
 80076bc:	e7b7      	b.n	800762e <floor+0x46>
 80076be:	2301      	movs	r3, #1
 80076c0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80076c4:	fa03 f606 	lsl.w	r6, r3, r6
 80076c8:	4435      	add	r5, r6
 80076ca:	4545      	cmp	r5, r8
 80076cc:	bf38      	it	cc
 80076ce:	18e4      	addcc	r4, r4, r3
 80076d0:	e7f2      	b.n	80076b8 <floor+0xd0>
 80076d2:	2500      	movs	r5, #0
 80076d4:	462c      	mov	r4, r5
 80076d6:	e7aa      	b.n	800762e <floor+0x46>
 80076d8:	8800759c 	.word	0x8800759c
 80076dc:	7e37e43c 	.word	0x7e37e43c
 80076e0:	bff00000 	.word	0xbff00000
 80076e4:	000fffff 	.word	0x000fffff

080076e8 <scalbn>:
 80076e8:	b570      	push	{r4, r5, r6, lr}
 80076ea:	ec55 4b10 	vmov	r4, r5, d0
 80076ee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80076f2:	4606      	mov	r6, r0
 80076f4:	462b      	mov	r3, r5
 80076f6:	b99a      	cbnz	r2, 8007720 <scalbn+0x38>
 80076f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80076fc:	4323      	orrs	r3, r4
 80076fe:	d036      	beq.n	800776e <scalbn+0x86>
 8007700:	4b39      	ldr	r3, [pc, #228]	; (80077e8 <scalbn+0x100>)
 8007702:	4629      	mov	r1, r5
 8007704:	ee10 0a10 	vmov	r0, s0
 8007708:	2200      	movs	r2, #0
 800770a:	f7f8 ff7d 	bl	8000608 <__aeabi_dmul>
 800770e:	4b37      	ldr	r3, [pc, #220]	; (80077ec <scalbn+0x104>)
 8007710:	429e      	cmp	r6, r3
 8007712:	4604      	mov	r4, r0
 8007714:	460d      	mov	r5, r1
 8007716:	da10      	bge.n	800773a <scalbn+0x52>
 8007718:	a32b      	add	r3, pc, #172	; (adr r3, 80077c8 <scalbn+0xe0>)
 800771a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771e:	e03a      	b.n	8007796 <scalbn+0xae>
 8007720:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007724:	428a      	cmp	r2, r1
 8007726:	d10c      	bne.n	8007742 <scalbn+0x5a>
 8007728:	ee10 2a10 	vmov	r2, s0
 800772c:	4620      	mov	r0, r4
 800772e:	4629      	mov	r1, r5
 8007730:	f7f8 fdb4 	bl	800029c <__adddf3>
 8007734:	4604      	mov	r4, r0
 8007736:	460d      	mov	r5, r1
 8007738:	e019      	b.n	800776e <scalbn+0x86>
 800773a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800773e:	460b      	mov	r3, r1
 8007740:	3a36      	subs	r2, #54	; 0x36
 8007742:	4432      	add	r2, r6
 8007744:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007748:	428a      	cmp	r2, r1
 800774a:	dd08      	ble.n	800775e <scalbn+0x76>
 800774c:	2d00      	cmp	r5, #0
 800774e:	a120      	add	r1, pc, #128	; (adr r1, 80077d0 <scalbn+0xe8>)
 8007750:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007754:	da1c      	bge.n	8007790 <scalbn+0xa8>
 8007756:	a120      	add	r1, pc, #128	; (adr r1, 80077d8 <scalbn+0xf0>)
 8007758:	e9d1 0100 	ldrd	r0, r1, [r1]
 800775c:	e018      	b.n	8007790 <scalbn+0xa8>
 800775e:	2a00      	cmp	r2, #0
 8007760:	dd08      	ble.n	8007774 <scalbn+0x8c>
 8007762:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007766:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800776a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800776e:	ec45 4b10 	vmov	d0, r4, r5
 8007772:	bd70      	pop	{r4, r5, r6, pc}
 8007774:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007778:	da19      	bge.n	80077ae <scalbn+0xc6>
 800777a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800777e:	429e      	cmp	r6, r3
 8007780:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007784:	dd0a      	ble.n	800779c <scalbn+0xb4>
 8007786:	a112      	add	r1, pc, #72	; (adr r1, 80077d0 <scalbn+0xe8>)
 8007788:	e9d1 0100 	ldrd	r0, r1, [r1]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e2      	bne.n	8007756 <scalbn+0x6e>
 8007790:	a30f      	add	r3, pc, #60	; (adr r3, 80077d0 <scalbn+0xe8>)
 8007792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007796:	f7f8 ff37 	bl	8000608 <__aeabi_dmul>
 800779a:	e7cb      	b.n	8007734 <scalbn+0x4c>
 800779c:	a10a      	add	r1, pc, #40	; (adr r1, 80077c8 <scalbn+0xe0>)
 800779e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d0b8      	beq.n	8007718 <scalbn+0x30>
 80077a6:	a10e      	add	r1, pc, #56	; (adr r1, 80077e0 <scalbn+0xf8>)
 80077a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077ac:	e7b4      	b.n	8007718 <scalbn+0x30>
 80077ae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80077b2:	3236      	adds	r2, #54	; 0x36
 80077b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80077b8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80077bc:	4620      	mov	r0, r4
 80077be:	4b0c      	ldr	r3, [pc, #48]	; (80077f0 <scalbn+0x108>)
 80077c0:	2200      	movs	r2, #0
 80077c2:	e7e8      	b.n	8007796 <scalbn+0xae>
 80077c4:	f3af 8000 	nop.w
 80077c8:	c2f8f359 	.word	0xc2f8f359
 80077cc:	01a56e1f 	.word	0x01a56e1f
 80077d0:	8800759c 	.word	0x8800759c
 80077d4:	7e37e43c 	.word	0x7e37e43c
 80077d8:	8800759c 	.word	0x8800759c
 80077dc:	fe37e43c 	.word	0xfe37e43c
 80077e0:	c2f8f359 	.word	0xc2f8f359
 80077e4:	81a56e1f 	.word	0x81a56e1f
 80077e8:	43500000 	.word	0x43500000
 80077ec:	ffff3cb0 	.word	0xffff3cb0
 80077f0:	3c900000 	.word	0x3c900000

080077f4 <_close>:
 80077f4:	4b02      	ldr	r3, [pc, #8]	; (8007800 <_close+0xc>)
 80077f6:	2258      	movs	r2, #88	; 0x58
 80077f8:	601a      	str	r2, [r3, #0]
 80077fa:	f04f 30ff 	mov.w	r0, #4294967295
 80077fe:	4770      	bx	lr
 8007800:	20000238 	.word	0x20000238

08007804 <_fstat>:
 8007804:	4b02      	ldr	r3, [pc, #8]	; (8007810 <_fstat+0xc>)
 8007806:	2258      	movs	r2, #88	; 0x58
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	f04f 30ff 	mov.w	r0, #4294967295
 800780e:	4770      	bx	lr
 8007810:	20000238 	.word	0x20000238

08007814 <_getpid>:
 8007814:	4b02      	ldr	r3, [pc, #8]	; (8007820 <_getpid+0xc>)
 8007816:	2258      	movs	r2, #88	; 0x58
 8007818:	601a      	str	r2, [r3, #0]
 800781a:	f04f 30ff 	mov.w	r0, #4294967295
 800781e:	4770      	bx	lr
 8007820:	20000238 	.word	0x20000238

08007824 <_isatty>:
 8007824:	4b02      	ldr	r3, [pc, #8]	; (8007830 <_isatty+0xc>)
 8007826:	2258      	movs	r2, #88	; 0x58
 8007828:	601a      	str	r2, [r3, #0]
 800782a:	2000      	movs	r0, #0
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	20000238 	.word	0x20000238

08007834 <_kill>:
 8007834:	4b02      	ldr	r3, [pc, #8]	; (8007840 <_kill+0xc>)
 8007836:	2258      	movs	r2, #88	; 0x58
 8007838:	601a      	str	r2, [r3, #0]
 800783a:	f04f 30ff 	mov.w	r0, #4294967295
 800783e:	4770      	bx	lr
 8007840:	20000238 	.word	0x20000238

08007844 <_lseek>:
 8007844:	4b02      	ldr	r3, [pc, #8]	; (8007850 <_lseek+0xc>)
 8007846:	2258      	movs	r2, #88	; 0x58
 8007848:	601a      	str	r2, [r3, #0]
 800784a:	f04f 30ff 	mov.w	r0, #4294967295
 800784e:	4770      	bx	lr
 8007850:	20000238 	.word	0x20000238

08007854 <_read>:
 8007854:	4b02      	ldr	r3, [pc, #8]	; (8007860 <_read+0xc>)
 8007856:	2258      	movs	r2, #88	; 0x58
 8007858:	601a      	str	r2, [r3, #0]
 800785a:	f04f 30ff 	mov.w	r0, #4294967295
 800785e:	4770      	bx	lr
 8007860:	20000238 	.word	0x20000238

08007864 <_sbrk>:
 8007864:	4a04      	ldr	r2, [pc, #16]	; (8007878 <_sbrk+0x14>)
 8007866:	6811      	ldr	r1, [r2, #0]
 8007868:	4603      	mov	r3, r0
 800786a:	b909      	cbnz	r1, 8007870 <_sbrk+0xc>
 800786c:	4903      	ldr	r1, [pc, #12]	; (800787c <_sbrk+0x18>)
 800786e:	6011      	str	r1, [r2, #0]
 8007870:	6810      	ldr	r0, [r2, #0]
 8007872:	4403      	add	r3, r0
 8007874:	6013      	str	r3, [r2, #0]
 8007876:	4770      	bx	lr
 8007878:	20000240 	.word	0x20000240
 800787c:	20000248 	.word	0x20000248

08007880 <_write>:
 8007880:	4b02      	ldr	r3, [pc, #8]	; (800788c <_write+0xc>)
 8007882:	2258      	movs	r2, #88	; 0x58
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	f04f 30ff 	mov.w	r0, #4294967295
 800788a:	4770      	bx	lr
 800788c:	20000238 	.word	0x20000238

08007890 <_exit>:
 8007890:	e7fe      	b.n	8007890 <_exit>
	...

08007894 <_init>:
 8007894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007896:	bf00      	nop
 8007898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800789a:	bc08      	pop	{r3}
 800789c:	469e      	mov	lr, r3
 800789e:	4770      	bx	lr

080078a0 <_fini>:
 80078a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078a2:	bf00      	nop
 80078a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078a6:	bc08      	pop	{r3}
 80078a8:	469e      	mov	lr, r3
 80078aa:	4770      	bx	lr
