module Mem_dados(data, linhaF, colunaF, write, clk, saida);

	input[31:0] data;
	input[31:0] linhaF;
	input[31:0] colunaF;
	input clk, write;
	output [31:0] saida; 
	
	reg[31:0] mem_dados[2048][2048];
	
	always @ (posedge clk) begin
		if(write) begin
			mem_dados[linhaF][colunaF] = data;
		end
	end

	assign saida =  mem_dados[linhaF][colunaF];
endmodule 