# /*******************************************************************************
#  Copyright (C) 2021 Xilinx, Inc
#
#  Licensed under the Apache License, Version 2.0 (the "License");
#  you may not use this file except in compliance with the License.
#  You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
#  Unless required by applicable law or agreed to in writing, software
#  distributed under the License is distributed on an "AS IS" BASIS,
#  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#  See the License for the specific language governing permissions and
#  limitations under the License.
#
# *******************************************************************************/
[connectivity]
# Define number of kernels and their name
nk=networklayer:2:networklayer_0.networklayer_1
nk=cmac_0:1:cmac_0
nk=cmac_1:1:cmac_1
nk=send_stream:2:send_stream_0.send_stream_1
nk=recv_stream:2:recv_stream_0.recv_stream_1

# Kernels Foorplaning
slr=networklayer_0:SLR2
slr=networklayer_1:SLR1
slr=cmac_0:SLR2
slr=cmac_1:SLR2
slr=send_stream_0:SLR1
slr=send_stream_1:SLR0
slr=recv_stream_0:SLR1
slr=recv_stream_1:SLR0

sp=send_stream_0.read_buffer:HBM[0:3]
sp=send_stream_1.read_buffer:HBM[4:7]
sp=recv_stream_0.write_buffer:HBM[16:19]
sp=recv_stream_1.write_buffer:HBM[20:23]

stream_connect=cmac_0.M_AXIS:networklayer_0.S_AXIS_eth2nl
stream_connect=networklayer_0.M_AXIS_nl2eth:cmac_0.S_AXIS
stream_connect=send_stream_0.data_out:networklayer_0.S_AXIS_sk2nl:512
stream_connect=networklayer_0.M_AXIS_nl2sk:recv_stream_0.data_in:512
stream_connect=recv_stream_0.notify:send_stream_0.notify

stream_connect=cmac_1.M_AXIS:networklayer_1.S_AXIS_eth2nl
stream_connect=networklayer_1.M_AXIS_nl2eth:cmac_1.S_AXIS
stream_connect=send_stream_1.data_out:networklayer_1.S_AXIS_sk2nl:512
stream_connect=networklayer_1.M_AXIS_nl2sk:recv_stream_1.data_in:512
stream_connect=recv_stream_1.notify:send_stream_1.notify
