--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml generator.twx generator.ncd -o generator.twr generator.pcf -ucf
generator_ucf.ucf

Design file:              generator.ncd
Physical constraint file: generator.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock clk associated with OFFSET = IN 10 ns VALID 20 
   ns BEFORE COMP "clk"; does not clock any registered input components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 10 ns VALID 20 ns BEFORE 
   COMP "clk"; ignored during timing analysis
WARNING:Timing:3224 - The clock clk associated with OFFSET = OUT 20 ns AFTER 
   COMP "clk"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 20 ns AFTER COMP "clk"; 
   ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 415 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.923ns.
--------------------------------------------------------------------------------

Paths for end point clk_div_inst/cnt_8 (SLICE_X38Y78.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_15 (FF)
  Destination:          clk_div_inst/cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.870ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.241 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_15 to clk_div_inst/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.XQ      Tcko                  0.631   clk_div_inst/cnt<15>
                                                       clk_div_inst/cnt_15
    SLICE_X34Y76.F1      net (fanout=3)        1.053   clk_div_inst/cnt<15>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X38Y78.G1      net (fanout=16)       1.256   clk_div_inst/cnt_not0001
    SLICE_X38Y78.CLK     Tgck                  0.817   clk_div_inst/cnt<9>
                                                       clk_div_inst/Mcount_cnt_eqn_81
                                                       clk_div_inst/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (2.788ns logic, 3.082ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_14 (FF)
  Destination:          clk_div_inst/cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.478ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.241 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_14 to clk_div_inst/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.YQ      Tcko                  0.676   clk_div_inst/cnt<15>
                                                       clk_div_inst/cnt_14
    SLICE_X34Y76.F3      net (fanout=4)        0.616   clk_div_inst/cnt<14>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X38Y78.G1      net (fanout=16)       1.256   clk_div_inst/cnt_not0001
    SLICE_X38Y78.CLK     Tgck                  0.817   clk_div_inst/cnt<9>
                                                       clk_div_inst/Mcount_cnt_eqn_81
                                                       clk_div_inst/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (2.833ns logic, 2.645ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_0 (FF)
  Destination:          clk_div_inst/cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.241 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_0 to clk_div_inst/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   clk_div_inst/cnt<0>
                                                       clk_div_inst/cnt_0
    SLICE_X34Y76.F2      net (fanout=3)        0.476   clk_div_inst/cnt<0>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X38Y78.G1      net (fanout=16)       1.256   clk_div_inst/cnt_not0001
    SLICE_X38Y78.CLK     Tgck                  0.817   clk_div_inst/cnt<9>
                                                       clk_div_inst/Mcount_cnt_eqn_81
                                                       clk_div_inst/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (2.833ns logic, 2.505ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_inst/cnt_12 (SLICE_X36Y81.G2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_15 (FF)
  Destination:          clk_div_inst/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.024 - 0.019)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_15 to clk_div_inst/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.XQ      Tcko                  0.631   clk_div_inst/cnt<15>
                                                       clk_div_inst/cnt_15
    SLICE_X34Y76.F1      net (fanout=3)        1.053   clk_div_inst/cnt<15>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X36Y81.G2      net (fanout=16)       1.223   clk_div_inst/cnt_not0001
    SLICE_X36Y81.CLK     Tgck                  0.817   clk_div_inst/cnt<13>
                                                       clk_div_inst/Mcount_cnt_eqn_121
                                                       clk_div_inst/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (2.788ns logic, 3.049ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_14 (FF)
  Destination:          clk_div_inst/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.024 - 0.019)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_14 to clk_div_inst/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.YQ      Tcko                  0.676   clk_div_inst/cnt<15>
                                                       clk_div_inst/cnt_14
    SLICE_X34Y76.F3      net (fanout=4)        0.616   clk_div_inst/cnt<14>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X36Y81.G2      net (fanout=16)       1.223   clk_div_inst/cnt_not0001
    SLICE_X36Y81.CLK     Tgck                  0.817   clk_div_inst/cnt<13>
                                                       clk_div_inst/Mcount_cnt_eqn_121
                                                       clk_div_inst/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (2.833ns logic, 2.612ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_0 (FF)
  Destination:          clk_div_inst/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.024 - 0.043)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_0 to clk_div_inst/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   clk_div_inst/cnt<0>
                                                       clk_div_inst/cnt_0
    SLICE_X34Y76.F2      net (fanout=3)        0.476   clk_div_inst/cnt<0>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X36Y81.G2      net (fanout=16)       1.223   clk_div_inst/cnt_not0001
    SLICE_X36Y81.CLK     Tgck                  0.817   clk_div_inst/cnt<13>
                                                       clk_div_inst/Mcount_cnt_eqn_121
                                                       clk_div_inst/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (2.833ns logic, 2.472ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_inst/cnt_2 (SLICE_X36Y76.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_15 (FF)
  Destination:          clk_div_inst/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.034 - 0.019)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_15 to clk_div_inst/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.XQ      Tcko                  0.631   clk_div_inst/cnt<15>
                                                       clk_div_inst/cnt_15
    SLICE_X34Y76.F1      net (fanout=3)        1.053   clk_div_inst/cnt<15>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X36Y76.G1      net (fanout=16)       0.951   clk_div_inst/cnt_not0001
    SLICE_X36Y76.CLK     Tgck                  0.817   clk_div_inst/cnt<3>
                                                       clk_div_inst/Mcount_cnt_eqn_21
                                                       clk_div_inst/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (2.788ns logic, 2.777ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_14 (FF)
  Destination:          clk_div_inst/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.173ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.034 - 0.019)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_14 to clk_div_inst/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.YQ      Tcko                  0.676   clk_div_inst/cnt<15>
                                                       clk_div_inst/cnt_14
    SLICE_X34Y76.F3      net (fanout=4)        0.616   clk_div_inst/cnt<14>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X36Y76.G1      net (fanout=16)       0.951   clk_div_inst/cnt_not0001
    SLICE_X36Y76.CLK     Tgck                  0.817   clk_div_inst/cnt<3>
                                                       clk_div_inst/Mcount_cnt_eqn_21
                                                       clk_div_inst/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (2.833ns logic, 2.340ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_inst/cnt_0 (FF)
  Destination:          clk_div_inst/cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.034 - 0.043)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_inst/cnt_0 to clk_div_inst/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   clk_div_inst/cnt<0>
                                                       clk_div_inst/cnt_0
    SLICE_X34Y76.F2      net (fanout=3)        0.476   clk_div_inst/cnt<0>
    SLICE_X34Y76.X       Tilo                  0.692   clk_div_inst/cnt_not000126
                                                       clk_div_inst/cnt_not000126
    SLICE_X35Y76.G1      net (fanout=1)        0.773   clk_div_inst/cnt_not000126
    SLICE_X35Y76.Y       Tilo                  0.648   clk_div_inst/cnt<1>
                                                       clk_div_inst/cnt_not000136
    SLICE_X36Y76.G1      net (fanout=16)       0.951   clk_div_inst/cnt_not0001
    SLICE_X36Y76.CLK     Tgck                  0.817   clk_div_inst/cnt<3>
                                                       clk_div_inst/Mcount_cnt_eqn_21
                                                       clk_div_inst/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (2.833ns logic, 2.200ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_div_inst/slow (SLICE_X34Y78.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_inst/slow (FF)
  Destination:          clk_div_inst/slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_inst/slow to clk_div_inst/slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y78.XQ      Tcko                  0.505   clk_div_inst/slow1
                                                       clk_div_inst/slow
    SLICE_X34Y78.F1      net (fanout=2)        0.395   clk_div_inst/slow1
    SLICE_X34Y78.CLK     Tckf        (-Th)    -0.505   clk_div_inst/slow1
                                                       clk_div_inst/slow_mux000048
                                                       clk_div_inst/slow
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (1.010ns logic, 0.395ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_inst/slow (SLICE_X34Y78.F4), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_inst/cnt_9 (FF)
  Destination:          clk_div_inst/slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.227ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.290 - 0.241)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_inst/cnt_9 to clk_div_inst/slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.XQ      Tcko                  0.505   clk_div_inst/cnt<9>
                                                       clk_div_inst/cnt_9
    SLICE_X34Y78.G1      net (fanout=3)        0.603   clk_div_inst/cnt<9>
    SLICE_X34Y78.Y       Tilo                  0.566   clk_div_inst/slow1
                                                       clk_div_inst/slow_and000039
    SLICE_X34Y78.F4      net (fanout=1)        0.048   clk_div_inst/slow_and000039/O
    SLICE_X34Y78.CLK     Tckf        (-Th)    -0.505   clk_div_inst/slow1
                                                       clk_div_inst/slow_mux000048
                                                       clk_div_inst/slow
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (1.576ns logic, 0.651ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_inst/cnt_6 (FF)
  Destination:          clk_div_inst/slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.229ns (Levels of Logic = 2)
  Clock Path Skew:      0.049ns (0.290 - 0.241)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_inst/cnt_6 to clk_div_inst/slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.YQ      Tcko                  0.464   clk_div_inst/cnt<7>
                                                       clk_div_inst/cnt_6
    SLICE_X34Y78.G4      net (fanout=3)        0.646   clk_div_inst/cnt<6>
    SLICE_X34Y78.Y       Tilo                  0.566   clk_div_inst/slow1
                                                       clk_div_inst/slow_and000039
    SLICE_X34Y78.F4      net (fanout=1)        0.048   clk_div_inst/slow_and000039/O
    SLICE_X34Y78.CLK     Tckf        (-Th)    -0.505   clk_div_inst/slow1
                                                       clk_div_inst/slow_mux000048
                                                       clk_div_inst/slow
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (1.535ns logic, 0.694ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_inst/cnt_11 (FF)
  Destination:          clk_div_inst/slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.890ns (Levels of Logic = 3)
  Clock Path Skew:      0.032ns (0.290 - 0.258)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_inst/cnt_11 to clk_div_inst/slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y80.XQ      Tcko                  0.505   clk_div_inst/cnt<11>
                                                       clk_div_inst/cnt_11
    SLICE_X34Y80.G4      net (fanout=3)        0.382   clk_div_inst/cnt<11>
    SLICE_X34Y80.Y       Tilo                  0.566   clk_div_inst/cnt_not000121
                                                       clk_div_inst/slow_and000012
    SLICE_X34Y78.G2      net (fanout=1)        0.318   clk_div_inst/slow_and000012
    SLICE_X34Y78.Y       Tilo                  0.566   clk_div_inst/slow1
                                                       clk_div_inst/slow_and000039
    SLICE_X34Y78.F4      net (fanout=1)        0.048   clk_div_inst/slow_and000039/O
    SLICE_X34Y78.CLK     Tckf        (-Th)    -0.505   clk_div_inst/slow1
                                                       clk_div_inst/slow_mux000048
                                                       clk_div_inst/slow
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (2.142ns logic, 0.748ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_inst/slow (SLICE_X34Y78.F2), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_inst/cnt_13 (FF)
  Destination:          clk_div_inst/slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.242ns (Levels of Logic = 2)
  Clock Path Skew:      0.032ns (0.290 - 0.258)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_inst/cnt_13 to clk_div_inst/slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.XQ      Tcko                  0.505   clk_div_inst/cnt<13>
                                                       clk_div_inst/cnt_13
    SLICE_X36Y79.F2      net (fanout=4)        0.373   clk_div_inst/cnt<13>
    SLICE_X36Y79.X       Tilo                  0.554   clk_div_inst/slow_mux000035
                                                       clk_div_inst/slow_mux000035
    SLICE_X34Y78.F2      net (fanout=1)        0.305   clk_div_inst/slow_mux000035
    SLICE_X34Y78.CLK     Tckf        (-Th)    -0.505   clk_div_inst/slow1
                                                       clk_div_inst/slow_mux000048
                                                       clk_div_inst/slow
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (1.564ns logic, 0.678ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_inst/cnt_3 (FF)
  Destination:          clk_div_inst/slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.290 - 0.268)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_inst/cnt_3 to clk_div_inst/slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y76.XQ      Tcko                  0.505   clk_div_inst/cnt<3>
                                                       clk_div_inst/cnt_3
    SLICE_X36Y79.F1      net (fanout=4)        0.414   clk_div_inst/cnt<3>
    SLICE_X36Y79.X       Tilo                  0.554   clk_div_inst/slow_mux000035
                                                       clk_div_inst/slow_mux000035
    SLICE_X34Y78.F2      net (fanout=1)        0.305   clk_div_inst/slow_mux000035
    SLICE_X34Y78.CLK     Tckf        (-Th)    -0.505   clk_div_inst/slow1
                                                       clk_div_inst/slow_mux000048
                                                       clk_div_inst/slow
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.564ns logic, 0.719ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_inst/cnt_8 (FF)
  Destination:          clk_div_inst/slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 3)
  Clock Path Skew:      0.049ns (0.290 - 0.241)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_inst/cnt_8 to clk_div_inst/slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.YQ      Tcko                  0.541   clk_div_inst/cnt<9>
                                                       clk_div_inst/cnt_8
    SLICE_X36Y79.G3      net (fanout=4)        0.407   clk_div_inst/cnt<8>
    SLICE_X36Y79.Y       Tilo                  0.566   clk_div_inst/slow_mux000035
                                                       clk_div_inst/slow_mux000035_SW0
    SLICE_X36Y79.F3      net (fanout=1)        0.034   clk_div_inst/slow_mux000035_SW0/O
    SLICE_X36Y79.X       Tilo                  0.554   clk_div_inst/slow_mux000035
                                                       clk_div_inst/slow_mux000035
    SLICE_X34Y78.F2      net (fanout=1)        0.305   clk_div_inst/slow_mux000035
    SLICE_X34Y78.CLK     Tckf        (-Th)    -0.505   clk_div_inst/slow1
                                                       clk_div_inst/slow_mux000048
                                                       clk_div_inst/slow
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (2.166ns logic, 0.746ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: clk_div_inst/cnt<11>/CLK
  Logical resource: clk_div_inst/cnt_11/CK
  Location pin: SLICE_X36Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: clk_div_inst/cnt<11>/CLK
  Logical resource: clk_div_inst/cnt_11/CK
  Location pin: SLICE_X36Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: clk_div_inst/cnt<11>/CLK
  Logical resource: clk_div_inst/cnt_11/CK
  Location pin: SLICE_X36Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.923|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 415 paths, 0 nets, and 116 connections

Design statistics:
   Minimum period:   5.923ns{1}   (Maximum frequency: 168.833MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 16:53:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



