Item(by='brooksbp', descendants=None, kids=[25295594], score=None, time=1607026780, title=None, item_type='comment', url=None, parent=25293336, text='Even if you know which accesses have a high probability of missing in core or chip cache, it is tricky to write portable software that takes advantage of (switches&#x2F;branches to other work) the time it takes between prefetch and data available in L1. It is not just architecture specific, or microarchitecture specific, it&#x27;s chip specific.')