<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_96E34C31-FEF0-4CC5-B123-4F622FE9101D"><title>CLINK 1-Load (Add-In Card) Topology</title><body><section id="SECTION_5939CA50-3375-4DC2-8FFB-E7702E015434"><fig id="FIG_clink_1-load_add-in_card_topology_diagram_1"><title>CLINK 1-Load (Add-In Card) Topology Diagram</title><image href="FIG_clink 1-load (add-in card) topology diagram_1.jpg" scalefit="yes" id="IMG_clink_1-load_add-in_card_topology_diagram_1_jpg" /></fig><table id="TABLE_5939CA50-3375-4DC2-8FFB-E7702E015434_1"><title>CLINK 1-Load (Add-In Card) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Maximum trace DC resistance </p></entry><entry><p>13 â„¦</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>25.4 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>CL_CLK, CL_DATA, CL_RST#.</p></entry></row></tbody></tgroup></table><table id="TABLE_5939CA50-3375-4DC2-8FFB-E7702E015434_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx</p></entry><entry><p>5</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>5</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_5028E084-489E-4F54-BCCA-E7F16CCDF4E5"><title>Segment Lengths</title><table id="TABLE_5028E084-489E-4F54-BCCA-E7F16CCDF4E5_1"><title>CLINK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p>241.3</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL</p></entry><entry><p>38.1</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 292.1</p></section></body></topic>