
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027789                       # Number of seconds simulated
sim_ticks                                 27788576274                       # Number of ticks simulated
final_tick                                27788576274                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 235925                       # Simulator instruction rate (inst/s)
host_op_rate                                   352903                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                8275942                       # Simulator tick rate (ticks/s)
host_mem_usage                               33900628                       # Number of bytes of host memory used
host_seconds                                  3357.75                       # Real time elapsed on the host
sim_insts                                   792178473                       # Number of instructions simulated
sim_ops                                    1184961640                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          85696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         843840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          85632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         844288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          86464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         843072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          86272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         843456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3718720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        85696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        85632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        86272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            1339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           13185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           13192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           13173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           13179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58105                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           3083857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          30366435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3081554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          30382557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           3111494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          30338798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           3104585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          30352617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             133821897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      3083857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3081554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      3111494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      3104585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12381491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          3083857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         30366435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3081554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         30382557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          3111494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         30338798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          3104585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         30352617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            133821897                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               13734711                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         13734711                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           506991                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            11997074                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 437135                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             38331                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups       11997074                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           8668486                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         3328588                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted       188431                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                   94110855                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                   12567203                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        25687                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                          123                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                   22968916                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          191                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                11008                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        83449179                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          23329389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     214361222                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   13734711                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           9105621                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     59494141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1019198                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 22968916                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               124539                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          83333261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.905298                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.633489                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                35411178     42.49%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 1363583      1.64%     44.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1483740      1.78%     45.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1011711      1.21%     47.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1878348      2.25%     49.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2308763      2.77%     52.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7369904      8.84%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 5249896      6.30%     67.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                27256138     32.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            83333261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.164588                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.568764                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                10902853                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             29476311                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 34535678                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              7908820                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                509599                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts             319381281                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                509599                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                15178912                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2470728                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        255407                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 38103677                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             26814938                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             316732891                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 4457                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                654274                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              23289018                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 43960                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.FullRegisterEvents               3                       # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands          438251501                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            743505401                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       502999595                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         32695122                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            410002202                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                28249195                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             26327                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         26310                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 48355848                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            95529929                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13132917                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         12687529                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4044679                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 311978917                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              26578                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                305533081                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           499061                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       18132511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     24955880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         15480                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     83333261                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        3.666400                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.067766                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            7800200      9.36%      9.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6695041      8.03%     17.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10469630     12.56%     29.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           11208351     13.45%     43.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16675844     20.01%     63.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           14300614     17.16%     80.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9002321     10.80%     91.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5396725      6.48%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1784535      2.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       83333261                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1193582     47.99%     47.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     47.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     47.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd               352897     14.19%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                886929     35.66%     97.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                42687      1.72%     99.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            10982      0.44%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             198      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           318593      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155934379     51.04%     51.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8343483      2.73%     53.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                78714      0.03%     53.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           33626094     11.01%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 32      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            82276880     26.93%     91.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8568900      2.80%     94.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12305007      4.03%     98.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       4080999      1.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             305533081                       # Type of FU issued
system.cpu0.iq.rate                          3.661307                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    2487275                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008141                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         596432491                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        277898051                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    253549173                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads          100953261                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          52243012                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     49946241                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             257116361                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               50585402                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        22201603                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      3894704                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses        23976                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3098                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1127335                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        23870                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                509599                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                2058605                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               170561                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          312005495                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            45660                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             95529929                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            13132917                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             26346                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   800                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               169381                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3098                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        236526                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       360212                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              596738                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            304243043                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             94088092                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1290031                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                   106645191                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                11850782                       # Number of branches executed
system.cpu0.iew.exec_stores                  12557099                       # Number of stores executed
system.cpu0.iew.exec_rate                    3.645848                       # Inst execution rate
system.cpu0.iew.wb_sent                     303808926                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    303495414                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                241131680                       # num instructions producing a value
system.cpu0.iew.wb_consumers                317979820                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      3.636889                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.758324                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       18132556                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          11098                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           506991                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     80857765                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     3.634443                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.408188                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     22783444     28.18%     28.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13039150     16.13%     44.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4351545      5.38%     49.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5137837      6.35%     56.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4831740      5.98%     62.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1826093      2.26%     64.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       735440      0.91%     65.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1373019      1.70%     66.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26779497     33.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     80857765                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           196461539                       # Number of instructions committed
system.cpu0.commit.committedOps             293872925                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     103640784                       # Number of memory references committed
system.cpu0.commit.loads                     91635204                       # Number of loads committed
system.cpu0.commit.membars                         48                       # Number of memory barriers committed
system.cpu0.commit.branches                  11133517                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                  49728520                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                260510313                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              351875                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       167131      0.06%      0.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       148537288     50.54%     50.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8231651      2.80%     53.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           78344      0.03%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      33217695     11.30%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            32      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       79411807     27.02%     91.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       7927128      2.70%     94.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     12223397      4.16%     98.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      4078452      1.39%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        293872925                       # Class of committed instruction
system.cpu0.commit.bw_lim_events             26779497                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   366083749                       # The number of ROB reads
system.cpu0.rob.rob_writes                  626496102                       # The number of ROB writes
system.cpu0.timesIdled                            773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         115918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  196461539                       # Number of Instructions Simulated
system.cpu0.committedOps                    293872925                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.424761                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.424761                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.354266                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.354266                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               481800913                       # number of integer regfile reads
system.cpu0.int_regfile_writes              241934953                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 31138363                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                45679773                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 64827175                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               134130086                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              131039203                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            68357                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.565309                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           83766832                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            68869                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1216.321306                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           175158                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.565309                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999151                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999151                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        671070221                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       671070221                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     71752448                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       71752448                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     12014377                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12014377                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data     83766825                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        83766825                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     83766825                       # number of overall hits
system.cpu0.dcache.overall_hits::total       83766825                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       107048                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       107048                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1296                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1296                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       108344                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        108344                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       108344                       # number of overall misses
system.cpu0.dcache.overall_misses::total       108344                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2598163902                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2598163902                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     89789787                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     89789787                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2687953689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2687953689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2687953689                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2687953689                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     71859496                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71859496                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     12015673                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12015673                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     83875169                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     83875169                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     83875169                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     83875169                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001490                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000108                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000108                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001292                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001292                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001292                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001292                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 24271.017693                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24271.017693                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 69282.243056                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69282.243056                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 24809.437431                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24809.437431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 24809.437431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24809.437431                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        23501                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          505                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              377                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.336870                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         1841                       # number of writebacks
system.cpu0.dcache.writebacks::total             1841                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        39463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        39463                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            6                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        39469                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        39469                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        39469                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        39469                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        67585                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        67585                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         1290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1290                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        68875                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        68875                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        68875                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        68875                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1295137899                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1295137899                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     88705872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     88705872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1383843771                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1383843771                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1383843771                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1383843771                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000821                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000821                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000821                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000821                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 19163.096826                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19163.096826                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 68764.241860                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68764.241860                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20092.105568                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20092.105568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20092.105568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20092.105568                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              869                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.676046                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22967125                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1381                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16630.792904                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.676046                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999367                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999367                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        183752711                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       183752711                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     22967125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22967125                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     22967125                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22967125                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     22967125                       # number of overall hits
system.cpu0.icache.overall_hits::total       22967125                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1791                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1791                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1791                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1791                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1791                       # number of overall misses
system.cpu0.icache.overall_misses::total         1791                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    109035521                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    109035521                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    109035521                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    109035521                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    109035521                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    109035521                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     22968916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22968916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     22968916                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22968916                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     22968916                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22968916                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000078                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000078                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60879.687884                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60879.687884                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60879.687884                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60879.687884                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60879.687884                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60879.687884                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1969                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   131.266667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          869                       # number of writebacks
system.cpu0.icache.writebacks::total              869                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          408                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          408                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          408                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          408                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          408                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          408                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1383                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1383                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1383                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1383                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     89544366                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     89544366                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     89544366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     89544366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     89544366                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     89544366                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 64746.468547                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64746.468547                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 64746.468547                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64746.468547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 64746.468547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64746.468547                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           36142                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4058.961958                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             99068                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           40238                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.462051                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     9.584730                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst    61.048089                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3988.329139                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.002340                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.014904                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.973713                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.990958                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1165                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2800                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          597846                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         597846                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks         1841                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         1841                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          866                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          866                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data           62                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           62                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           38                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           38                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        30091                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        30091                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           38                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        30153                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          30191                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           38                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        30153                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         30191                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         1222                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1222                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1342                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1342                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        37494                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        37494                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1342                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        38716                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        40058                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1342                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        38716                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        40058                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     87172740                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     87172740                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     88018893                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     88018893                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   1137295566                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   1137295566                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     88018893                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   1224468306                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   1312487199                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     88018893                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   1224468306                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   1312487199                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks         1841                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         1841                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          866                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          866                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         1284                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1284                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1380                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1380                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        67585                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        67585                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1380                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        68869                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        70249                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1380                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        68869                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        70249                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.951713                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.951713                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.972464                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.972464                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.554768                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.554768                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.972464                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.562169                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.570229                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.972464                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.562169                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.570229                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 71336.121113                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 71336.121113                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 65587.848733                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 65587.848733                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 30332.734998                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 30332.734998                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 65587.848733                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 31626.932173                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 32764.671202                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 65587.848733                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 31626.932173                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 32764.671202                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks         1235                       # number of writebacks
system.cpu0.l2cache.writebacks::total            1235                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           96                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           96                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         1222                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1222                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1342                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1342                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        37494                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        37494                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1342                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        38716                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        40058                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1342                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        38716                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        40058                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     83715348                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     83715348                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     84222079                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     84222079                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   1031176253                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   1031176253                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     84222079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   1114891601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   1199113680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     84222079                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   1114891601                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   1199113680                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.951713                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.951713                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.972464                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.972464                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.554768                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.554768                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.972464                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.562169                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.570229                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.972464                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.562169                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.570229                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 68506.831424                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 68506.831424                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62758.628167                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62758.628167                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 27502.433803                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 27502.433803                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62758.628167                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 28796.662904                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 29934.437066                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62758.628167                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 28796.662904                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 29934.437066                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       139485                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        69234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           85                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          867                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        68968                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         3076                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          869                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict       101423                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         1284                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         1284                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1383                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        67585                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         3632                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       206109                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           209741                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       143936                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      4525440                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           4669376                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      36145                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                79232                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       106401                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.009041                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.095348                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            105446     99.10%     99.10% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               948      0.89%     99.99% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 7      0.01%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        106401                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      48253365                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1381949                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     68802794                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu1.branchPred.lookups               13283078                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         13283078                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           385043                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            11784559                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 408231                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             34505                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups       11784559                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           8798028                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         2986531                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        57035                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                   95501029                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                   12574286                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                         3361                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                          102                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                   22873665                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                11205                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        83449179                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          23164009                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     214592757                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   13283078                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9206259                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     59782865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 774836                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 22873665                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                77700                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          83334516                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.894647                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.631375                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                35510465     42.61%     42.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1347752      1.62%     44.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1482733      1.78%     46.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1001159      1.20%     47.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1904903      2.29%     49.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2328392      2.79%     52.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7396025      8.88%     61.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 5300554      6.36%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                27062533     32.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            83334516                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.159176                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.571538                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                10569891                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             29888223                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 34530067                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              7958917                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                387418                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts             319322357                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                387418                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                14856861                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2146842                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        236226                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 38140857                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             27566312                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             317178160                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 5070                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                669244                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents              23987492                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 41874                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          440438929                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            743551722                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       503136504                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         33251329                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps            417387257                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                23051563                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             22010                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         21993                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 49048792                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            96643143                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12857221                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads         12890569                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4070815                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 313577839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              22126                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                308416133                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           436201                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       14434984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     20349570                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         10831                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     83334516                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.700941                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.046313                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            7117358      8.54%      8.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6730065      8.08%     16.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10586656     12.70%     29.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11238214     13.49%     42.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           16866225     20.24%     63.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           14450262     17.34%     80.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            9090206     10.91%     91.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5503572      6.60%     97.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1751958      2.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       83334516                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1137100     46.44%     46.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     46.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     46.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd               361634     14.77%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     61.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                898540     36.69%     97.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                40139      1.64%     99.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            11168      0.46%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             180      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           282146      0.09%      0.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            156815965     50.85%     50.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8487571      2.75%     53.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                80015      0.03%     53.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           34211556     11.09%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 44      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            83414063     27.05%     91.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8453917      2.74%     94.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12517915      4.06%     98.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       4152941      1.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             308416133                       # Type of FU issued
system.cpu1.iq.rate                          3.695856                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    2448761                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007940                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         600338861                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        274882915                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    255790880                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads          102712877                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes          53154537                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses     50838851                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             259114290                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               51468458                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads        22745650                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      3357660                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses        17750                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2597                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       635532                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        22356                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          967                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                387418                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1631728                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               209246                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          313599965                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            19760                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             96643143                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            12857221                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             22016                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   892                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               207912                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2597                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        236242                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       212990                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              449232                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            307336491                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             95478502                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1079636                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                   108042691                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                11839633                       # Number of branches executed
system.cpu1.iew.exec_stores                  12564189                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.682918                       # Inst execution rate
system.cpu1.iew.wb_sent                     306932149                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    306629731                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                243925462                       # num instructions producing a value
system.cpu1.iew.wb_consumers                321417706                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      3.674449                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.758905                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       14435048                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          11295                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           385043                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     81410459                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.674773                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.414904                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     22601225     27.76%     27.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13091316     16.08%     43.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4412406      5.42%     49.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5095636      6.26%     55.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4830076      5.93%     61.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1844730      2.27%     63.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       715296      0.88%     64.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1432042      1.76%     66.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     27387732     33.64%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     81410459                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           200000002                       # Number of instructions committed
system.cpu1.commit.committedOps             299164916                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                     105507147                       # Number of memory references committed
system.cpu1.commit.loads                     93285460                       # Number of loads committed
system.cpu1.commit.membars                         48                       # Number of memory barriers committed
system.cpu1.commit.branches                  11333701                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                  50624183                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                265201453                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              358179                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       170086      0.06%      0.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       151211794     50.54%     50.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        8380149      2.80%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           79723      0.03%     53.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      33815985     11.30%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            32      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       80841890     27.02%     91.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8069778      2.70%     94.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     12443570      4.16%     98.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      4151909      1.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        299164916                       # Class of committed instruction
system.cpu1.commit.bw_lim_events             27387732                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   367622691                       # The number of ROB reads
system.cpu1.rob.rob_writes                  629125312                       # The number of ROB writes
system.cpu1.timesIdled                            759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         114663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                  200000002                       # Number of Instructions Simulated
system.cpu1.committedOps                    299164916                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.417246                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.417246                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.396668                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.396668                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               487069766                       # number of integer regfile reads
system.cpu1.int_regfile_writes              244449375                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 31685987                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                46495435                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 65232775                       # number of cc regfile reads
system.cpu1.cc_regfile_writes               135908262                       # number of cc regfile writes
system.cpu1.misc_regfile_reads              132299990                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            67196                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.556569                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           84853486                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            67708                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1253.226886                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           160173                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   511.556569                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.999134                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999134                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        679757196                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       679757196                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     72623008                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       72623008                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     12230469                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12230469                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data     84853477                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        84853477                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     84853477                       # number of overall hits
system.cpu1.dcache.overall_hits::total       84853477                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       106399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       106399                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1310                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1310                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data       107709                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        107709                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       107709                       # number of overall misses
system.cpu1.dcache.overall_misses::total       107709                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2795845356                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2795845356                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    109134090                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    109134090                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2904979446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2904979446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2904979446                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2904979446                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     72729407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     72729407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     12231779                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12231779                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     84961186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     84961186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     84961186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     84961186                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.001463                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001463                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.001268                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001268                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.001268                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001268                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 26276.989032                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26276.989032                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 83308.465649                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83308.465649                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 26970.628694                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26970.628694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 26970.628694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26970.628694                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        22122                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          446                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.863636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         1747                       # number of writebacks
system.cpu1.dcache.writebacks::total             1747                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        39987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        39987                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        39994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        39994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        39994                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        39994                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        66412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        66412                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1303                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1303                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        67715                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        67715                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        67715                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        67715                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1398330270                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1398330270                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    108000891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    108000891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1506331161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1506331161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1506331161                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1506331161                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000913                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000913                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000797                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000797                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000797                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000797                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 21055.385623                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21055.385623                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 82886.332310                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82886.332310                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22245.162239                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22245.162239                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22245.162239                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22245.162239                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              865                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.670653                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22871885                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1377                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16609.938272                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.670653                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999357                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999357                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        182990691                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       182990691                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     22871886                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22871886                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     22871886                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22871886                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     22871886                       # number of overall hits
system.cpu1.icache.overall_hits::total       22871886                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1778                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1778                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1778                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1778                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1778                       # number of overall misses
system.cpu1.icache.overall_misses::total         1778                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    107610614                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    107610614                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    107610614                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    107610614                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    107610614                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    107610614                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     22873664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22873664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     22873664                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22873664                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     22873664                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22873664                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000078                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000078                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60523.404949                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60523.404949                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60523.404949                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60523.404949                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60523.404949                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60523.404949                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1231                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.411765                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          865                       # number of writebacks
system.cpu1.icache.writebacks::total              865                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          399                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          399                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          399                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          399                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          399                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          399                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1379                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1379                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1379                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1379                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     88593651                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     88593651                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     88593651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     88593651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     88593651                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     88593651                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64244.852067                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64244.852067                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64244.852067                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64244.852067                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64244.852067                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64244.852067                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           36723                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4064.744838                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             96178                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           40819                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.356207                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     8.087715                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst    70.274000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3986.383123                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.001975                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.017157                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.973238                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.992369                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1168                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2798                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          589179                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         589179                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks         1747                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         1747                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          859                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          859                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            7                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data           58                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           58                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           35                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        28318                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        28318                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           35                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        28376                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          28411                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           35                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        28376                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         28411                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         1238                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1238                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1341                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1341                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        38094                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        38094                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1341                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        39332                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        40673                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1341                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        39332                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        40673                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    106485075                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    106485075                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     87083496                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     87083496                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1246846905                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1246846905                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     87083496                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   1353331980                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   1440415476                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     87083496                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   1353331980                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   1440415476                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks         1747                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         1747                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          859                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          859                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         1296                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         1296                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1376                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1376                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        66412                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        66412                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1376                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        67708                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        69084                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1376                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        67708                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        69084                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.955247                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.955247                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.974564                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.974564                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.573601                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.573601                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.974564                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.580906                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.588747                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.974564                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.580906                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.588747                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 86013.792407                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 86013.792407                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64939.221477                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64939.221477                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 32730.795007                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 32730.795007                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64939.221477                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 34407.911624                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 35414.537310                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64939.221477                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 34407.911624                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 35414.537310                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks         1216                       # number of writebacks
system.cpu1.l2cache.writebacks::total            1216                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           93                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           93                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         1238                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1238                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1341                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1341                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        38094                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        38094                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1341                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        39332                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        40673                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1341                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        39332                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        40673                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    102983650                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    102983650                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     83288358                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     83288358                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1139035596                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1139035596                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     83288358                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   1242019246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   1325307604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     83288358                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   1242019246                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   1325307604                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.955247                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.955247                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.974564                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974564                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.573601                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.573601                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.974564                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.580906                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.588747                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.974564                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.580906                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.588747                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 83185.500808                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 83185.500808                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62109.140940                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62109.140940                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 29900.656166                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 29900.656166                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62109.140940                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 31577.830926                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 32584.456617                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62109.140940                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 31577.830926                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 32584.456617                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       137155                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        68068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           68                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          825                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          824                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        67791                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty         2963                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          865                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict       100956                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         1296                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         1296                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1379                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        66412                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         3620                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       202626                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           206246                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       143424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      4445120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           4588544                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      36726                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                78016                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples       105817                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.008458                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.091681                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0            104923     99.16%     99.16% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               893      0.84%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total        105817                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      47412207                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1377953                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     67642623                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu2.branchPred.lookups               13696502                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         13696502                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           459543                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups            12164567                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 414860                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             36011                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups       12164567                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           8727627                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         3436940                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted       141259                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                   94663254                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                   12592581                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        13740                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          101                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                   22914428                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                11061                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        83449179                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          23231594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     214736155                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   13696502                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9142487                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     59633345                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 924222                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 22914428                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               124552                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          83327302                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.914023                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.631397                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                35258205     42.31%     42.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1365181      1.64%     43.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1505466      1.81%     45.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1037330      1.24%     47.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1939765      2.33%     49.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2301495      2.76%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7370016      8.84%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 5228501      6.27%     67.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                27321343     32.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            83327302                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.164130                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.573257                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                10655761                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             29603624                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 34664539                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              7941267                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                462111                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts             320497593                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                462111                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                14945615                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2492446                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        242039                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 38255588                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             26929503                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             318036116                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 4626                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                669707                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents              23383977                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 44900                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.FullRegisterEvents               2                       # Number of times there has been no free registers
system.cpu2.rename.RenamedOperands          440584254                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            746933937                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       505309990                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups         32820458                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps            412002337                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                28581856                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             21442                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         21428                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 48505094                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            96000251                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           13160537                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads         12751553                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         4092677                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 313604681                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              21824                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                307094075                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           509104                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       18320435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     25549874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         10673                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     83327302                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.685396                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.066161                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            7588133      9.11%      9.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6655114      7.99%     17.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10538931     12.65%     29.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           11102335     13.32%     43.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           16735249     20.08%     63.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           14290975     17.15%     80.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            9086619     10.90%     91.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5501059      6.60%     97.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1828887      2.19%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       83327302                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1169326     47.37%     47.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     47.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     47.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd               356636     14.45%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     61.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                880008     35.65%     97.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                51480      2.09%     99.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead            11030      0.45%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             119      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           289671      0.09%      0.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            156774696     51.05%     51.15% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             8380782      2.73%     53.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                79018      0.03%     53.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           33771496     11.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                 32      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            82765617     26.95%     91.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            8576790      2.79%     94.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       12355973      4.02%     98.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       4100000      1.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             307094075                       # Type of FU issued
system.cpu2.iq.rate                          3.680013                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    2468599                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008039                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         599103224                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        279488164                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    254894343                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads          101389924                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes          52461512                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses     50181236                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             258467588                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses               50805415                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads        22371615                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      3917959                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses        16595                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         2769                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores      1096452                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        22026                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                462111                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2084335                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               165507                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          313626505                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            19921                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             96000251                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts            13160537                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             21540                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   801                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               164341                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          2769                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        229209                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       320791                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              550000                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            305853654                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             94640821                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1240414                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                   107223304                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                11911931                       # Number of branches executed
system.cpu2.iew.exec_stores                  12582483                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.665149                       # Inst execution rate
system.cpu2.iew.wb_sent                     305416639                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    305075579                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                242502154                       # num instructions producing a value
system.cpu2.iew.wb_consumers                319943188                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      3.655825                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.757954                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       18320473                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          11151                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           459543                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     80871829                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.651531                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.409052                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     22581122     27.92%     27.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13059684     16.15%     44.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4346010      5.37%     49.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      5173189      6.40%     55.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4841448      5.99%     61.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      1838021      2.27%     64.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       697515      0.86%     64.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1384957      1.71%     66.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     26949883     33.32%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     80871829                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           197419902                       # Number of instructions committed
system.cpu2.commit.committedOps             295306021                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                     104146368                       # Number of memory references committed
system.cpu2.commit.loads                     92082288                       # Number of loads committed
system.cpu2.commit.membars                         48                       # Number of memory barriers committed
system.cpu2.commit.branches                  11187649                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                  49971252                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                261780586                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              353576                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       167928      0.06%      0.06% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       149261264     50.54%     50.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        8271885      2.80%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           78715      0.03%     53.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      33379829     11.30%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt            32      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       79799218     27.02%     91.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       7965717      2.70%     94.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     12283070      4.16%     98.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      4098363      1.39%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        295306021                       # Class of committed instruction
system.cpu2.commit.bw_lim_events             26949883                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   367548440                       # The number of ROB reads
system.cpu2.rob.rob_writes                  629709696                       # The number of ROB writes
system.cpu2.timesIdled                            791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         121877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                  197419902                       # Number of Instructions Simulated
system.cpu2.committedOps                    295306021                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.422699                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.422699                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.365750                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.365750                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               484334293                       # number of integer regfile reads
system.cpu2.int_regfile_writes              243296767                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                 31277645                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                45894099                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 65269450                       # number of cc regfile reads
system.cpu2.cc_regfile_writes               134767140                       # number of cc regfile writes
system.cpu2.misc_regfile_reads              131776816                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            66637                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.551928                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           84223324                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            67149                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1254.275179                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   511.551928                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.999125                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999125                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        674706877                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       674706877                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     72150448                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       72150448                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     12072870                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      12072870                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data     84223318                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        84223318                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     84223318                       # number of overall hits
system.cpu2.dcache.overall_hits::total       84223318                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       105345                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       105345                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1303                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1303                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data       106648                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        106648                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       106648                       # number of overall misses
system.cpu2.dcache.overall_misses::total       106648                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   2572991766                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2572991766                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     87382530                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     87382530                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2660374296                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2660374296                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2660374296                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2660374296                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     72255793                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     72255793                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     12074173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12074173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     84329966                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     84329966                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     84329966                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     84329966                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.001458                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001458                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000108                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000108                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.001265                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001265                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.001265                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001265                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24424.431781                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24424.431781                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 67062.570990                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67062.570990                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 24945.374466                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24945.374466                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 24945.374466                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24945.374466                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        21556                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          812                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              308                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.987013                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.818182                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         1672                       # number of writebacks
system.cpu2.dcache.writebacks::total             1672                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        39486                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        39486                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        39493                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        39493                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        39493                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        39493                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        65859                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65859                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1296                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1296                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        67155                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        67155                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        67155                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        67155                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1274084640                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1274084640                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     86262651                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     86262651                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1360347291                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1360347291                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1360347291                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1360347291                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000911                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000911                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000796                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000796                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000796                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000796                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19345.642053                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19345.642053                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 66560.687500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66560.687500                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 20256.828099                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20256.828099                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 20256.828099                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20256.828099                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              875                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.665130                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22912625                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1387                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         16519.556597                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.665130                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999346                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999346                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        183316806                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       183316806                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     22912625                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       22912625                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     22912625                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        22912625                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     22912625                       # number of overall hits
system.cpu2.icache.overall_hits::total       22912625                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1802                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1802                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1802                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1802                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1802                       # number of overall misses
system.cpu2.icache.overall_misses::total         1802                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    115681202                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    115681202                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    115681202                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    115681202                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    115681202                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    115681202                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     22914427                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     22914427                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     22914427                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     22914427                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     22914427                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     22914427                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000079                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000079                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 64196.005549                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64196.005549                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 64196.005549                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64196.005549                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 64196.005549                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64196.005549                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1447                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    72.350000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          875                       # number of writebacks
system.cpu2.icache.writebacks::total              875                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          412                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          412                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          412                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          412                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          412                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1390                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1390                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1390                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1390                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1390                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1390                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     93891348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     93891348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     93891348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     93891348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     93891348                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     93891348                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 67547.732374                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67547.732374                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 67547.732374                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67547.732374                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 67547.732374                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67547.732374                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           36270                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4068.026161                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             95548                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           40366                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.367042                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     7.578128                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst    74.149333                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3986.298700                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.001850                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.018103                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.973217                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.993170                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1154                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2810                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          584454                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         584454                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks         1672                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         1672                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          874                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          874                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            6                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data           55                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           55                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           35                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        28222                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        28222                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           35                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data        28277                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          28312                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           35                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data        28277                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         28312                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         1235                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         1235                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1351                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1351                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data        37637                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        37637                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1351                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        38872                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        40223                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1351                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        38872                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        40223                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     84758157                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     84758157                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     92369538                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     92369538                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data   1123535340                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   1123535340                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     92369538                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   1208293497                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   1300663035                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     92369538                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   1208293497                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   1300663035                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks         1672                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         1672                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          874                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          874                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         1290                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1290                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1386                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1386                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        65859                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        65859                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1386                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        67149                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        68535                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1386                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        67149                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        68535                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.957364                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.957364                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.974747                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.974747                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.571478                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.571478                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.974747                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.578892                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.586897                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.974747                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.578892                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.586897                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 68630.086640                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 68630.086640                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 68371.234641                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 68371.234641                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 29851.883519                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 29851.883519                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 68371.234641                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 31083.903504                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 32336.300997                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 68371.234641                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 31083.903504                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 32336.300997                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks         1251                       # number of writebacks
system.cpu2.l2cache.writebacks::total            1251                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          108                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          108                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         1235                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         1235                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1351                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1351                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data        37637                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        37637                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1351                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        38872                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        40223                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1351                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        38872                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        40223                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     81266370                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     81266370                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     88548264                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     88548264                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data   1017023566                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   1017023566                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     88548264                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   1098289936                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   1186838200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     88548264                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   1098289936                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   1186838200                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.957364                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.957364                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.974747                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974747                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.571478                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.571478                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.974747                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.578892                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.586897                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.974747                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.578892                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.586897                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 65802.728745                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 65802.728745                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 65542.756477                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65542.756477                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 27021.908388                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 27021.908388                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 65542.756477                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 28254.011525                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 29506.456505                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 65542.756477                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 28254.011525                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 29506.456505                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       136057                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        67518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          842                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          837                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        67249                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty         2923                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          875                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict        99984                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         1290                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         1290                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1390                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        65859                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         3651                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       200947                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           204598                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       144704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      4404544                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           4549248                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      36274                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                80320                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples       104815                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.008472                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.092173                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0            103932     99.16%     99.16% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               878      0.84%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 5      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total        104815                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      47003283                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1388942                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     67083849                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu3.branchPred.lookups               13540107                       # Number of BP lookups
system.cpu3.branchPred.condPredicted         13540107                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           450684                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups            12011628                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 409949                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             35746                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups       12011628                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           8714750                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         3296878                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted       144103                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                   94978608                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                   12580500                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                         5656                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          107                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                   22923331                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          186                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                11110                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        83449179                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          23249059                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                     215317230                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   13540107                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9124699                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     59630031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 906490                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 22923331                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               103884                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          83332457                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.910697                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.631515                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                35324961     42.39%     42.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1359119      1.63%     44.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1465145      1.76%     45.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1032893      1.24%     47.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1939461      2.33%     49.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2279603      2.74%     52.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7441498      8.93%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 5223138      6.27%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                27266639     32.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            83332457                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.162256                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.580220                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                10745239                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             29505479                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 34721134                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              7907360                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                453245                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts             320023703                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                453245                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                15023976                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2241766                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        219738                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 38288249                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             27105483                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts             317581194                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 4618                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                633142                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents              23589662                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 41911                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          440166807                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            744635592                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       503444205                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups         33453284                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps            413832916                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                26333795                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             18948                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         18933                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 48620241                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            96298730                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           12958552                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads         12869384                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         4072282                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                 313366101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              19314                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                307396506                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           444606                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       16767581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     23118937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          8114                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     83332457                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.688797                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.058439                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            7396743      8.88%      8.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6771736      8.13%     17.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           10467742     12.56%     29.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           11225934     13.47%     43.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           16804252     20.17%     63.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           14274608     17.13%     80.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            9103576     10.92%     91.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5502948      6.60%     97.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1784918      2.14%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       83332457                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1090693     46.13%     46.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     46.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     46.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd               347512     14.70%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     60.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                880241     37.23%     98.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                34820      1.47%     99.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead            11056      0.47%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             223      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           280427      0.09%      0.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            156472099     50.90%     50.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult             8418225      2.74%     53.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                80922      0.03%     53.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           34105990     11.10%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                 32      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            82997157     27.00%     91.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            8489996      2.76%     94.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       12430869      4.04%     98.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       4120789      1.34%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             307396506                       # Type of FU issued
system.cpu3.iq.rate                          3.683637                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    2364545                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007692                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         598686864                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        276673092                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses    254867137                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads          102247751                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes          53482628                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses     50575950                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             258253045                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses               51227579                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads        22437589                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      3807357                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         9499                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         2771                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       840902                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        22109                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                453245                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1929099                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                71370                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts          313385415                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            13383                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             96298730                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts            12958552                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             19040                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   895                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                70078                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          2771                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        227225                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       286986                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              514211                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts            306193000                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             94956128                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1203501                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                   107526531                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                11827051                       # Number of branches executed
system.cpu3.iew.exec_stores                  12570403                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.669215                       # Inst execution rate
system.cpu3.iew.wb_sent                     305763750                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                    305443087                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                242803077                       # num instructions producing a value
system.cpu3.iew.wb_consumers                319877553                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      3.660229                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.759050                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       16767604                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          11200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           450684                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     81047371                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.659808                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.409631                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     22471873     27.73%     27.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13253908     16.35%     44.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4306543      5.31%     49.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      5109377      6.30%     55.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4835608      5.97%     61.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      1869999      2.31%     63.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       726456      0.90%     64.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1417366      1.75%     66.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     27056241     33.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     81047371                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts           198297030                       # Number of instructions committed
system.cpu3.commit.committedOps             296617778                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                     104609000                       # Number of memory references committed
system.cpu3.commit.loads                     92491352                       # Number of loads committed
system.cpu3.commit.membars                         48                       # Number of memory barriers committed
system.cpu3.commit.branches                  11237269                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                  50193208                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                262943436                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              355139                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       168661      0.06%      0.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       149924229     50.54%     50.60% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult        8308699      2.80%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           79058      0.03%     53.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      33528099     11.30%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt            32      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       80153721     27.02%     91.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       8001084      2.70%     94.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     12337631      4.16%     98.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      4116564      1.39%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        296617778                       # Class of committed instruction
system.cpu3.commit.bw_lim_events             27056241                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   367376512                       # The number of ROB reads
system.cpu3.rob.rob_writes                  629058408                       # The number of ROB writes
system.cpu3.timesIdled                            797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         116722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                  198297030                       # Number of Instructions Simulated
system.cpu3.committedOps                    296617778                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.420829                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.420829                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.376261                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.376261                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads               484909523                       # number of integer regfile reads
system.cpu3.int_regfile_writes              243442121                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                 31543683                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                46272202                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 64973269                       # number of cc regfile reads
system.cpu3.cc_regfile_writes               135004705                       # number of cc regfile writes
system.cpu3.misc_regfile_reads              131838476                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            66626                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.557744                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           84533906                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            67138                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1259.106706                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   511.557744                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.999136                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999136                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        677193314                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       677193314                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data     72407463                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72407463                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     12126436                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      12126436                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data     84533899                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        84533899                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     84533899                       # number of overall hits
system.cpu3.dcache.overall_hits::total       84533899                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       105567                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       105567                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1306                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1306                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data       106873                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        106873                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       106873                       # number of overall misses
system.cpu3.dcache.overall_misses::total       106873                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   2664211788                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2664211788                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     85471776                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     85471776                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   2749683564                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2749683564                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   2749683564                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2749683564                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     72513030                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     72513030                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     12127742                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12127742                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     84640772                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     84640772                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     84640772                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     84640772                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.001456                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001456                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000108                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000108                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.001263                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001263                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.001263                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001263                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 25237.164909                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25237.164909                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 65445.464012                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65445.464012                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 25728.514817                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25728.514817                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 25728.514817                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25728.514817                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        22770                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          398                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              381                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.763780                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    56.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         1630                       # number of writebacks
system.cpu3.dcache.writebacks::total             1630                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        39722                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        39722                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        39728                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        39728                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        39728                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        39728                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        65845                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        65845                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1300                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1300                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        67145                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        67145                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        67145                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        67145                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1321174836                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1321174836                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     84342906                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     84342906                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1405517742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1405517742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1405517742                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1405517742                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000908                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000908                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000793                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000793                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000793                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000793                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 20064.922712                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20064.922712                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 64879.158462                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64879.158462                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 20932.574905                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20932.574905                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 20932.574905                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20932.574905                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              875                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.670353                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           22921520                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1387                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         16525.969719                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.670353                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999356                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999356                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        183388029                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       183388029                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     22921520                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       22921520                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     22921520                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        22921520                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     22921520                       # number of overall hits
system.cpu3.icache.overall_hits::total       22921520                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1810                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1810                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1810                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1810                       # number of overall misses
system.cpu3.icache.overall_misses::total         1810                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    107816408                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    107816408                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    107816408                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    107816408                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    107816408                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    107816408                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     22923330                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     22923330                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     22923330                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     22923330                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     22923330                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     22923330                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 59567.076243                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59567.076243                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 59567.076243                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59567.076243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 59567.076243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59567.076243                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1235                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    88.214286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          875                       # number of writebacks
system.cpu3.icache.writebacks::total              875                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          421                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          421                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          421                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          421                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          421                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1389                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1389                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1389                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1389                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1389                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1389                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     87905673                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     87905673                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     87905673                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     87905673                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     87905673                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     87905673                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63287.021598                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63287.021598                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63287.021598                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63287.021598                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63287.021598                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63287.021598                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           36482                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4066.453606                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             95280                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           40578                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.348070                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    10.753391                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst    67.772387                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3987.927827                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.002625                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.016546                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.973615                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.992787                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1162                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2802                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          584362                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         584362                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks         1630                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         1630                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          870                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          870                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data           55                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           55                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           35                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        28031                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        28031                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           35                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        28086                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          28121                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           35                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        28086                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         28121                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         1238                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1238                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1352                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1352                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data        37814                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        37814                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1352                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        39052                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        40404                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1352                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        39052                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        40404                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     82830753                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     82830753                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     86386194                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     86386194                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data   1171223604                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1171223604                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     86386194                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   1254054357                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   1340440551                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     86386194                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   1254054357                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   1340440551                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks         1630                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         1630                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          870                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          870                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         1293                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         1293                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1387                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1387                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        65845                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        65845                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1387                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        67138                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        68525                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1387                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        67138                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        68525                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.957463                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.957463                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.974766                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.974766                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.574288                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.574288                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.974766                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.581668                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.589624                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.974766                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.581668                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.589624                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 66906.908724                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 66906.908724                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 63895.113905                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 63895.113905                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 30973.279843                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 30973.279843                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 63895.113905                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 32112.423359                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 33175.936813                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 63895.113905                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 32112.423359                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 33175.936813                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks         1234                       # number of writebacks
system.cpu3.l2cache.writebacks::total            1234                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           88                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           88                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         1238                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1238                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1352                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1352                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data        37814                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        37814                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1352                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        39052                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        40404                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1352                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        39052                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        40404                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     79318745                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     79318745                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     82556868                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     82556868                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data   1064208593                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1064208593                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     82556868                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   1143527338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   1226084206                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     82556868                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   1143527338                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   1226084206                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.957463                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.957463                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.974766                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974766                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.574288                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.574288                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.974766                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.581668                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.589624                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.974766                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.581668                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.589624                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 64070.068659                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 64070.068659                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 61062.772189                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61062.772189                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 28143.243058                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28143.243058                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 61062.772189                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 29282.170900                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 30345.614444                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 61062.772189                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 29282.170900                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 30345.614444                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       136035                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        67508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           91                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          850                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        67234                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty         2864                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          875                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict       100244                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         1293                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         1293                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1389                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        65845                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         3651                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       200916                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           204567                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       144768                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      4401152                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           4545920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      36484                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                79104                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples       105016                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.009008                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.094785                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0            104073     99.10%     99.10% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               940      0.90%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 3      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total        105016                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      46967985                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1387943                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     67073525                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 50863.662121                       # Cycle average of tags in use
system.l3.tags.total_refs                      245888                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     58105                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.231787                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      1332.829256                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     11382.012949                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      1331.046684                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     11388.711551                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      1345.577595                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     11371.624350                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      1343.199237                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     11368.660498                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.010169                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.086838                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.010155                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.086889                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.010266                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.086759                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.010248                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.086736                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.388059                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         58105                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1008                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        56995                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.443306                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   4921993                       # Number of tag accesses
system.l3.tags.data_accesses                  4921993                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         4936                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             4936                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                11                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                14                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                19                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data         25523                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data         26129                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data         25685                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data         25854                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            103201                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                25531                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                26140                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                25699                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                25873                       # number of demand (read+write) hits
system.l3.demand_hits::total                   103253                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu0.data               25531                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu1.data               26140                       # number of overall hits
system.l3.overall_hits::cpu2.data               25699                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   4                       # number of overall hits
system.l3.overall_hits::cpu3.data               25873                       # number of overall hits
system.l3.overall_hits::total                  103253                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            1214                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            1227                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            1221                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            1219                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                4881                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1339                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data        11971                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1338                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data        11965                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data        11952                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1348                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data        11960                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           53224                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1339                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              13185                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1338                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              13192                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              13173                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1348                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              13179                       # number of demand (read+write) misses
system.l3.demand_misses::total                  58105                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1339                       # number of overall misses
system.l3.overall_misses::cpu0.data             13185                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1338                       # number of overall misses
system.l3.overall_misses::cpu1.data             13192                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1351                       # number of overall misses
system.l3.overall_misses::cpu2.data             13173                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1348                       # number of overall misses
system.l3.overall_misses::cpu3.data             13179                       # number of overall misses
system.l3.overall_misses::total                 58105                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     78445099                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     97656024                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     75897124                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     73926050                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     325924297                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     78430825                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    660853066                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     77490161                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    761267250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     82731102                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    644796828                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     76689886                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    689616657                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3071875775                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     78430825                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    739298165                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     77490161                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    858923274                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     82731102                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    720693952                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     76689886                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    763542707                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3397800072                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     78430825                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    739298165                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     77490161                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    858923274                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     82731102                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    720693952                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     76689886                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    763542707                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3397800072                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         4936                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         4936                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          1222                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          1238                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          1235                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          1238                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              4933                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1342                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data        37494                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1341                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data        38094                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data        37637                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data        37814                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        156425                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1342                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            38716                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1341                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            39332                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            38872                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            39052                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               161358                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1342                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           38716                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1341                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           39332                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           38872                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           39052                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              161358                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.993453                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.991115                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.988664                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.984653                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989459                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.997765                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.319278                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.997763                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.314091                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.317560                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.997041                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.316285                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.340253                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.997765                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.340557                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.997763                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.335401                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.338881                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.997041                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.337473                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.360100                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.997765                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.340557                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.997763                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.335401                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.338881                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.997041                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.337473                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.360100                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 64617.050247                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 79589.261614                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 62159.806716                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 60644.831829                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 66774.082565                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58574.178491                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 55204.499708                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57914.918535                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 63624.508985                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 61236.937084                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 53948.864458                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 56891.606825                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 57660.255602                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 57715.988558                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58574.178491                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 56071.153963                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57914.918535                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 65109.405246                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 61236.937084                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 54709.933349                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 56891.606825                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 57936.315881                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 58476.896515                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58574.178491                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 56071.153963                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57914.918535                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 65109.405246                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 61236.937084                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 54709.933349                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 56891.606825                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 57936.315881                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 58476.896515                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data         1214                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         1227                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         1221                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         1219                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           4881                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1339                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data        11971                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1338                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data        11965                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data        11952                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1348                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data        11960                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        53224                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1339                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         13185                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1338                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         13192                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         13173                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1348                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         13179                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             58105                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1339                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        13185                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1338                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        13192                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        13173                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1348                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        13179                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            58105                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     70159827                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     89280326                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     67565151                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     65604087                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    292609391                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     69289804                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    579129889                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     68356472                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    679594330                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     73511739                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    563213883                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     67485349                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    607979776                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2708561242                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     69289804                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    649289716                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     68356472                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    768874656                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     73511739                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    630779034                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     67485349                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    673583863                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3001170633                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     69289804                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    649289716                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     68356472                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    768874656                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     73511739                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    630779034                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     67485349                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    673583863                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3001170633                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.993453                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.991115                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.988664                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.984653                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989459                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.997765                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.319278                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.997763                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.314091                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.317560                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.997041                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.316285                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.340253                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.997765                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.340557                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.997763                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.335401                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.338881                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.997041                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.337473                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.360100                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.997765                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.340557                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.997763                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.335401                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.338881                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.997041                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.337473                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.360100                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 57792.279242                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 72763.101874                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 55335.914005                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 53817.954881                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 59948.656218                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51747.426438                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 48377.736948                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51088.544096                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 56798.523193                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 54412.834197                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 47122.982179                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 50063.315282                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 50834.429431                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 50889.847475                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51747.426438                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 49244.574592                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51088.544096                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 58283.403275                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 54412.834197                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 47884.235482                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 50063.315282                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 51110.392518                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 51650.815472                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51747.426438                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 49244.574592                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51088.544096                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 58283.403275                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 54412.834197                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 47884.235482                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 50063.315282                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 51110.392518                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 51650.815472                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         58105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53224                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4881                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4881                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53224                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       116210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       116210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 116210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3718720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3718720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3718720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             58105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   58105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               58105                       # Request fanout histogram
system.membus.reqLayer8.occupancy            76869258                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          316421773                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       303993                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       142656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  27788576274                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            156425                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         4936                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          137699                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             4933                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            4933                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       156425                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side       115489                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side       117342                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side       115988                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side       116532                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                465351                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      2642752                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      2680896                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      2654336                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      2664832                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               10642816                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           161358                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 161358    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             161358                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          421246360                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         131319827                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         133384707                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         131890013                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         132479624                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
