INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1/ip/axis_switch_0/sim/axis_switch_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_switch_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1/ip/FIFO_for_AXIS_0_5/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1/ip/FIFO_for_AXIS_0_5/new/FIFO_for_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_for_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1/ip/FIFO_for_AXIS_0_5/sim/FIFO_for_AXIS_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_for_AXIS_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1/new/AXI_Stream_Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Stream_Switch
WARNING: [VRFC 10-3380] identifier 's1_sending' is used before its declaration [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sources_1/new/AXI_Stream_Switch.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_AXI_Stream_Switch
INFO: [VRFC 10-2458] undeclared symbol s1_axis_tdata, assumed default net type wire [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v:167]
INFO: [VRFC 10-2458] undeclared symbol s1_axis_tkeep, assumed default net type wire [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v:168]
INFO: [VRFC 10-2458] undeclared symbol s1_axis_tlast, assumed default net type wire [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v:169]
INFO: [VRFC 10-2458] undeclared symbol s1_axis_tvalid, assumed default net type wire [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v:170]
INFO: [VRFC 10-2458] undeclared symbol s1_axis_tready, assumed default net type wire [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v:171]
