// Seed: 4102887566
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output wire id_4,
    input wand id_5,
    output wire id_6,
    output tri0 id_7
);
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1,
    output wand id_2,
    output wor  id_3,
    input  wor  id_4,
    input  tri0 id_5
);
  assign id_3 = 1;
  module_0(
      id_4, id_2, id_2, id_5, id_2, id_0, id_3, id_3
  );
endmodule
module module_2 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4
    , id_10,
    input tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    input wire id_8
);
  uwire id_11 = 1;
  module_0(
      id_0, id_6, id_6, id_8, id_6, id_1, id_7, id_7
  );
endmodule
