<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263x MCU+ SDK: APIs for SOC Reset and Clock Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263x MCU+ SDK
   &#160;<span id="projectnumber">11.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__SOC__RCM__MODULE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">APIs for SOC Reset and Clock Functions<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SOC__MODULE.html">APIs for SOC Specific Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>For more details and example usage, see <a class="el" href="DRIVERS_SOC_PAGE.html">SOC</a> </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOC__RcmClkSrcInfo.html">SOC_RcmClkSrcInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOC__RcmXTALInfo.html">SOC_RcmXTALInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOC__RcmADPLLJConfig__t.html">SOC_RcmADPLLJConfig_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6fc3946b545c842063470b9fe3f63b85"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6fc3946b545c842063470b9fe3f63b85">SOC_rcmCoreApllConfig</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a> outFreqId, <a class="el" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *hsDivCfg)</td></tr>
<tr class="memdesc:ga6fc3946b545c842063470b9fe3f63b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure CORE PLL.  <a href="group__DRV__SOC__RCM__MODULE.html#ga6fc3946b545c842063470b9fe3f63b85">More...</a><br /></td></tr>
<tr class="separator:ga6fc3946b545c842063470b9fe3f63b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570dbb02fe8245bcfd45cf16d3fdbc5e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga570dbb02fe8245bcfd45cf16d3fdbc5e">SOC_rcmCoreApllRelockPreRequisite</a> (void)</td></tr>
<tr class="memdesc:ga570dbb02fe8245bcfd45cf16d3fdbc5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-requisite sequence to Re-configure CORE PLL.  <a href="group__DRV__SOC__RCM__MODULE.html#ga570dbb02fe8245bcfd45cf16d3fdbc5e">More...</a><br /></td></tr>
<tr class="separator:ga570dbb02fe8245bcfd45cf16d3fdbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979e7bd6b1bbb275bf55d51618a7f4a9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga979e7bd6b1bbb275bf55d51618a7f4a9">SOC_rcmSetR5ClockSource</a> (uint32_t r5ClkSrc)</td></tr>
<tr class="memdesc:ga979e7bd6b1bbb275bf55d51618a7f4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set R5 clock source.  <a href="group__DRV__SOC__RCM__MODULE.html#ga979e7bd6b1bbb275bf55d51618a7f4a9">More...</a><br /></td></tr>
<tr class="separator:ga979e7bd6b1bbb275bf55d51618a7f4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c584dbb4f7c3b7d0f9acc5ea15ee70"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga68c584dbb4f7c3b7d0f9acc5ea15ee70">SOC_rcmCoreApllHSDivConfig</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a> outFreqId, <a class="el" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *hsDivCfg)</td></tr>
<tr class="memdesc:ga68c584dbb4f7c3b7d0f9acc5ea15ee70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure CORE PLL HSDIVIDERS.  <a href="group__DRV__SOC__RCM__MODULE.html#ga68c584dbb4f7c3b7d0f9acc5ea15ee70">More...</a><br /></td></tr>
<tr class="separator:ga68c584dbb4f7c3b7d0f9acc5ea15ee70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549b91d5c0aec831694143191821d01e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga549b91d5c0aec831694143191821d01e">SOC_rcmPerApllConfig</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a> outFreqId, <a class="el" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *hsDivCfg)</td></tr>
<tr class="memdesc:ga549b91d5c0aec831694143191821d01e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PER PLL.  <a href="group__DRV__SOC__RCM__MODULE.html#ga549b91d5c0aec831694143191821d01e">More...</a><br /></td></tr>
<tr class="separator:ga549b91d5c0aec831694143191821d01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c021a9e3bdb9981005e73b222aaada"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga34c021a9e3bdb9981005e73b222aaada">SOC_rcmsetR5SysClock</a> (uint32_t cr5FreqHz, uint32_t sysClkFreqHz, uint32_t cpuId)</td></tr>
<tr class="memdesc:ga34c021a9e3bdb9981005e73b222aaada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set R5FSS and Sysclk frequency (Root clock configuration)  <a href="group__DRV__SOC__RCM__MODULE.html#ga34c021a9e3bdb9981005e73b222aaada">More...</a><br /></td></tr>
<tr class="separator:ga34c021a9e3bdb9981005e73b222aaada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc87a951f9ae00016250bd908af8d23b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gafc87a951f9ae00016250bd908af8d23b">SOC_rcmsetTraceClock</a> (uint32_t traceFreqHz)</td></tr>
<tr class="memdesc:gafc87a951f9ae00016250bd908af8d23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Trace clock frequency.  <a href="group__DRV__SOC__RCM__MODULE.html#gafc87a951f9ae00016250bd908af8d23b">More...</a><br /></td></tr>
<tr class="separator:gafc87a951f9ae00016250bd908af8d23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba20ae7ca247260c0dbcc47a74080c40"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaba20ae7ca247260c0dbcc47a74080c40">SOC_rcmsetClkoutClock</a> (uint32_t clkout0FreqHz, uint32_t clkout1FreqHz)</td></tr>
<tr class="memdesc:gaba20ae7ca247260c0dbcc47a74080c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CLKOUT clock frequency.  <a href="group__DRV__SOC__RCM__MODULE.html#gaba20ae7ca247260c0dbcc47a74080c40">More...</a><br /></td></tr>
<tr class="separator:gaba20ae7ca247260c0dbcc47a74080c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cdd8c1e06346ff8b94a4c1b052976a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga08cdd8c1e06346ff8b94a4c1b052976a">SOC_rcmSetPeripheralClock</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> periphId, <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a> clkSource, uint32_t freqHz)</td></tr>
<tr class="memdesc:ga08cdd8c1e06346ff8b94a4c1b052976a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set module clock (IP clock configuration)  <a href="group__DRV__SOC__RCM__MODULE.html#ga08cdd8c1e06346ff8b94a4c1b052976a">More...</a><br /></td></tr>
<tr class="separator:ga08cdd8c1e06346ff8b94a4c1b052976a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491ef53c043b8045f57a26e328bb5f3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga491ef53c043b8045f57a26e328bb5f3e">SOC_rcmSetCPSWResetBit</a> ()</td></tr>
<tr class="memdesc:ga491ef53c043b8045f57a26e328bb5f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CPSW hard reset bit.  <a href="group__DRV__SOC__RCM__MODULE.html#ga491ef53c043b8045f57a26e328bb5f3e">More...</a><br /></td></tr>
<tr class="separator:ga491ef53c043b8045f57a26e328bb5f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9219e51ce15c3fe1a8c681d00d0f81"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga1f9219e51ce15c3fe1a8c681d00d0f81">SOC_rcmClearCPSWResetBit</a> ()</td></tr>
<tr class="memdesc:ga1f9219e51ce15c3fe1a8c681d00d0f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear CPSW hard reset bit.  <a href="group__DRV__SOC__RCM__MODULE.html#ga1f9219e51ce15c3fe1a8c681d00d0f81">More...</a><br /></td></tr>
<tr class="separator:ga1f9219e51ce15c3fe1a8c681d00d0f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd8b6582a98a93858817487da5bc747"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gafbd8b6582a98a93858817487da5bc747">SOC_rcmGetResetCause</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gac985a4d8a3e966ff6fe22547e0d94d96">SOC_Rcmr5fssNum</a> r5fssNum)</td></tr>
<tr class="memdesc:gafbd8b6582a98a93858817487da5bc747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get R5FSS reset cause.  <a href="group__DRV__SOC__RCM__MODULE.html#gafbd8b6582a98a93858817487da5bc747">More...</a><br /></td></tr>
<tr class="separator:gafbd8b6582a98a93858817487da5bc747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ee8b4c293decccd746d00699fc2ce2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gae1ee8b4c293decccd746d00699fc2ce2">SOC_rcmEnablePeripheralClock</a> (<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> periphId, uint32_t enable)</td></tr>
<tr class="memdesc:gae1ee8b4c293decccd746d00699fc2ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable module clock (IP clock configuration)  <a href="group__DRV__SOC__RCM__MODULE.html#gae1ee8b4c293decccd746d00699fc2ce2">More...</a><br /></td></tr>
<tr class="separator:gae1ee8b4c293decccd746d00699fc2ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f058573c0e1d26f01b26202fbb25f25"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga0f058573c0e1d26f01b26202fbb25f25">SOC_rcmSetR5Clock</a> (uint32_t r5FreqHz, uint32_t sysClkFreqHz, uint32_t cpuId)</td></tr>
<tr class="memdesc:ga0f058573c0e1d26f01b26202fbb25f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set R5SS0/R5SS1 and SysClk frequency.  <a href="group__DRV__SOC__RCM__MODULE.html#ga0f058573c0e1d26f01b26202fbb25f25">More...</a><br /></td></tr>
<tr class="separator:ga0f058573c0e1d26f01b26202fbb25f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf01c5674b9579c56e42bf558a2ac8ed"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gadf01c5674b9579c56e42bf558a2ac8ed">SOC_rcmGetR5Clock</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:gadf01c5674b9579c56e42bf558a2ac8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get R5SS0/1 frequency.  <a href="group__DRV__SOC__RCM__MODULE.html#gadf01c5674b9579c56e42bf558a2ac8ed">More...</a><br /></td></tr>
<tr class="separator:gadf01c5674b9579c56e42bf558a2ac8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d67e56667c6880456079c4863a1493d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga0d67e56667c6880456079c4863a1493d">SOC_rcmR5ConfigLockStep</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:ga0d67e56667c6880456079c4863a1493d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure R5 in lock step mode.  <a href="group__DRV__SOC__RCM__MODULE.html#ga0d67e56667c6880456079c4863a1493d">More...</a><br /></td></tr>
<tr class="separator:ga0d67e56667c6880456079c4863a1493d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758fe80d278ee648eabb86e9a3080587"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga758fe80d278ee648eabb86e9a3080587">SOC_rcmR5ConfigDualCore</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:ga758fe80d278ee648eabb86e9a3080587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure R5 in dual core mode.  <a href="group__DRV__SOC__RCM__MODULE.html#ga758fe80d278ee648eabb86e9a3080587">More...</a><br /></td></tr>
<tr class="separator:ga758fe80d278ee648eabb86e9a3080587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871c8ae3744f08701bfdf4def3de77ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga871c8ae3744f08701bfdf4def3de77ed">SOC_rcmR5SS0TriggerReset</a> (void)</td></tr>
<tr class="memdesc:ga871c8ae3744f08701bfdf4def3de77ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger R5 core reset.  <a href="group__DRV__SOC__RCM__MODULE.html#ga871c8ae3744f08701bfdf4def3de77ed">More...</a><br /></td></tr>
<tr class="separator:ga871c8ae3744f08701bfdf4def3de77ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f6df41f86153afc9635e5d6eb766d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaa7f6df41f86153afc9635e5d6eb766d8">SOC_rcmCoreR5FUnhalt</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:gaa7f6df41f86153afc9635e5d6eb766d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unhalt R5 cores.  <a href="group__DRV__SOC__RCM__MODULE.html#gaa7f6df41f86153afc9635e5d6eb766d8">More...</a><br /></td></tr>
<tr class="separator:gaa7f6df41f86153afc9635e5d6eb766d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf046b94d49acfcd67ebfd481f1e6f2e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaf046b94d49acfcd67ebfd481f1e6f2e1">SOC_rcmStartMemInitTCMA</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:gaf046b94d49acfcd67ebfd481f1e6f2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start memory initialization for R5 TCMA.  <a href="group__DRV__SOC__RCM__MODULE.html#gaf046b94d49acfcd67ebfd481f1e6f2e1">More...</a><br /></td></tr>
<tr class="separator:gaf046b94d49acfcd67ebfd481f1e6f2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332c8dd672a7564b4d5f8b9d1be5cd7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga332c8dd672a7564b4d5f8b9d1be5cd7a">SOC_rcmWaitMemInitTCMA</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:ga332c8dd672a7564b4d5f8b9d1be5cd7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait memory initialization to complete for R5 TCMA.  <a href="group__DRV__SOC__RCM__MODULE.html#ga332c8dd672a7564b4d5f8b9d1be5cd7a">More...</a><br /></td></tr>
<tr class="separator:ga332c8dd672a7564b4d5f8b9d1be5cd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6383f305378b31f15aebdd28d40dd5f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6383f305378b31f15aebdd28d40dd5f6">SOC_rcmStartMemInitTCMB</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:ga6383f305378b31f15aebdd28d40dd5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start memory initialization for R5 TCMB.  <a href="group__DRV__SOC__RCM__MODULE.html#ga6383f305378b31f15aebdd28d40dd5f6">More...</a><br /></td></tr>
<tr class="separator:ga6383f305378b31f15aebdd28d40dd5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9d7ac0419acb48b20b4c681551fae4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gafa9d7ac0419acb48b20b4c681551fae4">SOC_rcmWaitMemInitTCMB</a> (uint32_t cpuId)</td></tr>
<tr class="memdesc:gafa9d7ac0419acb48b20b4c681551fae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait memory initialization to complete for R5 TCMB.  <a href="group__DRV__SOC__RCM__MODULE.html#gafa9d7ac0419acb48b20b4c681551fae4">More...</a><br /></td></tr>
<tr class="separator:gafa9d7ac0419acb48b20b4c681551fae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ad86861bdd7cf3b7613808598040aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaf8ad86861bdd7cf3b7613808598040aa">SOC_rcmMemInitMailboxMemory</a> (void)</td></tr>
<tr class="memdesc:gaf8ad86861bdd7cf3b7613808598040aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait memory initialization to complete for Mailbox memory.  <a href="group__DRV__SOC__RCM__MODULE.html#gaf8ad86861bdd7cf3b7613808598040aa">More...</a><br /></td></tr>
<tr class="separator:gaf8ad86861bdd7cf3b7613808598040aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccf52cd20ca4de72795fa31df61edc4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gafccf52cd20ca4de72795fa31df61edc4">SOC_rcmMemInitL2Memory</a> (void)</td></tr>
<tr class="memdesc:gafccf52cd20ca4de72795fa31df61edc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait memory initialization to complete for L2 Bank2 and Bank3 memory.  <a href="group__DRV__SOC__RCM__MODULE.html#gafccf52cd20ca4de72795fa31df61edc4">More...</a><br /></td></tr>
<tr class="separator:gafccf52cd20ca4de72795fa31df61edc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd7b4f07c83955654edfc3c5bc859d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6bd7b4f07c83955654edfc3c5bc859d8">SOC_rcmR5SS0PowerOnReset</a> (void)</td></tr>
<tr class="memdesc:ga6bd7b4f07c83955654edfc3c5bc859d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset R5SS0 Core.  <a href="group__DRV__SOC__RCM__MODULE.html#ga6bd7b4f07c83955654edfc3c5bc859d8">More...</a><br /></td></tr>
<tr class="separator:ga6bd7b4f07c83955654edfc3c5bc859d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95e32c42ed67303d28bc3265583600c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaf95e32c42ed67303d28bc3265583600c">SOC_rcmR5SS1TriggerReset</a> (void)</td></tr>
<tr class="memdesc:gaf95e32c42ed67303d28bc3265583600c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger R5SS1 core reset.  <a href="group__DRV__SOC__RCM__MODULE.html#gaf95e32c42ed67303d28bc3265583600c">More...</a><br /></td></tr>
<tr class="separator:gaf95e32c42ed67303d28bc3265583600c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead85f9168de5e07ed8a49472c3f6991"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaead85f9168de5e07ed8a49472c3f6991">SOC_rcmR5SS1PowerOnReset</a> (void)</td></tr>
<tr class="memdesc:gaead85f9168de5e07ed8a49472c3f6991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset R5SS1 Core.  <a href="group__DRV__SOC__RCM__MODULE.html#gaead85f9168de5e07ed8a49472c3f6991">More...</a><br /></td></tr>
<tr class="separator:gaead85f9168de5e07ed8a49472c3f6991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebc5a2dd0a0e73eef748cbc813da059"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga5ebc5a2dd0a0e73eef748cbc813da059">SOC_rcmIsR5FInLockStepMode</a> (uint32_t r5fClusterGroupId)</td></tr>
<tr class="memdesc:ga5ebc5a2dd0a0e73eef748cbc813da059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return R5SS status operating in lockstep or dual core mode.  <a href="group__DRV__SOC__RCM__MODULE.html#ga5ebc5a2dd0a0e73eef748cbc813da059">More...</a><br /></td></tr>
<tr class="separator:ga5ebc5a2dd0a0e73eef748cbc813da059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00bc26a3c69c187cd3d532b1250bab5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gac00bc26a3c69c187cd3d532b1250bab5">SOC_generateSwWarmReset</a> (void)</td></tr>
<tr class="memdesc:gac00bc26a3c69c187cd3d532b1250bab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate SW WARM reset.  <a href="group__DRV__SOC__RCM__MODULE.html#gac00bc26a3c69c187cd3d532b1250bab5">More...</a><br /></td></tr>
<tr class="separator:gac00bc26a3c69c187cd3d532b1250bab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490214ec113d9628f51c8fd6e1e2fd0c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga490214ec113d9628f51c8fd6e1e2fd0c">SOC_configureWarmResetSource</a> (uint32_t source)</td></tr>
<tr class="memdesc:ga490214ec113d9628f51c8fd6e1e2fd0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure WARM reset source.  <a href="group__DRV__SOC__RCM__MODULE.html#ga490214ec113d9628f51c8fd6e1e2fd0c">More...</a><br /></td></tr>
<tr class="separator:ga490214ec113d9628f51c8fd6e1e2fd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738302ce5d38a813cbb37ea27d0ee627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga022812372fb9537d0b35f9005c614261">SOC_WarmResetCause</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga738302ce5d38a813cbb37ea27d0ee627">SOC_getWarmResetCause</a> (void)</td></tr>
<tr class="memdesc:ga738302ce5d38a813cbb37ea27d0ee627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns cause of WARM reset.  <a href="group__DRV__SOC__RCM__MODULE.html#ga738302ce5d38a813cbb37ea27d0ee627">More...</a><br /></td></tr>
<tr class="separator:ga738302ce5d38a813cbb37ea27d0ee627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b10cb79a311afa07235ef20f696682"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga63b10cb79a311afa07235ef20f696682">SOC_clearWarmResetCause</a> (void)</td></tr>
<tr class="memdesc:ga63b10cb79a311afa07235ef20f696682"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Reset Cause register.  <a href="group__DRV__SOC__RCM__MODULE.html#ga63b10cb79a311afa07235ef20f696682">More...</a><br /></td></tr>
<tr class="separator:ga63b10cb79a311afa07235ef20f696682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d124e37f3d9059e874c92346e4daa7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga23d124e37f3d9059e874c92346e4daa7">SOC_configureWarmResetOutputDelay</a> (uint16_t opDelayValue)</td></tr>
<tr class="memdesc:ga23d124e37f3d9059e874c92346e4daa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program output delay on warm reset Pad 1.  <a href="group__DRV__SOC__RCM__MODULE.html#ga23d124e37f3d9059e874c92346e4daa7">More...</a><br /></td></tr>
<tr class="separator:ga23d124e37f3d9059e874c92346e4daa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0486f6be73235916aa964acec589113"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gad0486f6be73235916aa964acec589113">SOC_configureWarmResetInputRiseDelay</a> (uint16_t inpRiseDelayValue)</td></tr>
<tr class="memdesc:gad0486f6be73235916aa964acec589113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program input rise delay on warm reset Pad 2.  <a href="group__DRV__SOC__RCM__MODULE.html#gad0486f6be73235916aa964acec589113">More...</a><br /></td></tr>
<tr class="separator:gad0486f6be73235916aa964acec589113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe7fd1345b3e5c9e3b76063edcf07bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaffe7fd1345b3e5c9e3b76063edcf07bf">SOC_configureWarmResetInputFallDelay</a> (uint16_t inpFallDelayValue)</td></tr>
<tr class="memdesc:gaffe7fd1345b3e5c9e3b76063edcf07bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program output delay on warm reset Pad 3.  <a href="group__DRV__SOC__RCM__MODULE.html#gaffe7fd1345b3e5c9e3b76063edcf07bf">More...</a><br /></td></tr>
<tr class="separator:gaffe7fd1345b3e5c9e3b76063edcf07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5b7939ffb1cc90a7ea0009f6f693d212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga5b7939ffb1cc90a7ea0009f6f693d212">SOC_RCM_FREQ_MHZ2HZ</a>(x)&#160;&#160;&#160;((x) * 1000 * 1000)</td></tr>
<tr class="separator:ga5b7939ffb1cc90a7ea0009f6f693d212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf8b1a1d9e2a9f8939d14ae85761234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaabf8b1a1d9e2a9f8939d14ae85761234">SOC_RCM_FREQ_HZ2MHZ</a>(x)&#160;&#160;&#160;((x) / (1000 * 1000))</td></tr>
<tr class="separator:gaabf8b1a1d9e2a9f8939d14ae85761234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71557e1a42ea24ac88cea249afed18d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gab71557e1a42ea24ac88cea249afed18d">RCM_PLL_HSDIV_OUTPUT_ENABLE_0</a>&#160;&#160;&#160;(1U &lt;&lt; 0U)</td></tr>
<tr class="separator:gab71557e1a42ea24ac88cea249afed18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a64108700c593d1fecb6df8f4db8065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga7a64108700c593d1fecb6df8f4db8065">RCM_PLL_HSDIV_OUTPUT_ENABLE_1</a>&#160;&#160;&#160;(1U &lt;&lt; 1U)</td></tr>
<tr class="separator:ga7a64108700c593d1fecb6df8f4db8065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cecf6f9f90fe419ac9fb6d673f99d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga11cecf6f9f90fe419ac9fb6d673f99d4">RCM_PLL_HSDIV_OUTPUT_ENABLE_2</a>&#160;&#160;&#160;(1U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga11cecf6f9f90fe419ac9fb6d673f99d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29910d42e288b572b1cdffe16034185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaa29910d42e288b572b1cdffe16034185">RCM_PLL_HSDIV_OUTPUT_ENABLE_3</a>&#160;&#160;&#160;(1U &lt;&lt; 3U)</td></tr>
<tr class="separator:gaa29910d42e288b572b1cdffe16034185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e3e4f0bc0a6debe5d51ebd5403d858b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga4e3e4f0bc0a6debe5d51ebd5403d858b">RCM_PLL_HSDIV_OUTPUT_ENABLE_ALL</a></td></tr>
<tr class="separator:ga4e3e4f0bc0a6debe5d51ebd5403d858b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f60ecf31e66b758263d8d17cf319ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gac5f60ecf31e66b758263d8d17cf319ac">RCM_PLL_HSDIV_OUTPUT_IDX0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gac5f60ecf31e66b758263d8d17cf319ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745ba738813c3474cd680a48380e5dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga745ba738813c3474cd680a48380e5dd2">RCM_PLL_HSDIV_OUTPUT_IDX1</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga745ba738813c3474cd680a48380e5dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de0af3a181546b7ed766da4c741e2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga0de0af3a181546b7ed766da4c741e2d7">RCM_PLL_HSDIV_OUTPUT_IDX2</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga0de0af3a181546b7ed766da4c741e2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9834fa4df94fd85a73e0e212b58414d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga9834fa4df94fd85a73e0e212b58414d8">RCM_PLL_HSDIV_OUTPUT_IDX3</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga9834fa4df94fd85a73e0e212b58414d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c46dff7b56c777f4b301e804133120a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga4c46dff7b56c777f4b301e804133120a">RCM_PLL_HSDIV_OUTPUT_COUNT</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga9834fa4df94fd85a73e0e212b58414d8">RCM_PLL_HSDIV_OUTPUT_IDX3</a> + 1)</td></tr>
<tr class="separator:ga4c46dff7b56c777f4b301e804133120a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC Warm Reset Causes</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp60afbb9af49164e7392a93135e0c81d7"></a><a class="anchor" id="SOC_WarmResetCause_t"></a></p>
</td></tr>
<tr class="memitem:ga022812372fb9537d0b35f9005c614261"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga022812372fb9537d0b35f9005c614261">SOC_WarmResetCause</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a5d0e0d4d45d44ab97501ae470a200f9c">SOC_WarmResetCause_POWER_ON_RESET</a> = 0x41U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a9637e92f1256e68c3b3b446ca75a7025">SOC_WarmResetCause_MSS_WDT0</a> = 0x42U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261ab9f1b060611b0bea40a85f1c3efcaa3d">SOC_WarmResetCause_MSS_WDT1</a> = 0x44U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a80803704ba1c3a4991bdf2db10f35cb6">SOC_WarmResetCause_MSS_WDT2</a> = 0x48U, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a50b4601217c1c423872b87f7b436656e">SOC_WarmResetCause_MSS_WDT3</a> = 0x50U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261abd4c6943c2c3b71fa449266b202876f3">SOC_WarmResetCause_TOP_RCM_WARM_RESET_REQ</a> = 0x60U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a340e03f83316bbadd3694c966fcca2bb">SOC_WarmResetCause_EXT_PAD_RESET</a> = 0x40U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261aca04917de45e3458ab79380b0b53d416">SOC_WarmResetCause_HSM_WDT</a> = 0xC0U, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a3be3931567d868b33aff05b560147548">SOC_WarmResetCause_DBG_RESET</a> = 0x140U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261a17237c70a47f2ba461745ce88dd80a11">SOC_WarmResetCause_TEMP_SENSOR0_RESET</a> = 0x240U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga022812372fb9537d0b35f9005c614261abbac53923ce1d1028d0bc6cfd0ea1465">SOC_WarmResetCause_TEMP_SENSOR1_RESET</a> = 0x440U
<br />
 }</td></tr>
<tr class="separator:ga022812372fb9537d0b35f9005c614261"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC Warm Reset Sources</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp73034d8200dbd386c633429756ef97ad"></a><a class="anchor" id="SOC_WarmResetSource_t"></a></p>
</td></tr>
<tr class="memitem:ga170b0138b6bdb6ed3f6048e31c3d3970"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga170b0138b6bdb6ed3f6048e31c3d3970">SOC_WarmResetSource</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970aff32be93a6e258a9db64955bb0d6c2d5">SOC_WarmResetSource_PAD_BYPASS</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_PAD_BYPASS_MASK, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a841a0e8f3f145b1b0862c5ba2db7c2c7">SOC_WarmResetSource_DEBUGSS</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_DEBUGSS_RST_EN_MASK, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970afa8d79f8007c66d112080df0370e3b3d">SOC_WarmResetSource_TSENSE0</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_TSENSE0_RST_EN_MASK, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970adb78fdd8cb3f61627d7e0bc5e3b84d89">SOC_WarmResetSource_TSENSE1</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_TSENSE1_RST_EN_MASK, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970ac25a30bfa1f2f8a93b859e9df2f379ec">SOC_WarmResetSource_WDOG0</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_WDOG0_RST_EN_MASK, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a9a4da2a941921f815352ee230b0b7163">SOC_WarmResetSource_WDOG1</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_WDOG1_RST_EN_MASK, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a6be159b3536805879c749b9d4f20e9da">SOC_WarmResetSource_WDOG2</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_WDOG2_RST_EN_MASK, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga170b0138b6bdb6ed3f6048e31c3d3970a6e5fc8a1e329b08b473c4baecfb8acce">SOC_WarmResetSource_WDOG3</a> = CSL_TOP_RCM_WARM_RESET_CONFIG_WDOG3_RST_EN_MASK
<br />
 }</td></tr>
<tr class="separator:ga170b0138b6bdb6ed3f6048e31c3d3970"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC programmable values for WARM_RSTTIME1/2/3 registers and</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e8c5275108648dffda5547e5481ed51"></a><a class="anchor" id="SOC_RcmWarm_ResetTime123_t"></a> the corresponding delays in ns/us/ms. </p>
</td></tr>
<tr class="memitem:ga426592ebd9ae6f71bf9442f4710b4941"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga426592ebd9ae6f71bf9442f4710b4941">SOC_RcmWarm_ResetTime123</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a5b9b72fb48518654e2b917d0571e4c09">SOC_WARM_RESET_PAD_TIME_500NS</a> = 0U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ac59b9d9c2889f2c5c329a5407876dd99">SOC_WARM_RESET_PAD_TIME_1US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a7faad4479dfc103fc6d7a4818274d778">SOC_WARM_RESET_PAD_TIME_2US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a8de37d38d2ae0c62b8e6a37f076e9244">SOC_WARM_RESET_PAD_TIME_4US</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a93ddd82239373f28389e216bd60e282c">SOC_WARM_RESET_PAD_TIME_8US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a63ac099f62321503f3a6050c3a9a4eb4">SOC_WARM_RESET_PAD_TIME_16US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a2af086e074c85140018dd3723e37b2bd">SOC_WARM_RESET_PAD_TIME_32US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a1fb0265b375660229c39c2207c5a1dfc">SOC_WARM_RESET_PAD_TIME_64US</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ae3d1b84b86e594fd740e71814d30a16a">SOC_WARM_RESET_PAD_TIME_128US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a4658f2978a18e369405147c8c87a01af">SOC_WARM_RESET_PAD_TIME_256US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a04fd2b35c150da2b34b3bbae78c81218">SOC_WARM_RESET_PAD_TIME_512US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941aab284d6866d9ba4216ed4441a0942cd4">SOC_WARM_RESET_PAD_TIME_1024US</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941adadeaf0ef03d9e851e81fb07285d85ee">SOC_WARM_RESET_PAD_TIME_2048US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941aa4c731171000e2ddc200057e3e3aa2ab">SOC_WARM_RESET_PAD_TIME_4096US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941ace100371737e3e5240fcf1abe2be8d04">SOC_WARM_RESET_PAD_TIME_8192US</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga426592ebd9ae6f71bf9442f4710b4941a80cdd294fd1b50cc77a0e8157dc82131">SOC_WARM_RESET_PAD_TIME_16384US</a>
<br />
 }</td></tr>
<tr class="separator:ga426592ebd9ae6f71bf9442f4710b4941"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC RCM Reset Causes</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp653d0c0fe494018f9c9573b966217a84"></a><a class="anchor" id="SOC_RcmResetCause_t"></a></p>
</td></tr>
<tr class="memitem:ga19acd855965ae532f63559e744f74bbe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9050433c318fbe8f154564a2a9e302ba">SOC_RcmResetCause_POWER_ON_RESET</a> = 0x0U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea58f64ecda6a3a874b2bda9ed05b65236">SOC_RcmResetCause_WARM_RESET</a> = 0x1U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeafbaa51176317af51774e3433ea06df7a">SOC_RcmResetCause_STC_RESET</a> = 0x2U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea0f1b5cd221d3a4215e2591de7ad45a8f">SOC_RcmResetCause_MMR_CPU0_VIM0_RESET</a> = 0x3U, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeaa306593ad6aa77c56baec5a5a04cda52">SOC_RcmResetCause_MMR_CPU1_VIM1_RESET</a> = 0x4U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea34c0466c9c0b61ff8b9e56cde7682ed7">SOC_RcmResetCause_MMR_CPU0_RESET</a> = 0x5U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea684f25a3b2f0e3bb65af6874c88b80e1">SOC_RcmResetCause_MMR_CPU1_RESET</a> = 0x6U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea06d4459acaeff674684c9f05d63c9582">SOC_RcmResetCause_DBG_CPU0_RESET</a> = 0x7U, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea9fd3fa16464c71c3b245e3434a90360c">SOC_RcmResetCause_DBG_CPU1_RESET</a> = 0x8U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbea5edc9e993e55fef4390de5eeaf1093eb">SOC_RcmResetCause_FSM_TRIGGER_RESET</a> = 0x9U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbeabe5d124e3a8c24114df0412e11311a21">SOC_RcmResetCause_POR_RST_CTRL0</a> = 0xAU, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga19acd855965ae532f63559e744f74bbead8f66dbffeca80fdd96fb4e5abf994fb">SOC_RcmResetCause_RST_CAUSE_UNKNOWN</a> = 0xBU
<br />
 }</td></tr>
<tr class="separator:ga19acd855965ae532f63559e744f74bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC R5F subsystems</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9c5dbe08279791a8f2d7eb6430800513"></a><a class="anchor" id="SOC_RcmR5F_Subsystem_t"></a></p>
</td></tr>
<tr class="memitem:gac985a4d8a3e966ff6fe22547e0d94d96"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gac985a4d8a3e966ff6fe22547e0d94d96">SOC_Rcmr5fssNum</a> { <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ggac985a4d8a3e966ff6fe22547e0d94d96aa726dad411c2522dcafacf7d2a75a13f">r5fss0</a> = 0x0U, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ggac985a4d8a3e966ff6fe22547e0d94d96a294a1dd14cf48e5ae1fbfd594efc9404">r5fss1</a> = 0x1U
 }</td></tr>
<tr class="separator:gac985a4d8a3e966ff6fe22547e0d94d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC Peripheral Ids</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0bc76211a2d06abafe05d72e38451e6f"></a><a class="anchor" id="SOC_RcmPeripheral_Id_t"></a></p>
</td></tr>
<tr class="memitem:ga6674bb5c28889ff80f5a352030bfd78f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fabe71d07152456124822dbaeed7b6a38e">SOC_RcmPeripheralId_MCAN0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fab244b2ebdca7a99937cf61ac935cd221">SOC_RcmPeripheralId_MCAN1</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faeaea4f90d690c4bc7139b05ab92cebfa">SOC_RcmPeripheralId_MCAN2</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faceb409d649cca1cb2902b15a29e75a27">SOC_RcmPeripheralId_MCAN3</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fad78e78fdb1d72753a71aa787c49ae197">SOC_RcmPeripheralId_QSPI0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fab822b275b3bf12a82c5372e3b5d89d49">SOC_RcmPeripheralId_RTI0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7be92f046fcec2b71e02a94899297a79">SOC_RcmPeripheralId_RTI1</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa798c133c0d4ff906eb53fe99c2f92b7e">SOC_RcmPeripheralId_RTI2</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa3ae45c65ccd0fc0f805ac424a1e3e9b7">SOC_RcmPeripheralId_RTI3</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa2bbf52afd1b0b143bd8f668faa0d14fb">SOC_RcmPeripheralId_WDT0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faec9add2227d8f590036e8134511e0d1b">SOC_RcmPeripheralId_WDT1</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa245de28fad532c961163804088d32499">SOC_RcmPeripheralId_WDT2</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa07010228841d56f41a500faf057da29f">SOC_RcmPeripheralId_WDT3</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6af859cbfffed8282df42cb04f2f8b4a">SOC_RcmPeripheralId_MCSPI0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78faf767b6d4cb99f78869683dc8b91a6cee">SOC_RcmPeripheralId_MCSPI1</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa035360d43c9901a5206d83dff6bd8c62">SOC_RcmPeripheralId_MCSPI2</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6add0a109c27c37e9ed9abf50b2686f5">SOC_RcmPeripheralId_MCSPI3</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa5207c9a574b131ed7da193a7e4399092">SOC_RcmPeripheralId_MCSPI4</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7f0e130a7eca53c48ff3a993f921009b">SOC_RcmPeripheralId_MMC0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa6202416a96bec23db4e99c3eacc36ea3">SOC_RcmPeripheralId_ICSSM0_UART0</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fae1b1c1817d71fee00019175eb29ff451">SOC_RcmPeripheralId_CPTS</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa23cdb2a19150b62827de52a901d8dc35">SOC_RcmPeripheralId_GPMC</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac33adc9a8404389f32c10cb867543a22">SOC_RcmPeripheralId_CONTROLSS_PLL</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa9839b9fca05532f61242476c8c39043e">SOC_RcmPeripheralId_I2C</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fadf033bcabbf2f913fd737c14f051f287">SOC_RcmPeripheralId_LIN0_UART0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa7da76dd4539b1e1cf26e49451f042b81">SOC_RcmPeripheralId_LIN1_UART1</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa17d484da5bff194de7252301b5e0a457">SOC_RcmPeripheralId_LIN2_UART2</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa1d3c4a4421af17d356b9339d523814f6">SOC_RcmPeripheralId_LIN3_UART3</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fa54b1065f37c758d68259565f3027866a">SOC_RcmPeripheralId_LIN4_UART4</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga6674bb5c28889ff80f5a352030bfd78fac2b39c088628a9731fa4c2bbc102b48f">SOC_RcmPeripheralId_LIN5_UART5</a>
<br />
 }</td></tr>
<tr class="separator:ga6674bb5c28889ff80f5a352030bfd78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC Peripheral clock sources</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9a4a996f8dc8005b1cb0da3b09070a51"></a><a class="anchor" id="SOC_RcmPeripheral_Clock_Source_t"></a></p>
</td></tr>
<tr class="memitem:ga049fd9d8d05991ff7c58545e744fa8b6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6aaf05baba15192999cce36aac297a190c">SOC_RcmPeripheralClockSource_XTALCLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a26a778db499555769bd2725104399aa9">SOC_RcmPeripheralClockSource_SYS_CLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a87ebe6d198ae10dba499a494d94035f4">SOC_RcmPeripheralClockSource_WUCPUCLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c11d18d19c1c5d8c24d24f076035cc8">SOC_RcmPeripheralClockSource_EXT_REFCLK</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a0f82617c4f7245f9c64b9b15c91de3e1">SOC_RcmPeripheralClockSource_RCCLK10M</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a7c683e3218aba1ad2cfc3eee9c03df3e">SOC_RcmPeripheralClockSource_RCCLK32K</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ab1acdfa0f83be533bf862e3d34b2ae5c">SOC_RcmPeripheralClockSource_CTPS_GENF0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a006546f1f45c23eb5c71d9aead6a2061">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT0</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6a8155b8893cf1d2e611fb41471d334202">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT1</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ae2337caec5559bb23ee7c08fcdbbd956">SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT2</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ab49a9e667aefaccbc370a176ded6a50c">SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga049fd9d8d05991ff7c58545e744fa8b6ad12e5f319bd3e4b9456b545bdff4f2f6">SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT1</a>
<br />
 }</td></tr>
<tr class="separator:ga049fd9d8d05991ff7c58545e744fa8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC PLL frequency output IDs</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf3d079df615528b174653ead1f61d7f5"></a><a class="anchor" id="SOC_RcmPll_Freq_Id_t"></a></p>
</td></tr>
<tr class="memitem:gaaa8112b5ab2366d2af4705b91957fd6c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a> { <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ggaaa8112b5ab2366d2af4705b91957fd6cae3d4800608d016485fc44723e7235a86">RCM_PLL_FOUT_FREQID_CLK_2000MHZ</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ggaaa8112b5ab2366d2af4705b91957fd6caf03dfb8d866c987196b83cbcde63f6b1">RCM_PLL_FOUT_FREQID_CLK_1920MHZ</a>
 }</td></tr>
<tr class="separator:gaaa8112b5ab2366d2af4705b91957fd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC XTAL frequency IDs</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp60ddc0a3764315b7b99f5794963e8973"></a><a class="anchor" id="SOC_RcmXtal_Freq_Id_t"></a></p>
</td></tr>
<tr class="memitem:gab822093c20ddaca6d453ee4e013bd33b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gab822093c20ddaca6d453ee4e013bd33b">SOC_RcmXtalFreqId</a> { <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ggab822093c20ddaca6d453ee4e013bd33ba44f4734e9bec7d2f0184ae75bd405f8f">RCM_XTAL_FREQID_CLK_25MHZ</a>
 }</td></tr>
<tr class="separator:gab822093c20ddaca6d453ee4e013bd33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7313a8040d3887cb34ca632b711a2288"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga7313a8040d3887cb34ca632b711a2288">SOC_RcmPllId</a> { <br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288ad9559bb2ef4638e0c9f461c6bde00163">RCM_PLLID_CORE</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a545b8f7bfe95a3a5a96db4fece258987">RCM_PLLID_PER</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288abed3fcfcf963c26cb2ee25565ac67aba">RCM_PLLID_XTALCLK</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a4d6630f2079009300c8fd2428521eb09">RCM_PLLID_WUCPUCLK</a>, 
<br />
&#160;&#160;<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288ad6adbd0daeb3c07714a1c32cb41d93c1">RCM_PLLID_RCCLK32K</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a12f6815654443ff025ef58e9120929a0">RCM_PLLID_RCCLK10M</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga7313a8040d3887cb34ca632b711a2288a46a6a9889f5bf9f32f8ba4f352177b92">RCM_PLLID_EXTREFCLK</a>
<br />
 }</td></tr>
<tr class="separator:ga7313a8040d3887cb34ca632b711a2288"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC HSDIVIDER IDs</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp332dd5bfb9a2299927a9d26ba20510fb"></a><a class="anchor" id="SOC_RcmHsDivider_Id_t"></a></p>
</td></tr>
<tr class="memitem:ga3d00502f9b67a0b7cd5c11bcfbbb08e2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga3d00502f9b67a0b7cd5c11bcfbbb08e2">SOC_RcmPllHSDIVOutId</a> { <a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2ad068310334838f9c758b3305184d5367">RCM_PLLHSDIV_OUT_0</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2a8abd086fc4a561d335cbce25e60ba774">RCM_PLLHSDIV_OUT_1</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2ac3d1d11eef9cf689c4f2bde304199e29">RCM_PLLHSDIV_OUT_2</a>, 
<a class="el" href="group__DRV__SOC__RCM__MODULE.html#gga3d00502f9b67a0b7cd5c11bcfbbb08e2a265e4da3828807f072cbfeda4dd22d79">RCM_PLLHSDIV_OUT_NONE</a>
 }</td></tr>
<tr class="separator:ga3d00502f9b67a0b7cd5c11bcfbbb08e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5b7939ffb1cc90a7ea0009f6f693d212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b7939ffb1cc90a7ea0009f6f693d212">&#9670;&nbsp;</a></span>SOC_RCM_FREQ_MHZ2HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_FREQ_MHZ2HZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x) * 1000 * 1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaabf8b1a1d9e2a9f8939d14ae85761234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf8b1a1d9e2a9f8939d14ae85761234">&#9670;&nbsp;</a></span>SOC_RCM_FREQ_HZ2MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_RCM_FREQ_HZ2MHZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x) / (1000 * 1000))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab71557e1a42ea24ac88cea249afed18d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71557e1a42ea24ac88cea249afed18d">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_ENABLE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_0&#160;&#160;&#160;(1U &lt;&lt; 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a64108700c593d1fecb6df8f4db8065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a64108700c593d1fecb6df8f4db8065">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_ENABLE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_1&#160;&#160;&#160;(1U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga11cecf6f9f90fe419ac9fb6d673f99d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cecf6f9f90fe419ac9fb6d673f99d4">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_ENABLE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_2&#160;&#160;&#160;(1U &lt;&lt; 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa29910d42e288b572b1cdffe16034185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29910d42e288b572b1cdffe16034185">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_ENABLE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_3&#160;&#160;&#160;(1U &lt;&lt; 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e3e4f0bc0a6debe5d51ebd5403d858b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e3e4f0bc0a6debe5d51ebd5403d858b">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_ENABLE_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                             (<a class="code" href="group__DRV__SOC__RCM__MODULE.html#gab71557e1a42ea24ac88cea249afed18d">RCM_PLL_HSDIV_OUTPUT_ENABLE_0</a>   | \</div>
<div class="line">                                             RCM_PLL_HSDIV_OUTPUT_ENABLE_1   | \</div>
<div class="line">                                             RCM_PLL_HSDIV_OUTPUT_ENABLE_2   | \</div>
<div class="line">                                             RCM_PLL_HSDIV_OUTPUT_ENABLE_3)</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac5f60ecf31e66b758263d8d17cf319ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5f60ecf31e66b758263d8d17cf319ac">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_IDX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_IDX0&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga745ba738813c3474cd680a48380e5dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga745ba738813c3474cd680a48380e5dd2">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_IDX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_IDX1&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0de0af3a181546b7ed766da4c741e2d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0de0af3a181546b7ed766da4c741e2d7">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_IDX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_IDX2&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9834fa4df94fd85a73e0e212b58414d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9834fa4df94fd85a73e0e212b58414d8">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_IDX3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_IDX3&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c46dff7b56c777f4b301e804133120a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c46dff7b56c777f4b301e804133120a">&#9670;&nbsp;</a></span>RCM_PLL_HSDIV_OUTPUT_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCM_PLL_HSDIV_OUTPUT_COUNT&#160;&#160;&#160;(<a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga9834fa4df94fd85a73e0e212b58414d8">RCM_PLL_HSDIV_OUTPUT_IDX3</a> + 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga022812372fb9537d0b35f9005c614261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022812372fb9537d0b35f9005c614261">&#9670;&nbsp;</a></span>SOC_WarmResetCause</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga022812372fb9537d0b35f9005c614261">SOC_WarmResetCause</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261a5d0e0d4d45d44ab97501ae470a200f9c"></a>SOC_WarmResetCause_POWER_ON_RESET&#160;</td><td class="fielddoc"><p>Value specifying Power ON Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261a9637e92f1256e68c3b3b446ca75a7025"></a>SOC_WarmResetCause_MSS_WDT0&#160;</td><td class="fielddoc"><p>Value specifying MSS WDT0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261ab9f1b060611b0bea40a85f1c3efcaa3d"></a>SOC_WarmResetCause_MSS_WDT1&#160;</td><td class="fielddoc"><p>Value specifying MSS WDT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261a80803704ba1c3a4991bdf2db10f35cb6"></a>SOC_WarmResetCause_MSS_WDT2&#160;</td><td class="fielddoc"><p>Value specifying MSS WDT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261a50b4601217c1c423872b87f7b436656e"></a>SOC_WarmResetCause_MSS_WDT3&#160;</td><td class="fielddoc"><p>Value specifying MSS WDT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261abd4c6943c2c3b71fa449266b202876f3"></a>SOC_WarmResetCause_TOP_RCM_WARM_RESET_REQ&#160;</td><td class="fielddoc"><p>Value specifying Software Warm Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261a340e03f83316bbadd3694c966fcca2bb"></a>SOC_WarmResetCause_EXT_PAD_RESET&#160;</td><td class="fielddoc"><p>Value specifying External Pad Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261aca04917de45e3458ab79380b0b53d416"></a>SOC_WarmResetCause_HSM_WDT&#160;</td><td class="fielddoc"><p>Value specifying HSM WDT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261a3be3931567d868b33aff05b560147548"></a>SOC_WarmResetCause_DBG_RESET&#160;</td><td class="fielddoc"><p>Value specifying Debugger Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261a17237c70a47f2ba461745ce88dd80a11"></a>SOC_WarmResetCause_TEMP_SENSOR0_RESET&#160;</td><td class="fielddoc"><p>Value specifying Temperature Sensor0 Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga022812372fb9537d0b35f9005c614261abbac53923ce1d1028d0bc6cfd0ea1465"></a>SOC_WarmResetCause_TEMP_SENSOR1_RESET&#160;</td><td class="fielddoc"><p>Value specifying Temperature Sensor1 Reset. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga170b0138b6bdb6ed3f6048e31c3d3970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga170b0138b6bdb6ed3f6048e31c3d3970">&#9670;&nbsp;</a></span>SOC_WarmResetSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga170b0138b6bdb6ed3f6048e31c3d3970">SOC_WarmResetSource</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga170b0138b6bdb6ed3f6048e31c3d3970aff32be93a6e258a9db64955bb0d6c2d5"></a>SOC_WarmResetSource_PAD_BYPASS&#160;</td><td class="fielddoc"><p>Value specifying Pad Warm Reset pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga170b0138b6bdb6ed3f6048e31c3d3970a841a0e8f3f145b1b0862c5ba2db7c2c7"></a>SOC_WarmResetSource_DEBUGSS&#160;</td><td class="fielddoc"><p>Value specifying DebugSS. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga170b0138b6bdb6ed3f6048e31c3d3970afa8d79f8007c66d112080df0370e3b3d"></a>SOC_WarmResetSource_TSENSE0&#160;</td><td class="fielddoc"><p>Value specifying Temperature Sensor 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga170b0138b6bdb6ed3f6048e31c3d3970adb78fdd8cb3f61627d7e0bc5e3b84d89"></a>SOC_WarmResetSource_TSENSE1&#160;</td><td class="fielddoc"><p>Value specifying Temperature Sensor 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga170b0138b6bdb6ed3f6048e31c3d3970ac25a30bfa1f2f8a93b859e9df2f379ec"></a>SOC_WarmResetSource_WDOG0&#160;</td><td class="fielddoc"><p>Value specifying Watchdog 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga170b0138b6bdb6ed3f6048e31c3d3970a9a4da2a941921f815352ee230b0b7163"></a>SOC_WarmResetSource_WDOG1&#160;</td><td class="fielddoc"><p>Value specifying Watchdog 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga170b0138b6bdb6ed3f6048e31c3d3970a6be159b3536805879c749b9d4f20e9da"></a>SOC_WarmResetSource_WDOG2&#160;</td><td class="fielddoc"><p>Value specifying Watchdog 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga170b0138b6bdb6ed3f6048e31c3d3970a6e5fc8a1e329b08b473c4baecfb8acce"></a>SOC_WarmResetSource_WDOG3&#160;</td><td class="fielddoc"><p>Value specifying Watchdog 3. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga426592ebd9ae6f71bf9442f4710b4941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga426592ebd9ae6f71bf9442f4710b4941">&#9670;&nbsp;</a></span>SOC_RcmWarm_ResetTime123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga426592ebd9ae6f71bf9442f4710b4941">SOC_RcmWarm_ResetTime123</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a5b9b72fb48518654e2b917d0571e4c09"></a>SOC_WARM_RESET_PAD_TIME_500NS&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 500ns. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941ac59b9d9c2889f2c5c329a5407876dd99"></a>SOC_WARM_RESET_PAD_TIME_1US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 1us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a7faad4479dfc103fc6d7a4818274d778"></a>SOC_WARM_RESET_PAD_TIME_2US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 2us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a8de37d38d2ae0c62b8e6a37f076e9244"></a>SOC_WARM_RESET_PAD_TIME_4US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 4us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a93ddd82239373f28389e216bd60e282c"></a>SOC_WARM_RESET_PAD_TIME_8US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 8us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a63ac099f62321503f3a6050c3a9a4eb4"></a>SOC_WARM_RESET_PAD_TIME_16US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 16us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a2af086e074c85140018dd3723e37b2bd"></a>SOC_WARM_RESET_PAD_TIME_32US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 32us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a1fb0265b375660229c39c2207c5a1dfc"></a>SOC_WARM_RESET_PAD_TIME_64US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 64us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941ae3d1b84b86e594fd740e71814d30a16a"></a>SOC_WARM_RESET_PAD_TIME_128US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 128us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a4658f2978a18e369405147c8c87a01af"></a>SOC_WARM_RESET_PAD_TIME_256US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 256us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a04fd2b35c150da2b34b3bbae78c81218"></a>SOC_WARM_RESET_PAD_TIME_512US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 512us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941aab284d6866d9ba4216ed4441a0942cd4"></a>SOC_WARM_RESET_PAD_TIME_1024US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 1024us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941adadeaf0ef03d9e851e81fb07285d85ee"></a>SOC_WARM_RESET_PAD_TIME_2048US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 2048us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941aa4c731171000e2ddc200057e3e3aa2ab"></a>SOC_WARM_RESET_PAD_TIME_4096US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 4096us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941ace100371737e3e5240fcf1abe2be8d04"></a>SOC_WARM_RESET_PAD_TIME_8192US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 8192us. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga426592ebd9ae6f71bf9442f4710b4941a80cdd294fd1b50cc77a0e8157dc82131"></a>SOC_WARM_RESET_PAD_TIME_16384US&#160;</td><td class="fielddoc"><p>Delay Value specifying in time 16384us. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga19acd855965ae532f63559e744f74bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19acd855965ae532f63559e744f74bbe">&#9670;&nbsp;</a></span>SOC_RcmResetCause</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea9050433c318fbe8f154564a2a9e302ba"></a>SOC_RcmResetCause_POWER_ON_RESET&#160;</td><td class="fielddoc"><p>Value specifying Power ON Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea58f64ecda6a3a874b2bda9ed05b65236"></a>SOC_RcmResetCause_WARM_RESET&#160;</td><td class="fielddoc"><p>Value specifying Warm Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbeafbaa51176317af51774e3433ea06df7a"></a>SOC_RcmResetCause_STC_RESET&#160;</td><td class="fielddoc"><p>Value specifying STC Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea0f1b5cd221d3a4215e2591de7ad45a8f"></a>SOC_RcmResetCause_MMR_CPU0_VIM0_RESET&#160;</td><td class="fielddoc"><p>Value specifying R5 Core A Subsytem Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbeaa306593ad6aa77c56baec5a5a04cda52"></a>SOC_RcmResetCause_MMR_CPU1_VIM1_RESET&#160;</td><td class="fielddoc"><p>Value specifying R5 Core B Subsytem Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea34c0466c9c0b61ff8b9e56cde7682ed7"></a>SOC_RcmResetCause_MMR_CPU0_RESET&#160;</td><td class="fielddoc"><p>Value specifying R5 Core A (core only) Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea684f25a3b2f0e3bb65af6874c88b80e1"></a>SOC_RcmResetCause_MMR_CPU1_RESET&#160;</td><td class="fielddoc"><p>Value specifying R5 Core B (core only) Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea06d4459acaeff674684c9f05d63c9582"></a>SOC_RcmResetCause_DBG_CPU0_RESET&#160;</td><td class="fielddoc"><p>Value specifying R5 Core A Debug Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea9fd3fa16464c71c3b245e3434a90360c"></a>SOC_RcmResetCause_DBG_CPU1_RESET&#160;</td><td class="fielddoc"><p>Value specifying R5 Core B Debug Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbea5edc9e993e55fef4390de5eeaf1093eb"></a>SOC_RcmResetCause_FSM_TRIGGER_RESET&#160;</td><td class="fielddoc"><p>Value specifying R5 Reset due to FSM Trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbeabe5d124e3a8c24114df0412e11311a21"></a>SOC_RcmResetCause_POR_RST_CTRL0&#160;</td><td class="fielddoc"><p>Value specifying R5 Reset due to write to debug POR RST CTRL Reg. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga19acd855965ae532f63559e744f74bbead8f66dbffeca80fdd96fb4e5abf994fb"></a>SOC_RcmResetCause_RST_CAUSE_UNKNOWN&#160;</td><td class="fielddoc"><p>Value specifying R5 Reset due to Unknown reason. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac985a4d8a3e966ff6fe22547e0d94d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac985a4d8a3e966ff6fe22547e0d94d96">&#9670;&nbsp;</a></span>SOC_Rcmr5fssNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#gac985a4d8a3e966ff6fe22547e0d94d96">SOC_Rcmr5fssNum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac985a4d8a3e966ff6fe22547e0d94d96aa726dad411c2522dcafacf7d2a75a13f"></a>r5fss0&#160;</td><td class="fielddoc"><p>Value specifying Power ON Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac985a4d8a3e966ff6fe22547e0d94d96a294a1dd14cf48e5ae1fbfd594efc9404"></a>r5fss1&#160;</td><td class="fielddoc"><p>Value specifying Warm Reset. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6674bb5c28889ff80f5a352030bfd78f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6674bb5c28889ff80f5a352030bfd78f">&#9670;&nbsp;</a></span>SOC_RcmPeripheralId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fabe71d07152456124822dbaeed7b6a38e"></a>SOC_RcmPeripheralId_MCAN0&#160;</td><td class="fielddoc"><p>Value specifying MCAN0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fab244b2ebdca7a99937cf61ac935cd221"></a>SOC_RcmPeripheralId_MCAN1&#160;</td><td class="fielddoc"><p>Value specifying MCAN1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78faeaea4f90d690c4bc7139b05ab92cebfa"></a>SOC_RcmPeripheralId_MCAN2&#160;</td><td class="fielddoc"><p>Value specifying MCAN2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78faceb409d649cca1cb2902b15a29e75a27"></a>SOC_RcmPeripheralId_MCAN3&#160;</td><td class="fielddoc"><p>Value specifying MCAN3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fad78e78fdb1d72753a71aa787c49ae197"></a>SOC_RcmPeripheralId_QSPI0&#160;</td><td class="fielddoc"><p>Value specifying QSPI0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fab822b275b3bf12a82c5372e3b5d89d49"></a>SOC_RcmPeripheralId_RTI0&#160;</td><td class="fielddoc"><p>Value specifying RTI0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa7be92f046fcec2b71e02a94899297a79"></a>SOC_RcmPeripheralId_RTI1&#160;</td><td class="fielddoc"><p>Value specifying RTI1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa798c133c0d4ff906eb53fe99c2f92b7e"></a>SOC_RcmPeripheralId_RTI2&#160;</td><td class="fielddoc"><p>Value specifying RTI2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa3ae45c65ccd0fc0f805ac424a1e3e9b7"></a>SOC_RcmPeripheralId_RTI3&#160;</td><td class="fielddoc"><p>Value specifying RTI3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa2bbf52afd1b0b143bd8f668faa0d14fb"></a>SOC_RcmPeripheralId_WDT0&#160;</td><td class="fielddoc"><p>Value specifying WDT0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78faec9add2227d8f590036e8134511e0d1b"></a>SOC_RcmPeripheralId_WDT1&#160;</td><td class="fielddoc"><p>Value specifying WDT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa245de28fad532c961163804088d32499"></a>SOC_RcmPeripheralId_WDT2&#160;</td><td class="fielddoc"><p>Value specifying WDT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa07010228841d56f41a500faf057da29f"></a>SOC_RcmPeripheralId_WDT3&#160;</td><td class="fielddoc"><p>Value specifying WDT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa6af859cbfffed8282df42cb04f2f8b4a"></a>SOC_RcmPeripheralId_MCSPI0&#160;</td><td class="fielddoc"><p>Value specifying MCSPI0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78faf767b6d4cb99f78869683dc8b91a6cee"></a>SOC_RcmPeripheralId_MCSPI1&#160;</td><td class="fielddoc"><p>Value specifying MCSPI1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa035360d43c9901a5206d83dff6bd8c62"></a>SOC_RcmPeripheralId_MCSPI2&#160;</td><td class="fielddoc"><p>Value specifying MCSPI2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa6add0a109c27c37e9ed9abf50b2686f5"></a>SOC_RcmPeripheralId_MCSPI3&#160;</td><td class="fielddoc"><p>Value specifying MCSPI3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa5207c9a574b131ed7da193a7e4399092"></a>SOC_RcmPeripheralId_MCSPI4&#160;</td><td class="fielddoc"><p>Value specifying MCSPI4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa7f0e130a7eca53c48ff3a993f921009b"></a>SOC_RcmPeripheralId_MMC0&#160;</td><td class="fielddoc"><p>Value specifying MMC0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa6202416a96bec23db4e99c3eacc36ea3"></a>SOC_RcmPeripheralId_ICSSM0_UART0&#160;</td><td class="fielddoc"><p>Value specifying ICSSM0_UART0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fae1b1c1817d71fee00019175eb29ff451"></a>SOC_RcmPeripheralId_CPTS&#160;</td><td class="fielddoc"><p>Value specifying CPTS. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa23cdb2a19150b62827de52a901d8dc35"></a>SOC_RcmPeripheralId_GPMC&#160;</td><td class="fielddoc"><p>Value specifying GPMC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fac33adc9a8404389f32c10cb867543a22"></a>SOC_RcmPeripheralId_CONTROLSS_PLL&#160;</td><td class="fielddoc"><p>Value specifying CONTROLSS_PLL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa9839b9fca05532f61242476c8c39043e"></a>SOC_RcmPeripheralId_I2C&#160;</td><td class="fielddoc"><p>Value specifying I2C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fadf033bcabbf2f913fd737c14f051f287"></a>SOC_RcmPeripheralId_LIN0_UART0&#160;</td><td class="fielddoc"><p>Value specifying LIN0_UART0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa7da76dd4539b1e1cf26e49451f042b81"></a>SOC_RcmPeripheralId_LIN1_UART1&#160;</td><td class="fielddoc"><p>Value specifying LIN1_UART1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa17d484da5bff194de7252301b5e0a457"></a>SOC_RcmPeripheralId_LIN2_UART2&#160;</td><td class="fielddoc"><p>Value specifying LIN2_UART2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa1d3c4a4421af17d356b9339d523814f6"></a>SOC_RcmPeripheralId_LIN3_UART3&#160;</td><td class="fielddoc"><p>Value specifying LIN3_UART3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fa54b1065f37c758d68259565f3027866a"></a>SOC_RcmPeripheralId_LIN4_UART4&#160;</td><td class="fielddoc"><p>Value specifying LIN4_UART4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6674bb5c28889ff80f5a352030bfd78fac2b39c088628a9731fa4c2bbc102b48f"></a>SOC_RcmPeripheralId_LIN5_UART5&#160;</td><td class="fielddoc"><p>Value specifying LIN5_UART5. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga049fd9d8d05991ff7c58545e744fa8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049fd9d8d05991ff7c58545e744fa8b6">&#9670;&nbsp;</a></span>SOC_RcmPeripheralClockSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6aaf05baba15192999cce36aac297a190c"></a>SOC_RcmPeripheralClockSource_XTALCLK&#160;</td><td class="fielddoc"><p>Value specifying Crystal Clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a26a778db499555769bd2725104399aa9"></a>SOC_RcmPeripheralClockSource_SYS_CLK&#160;</td><td class="fielddoc"><p>Value specifying System Clock (200Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a87ebe6d198ae10dba499a494d94035f4"></a>SOC_RcmPeripheralClockSource_WUCPUCLK&#160;</td><td class="fielddoc"><p>Value specifying wake up clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a7c11d18d19c1c5d8c24d24f076035cc8"></a>SOC_RcmPeripheralClockSource_EXT_REFCLK&#160;</td><td class="fielddoc"><p>Value specifying external reference clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a0f82617c4f7245f9c64b9b15c91de3e1"></a>SOC_RcmPeripheralClockSource_RCCLK10M&#160;</td><td class="fielddoc"><p>Value specifying RC clock (10MHz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a7c683e3218aba1ad2cfc3eee9c03df3e"></a>SOC_RcmPeripheralClockSource_RCCLK32K&#160;</td><td class="fielddoc"><p>Value specifying RC clock (32KHz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6ab1acdfa0f83be533bf862e3d34b2ae5c"></a>SOC_RcmPeripheralClockSource_CTPS_GENF0&#160;</td><td class="fielddoc"><p>Value specifying CPTS GENF0 clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a006546f1f45c23eb5c71d9aead6a2061"></a>SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT0&#160;</td><td class="fielddoc"><p>Value specifying PLL Core Clock Out 0 (400 Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6a8155b8893cf1d2e611fb41471d334202"></a>SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT1&#160;</td><td class="fielddoc"><p>Value specifying PLL Core Clock Out 1 (500 Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6ae2337caec5559bb23ee7c08fcdbbd956"></a>SOC_RcmPeripheralClockSource_DPLL_CORE_HSDIV0_CLKOUT2&#160;</td><td class="fielddoc"><p>Value specifying PLL Core Clock Out 2 (400 Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6ab49a9e667aefaccbc370a176ded6a50c"></a>SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT0&#160;</td><td class="fielddoc"><p>Value specifying PLL Core Clock Out 0 (160 Mhz) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga049fd9d8d05991ff7c58545e744fa8b6ad12e5f319bd3e4b9456b545bdff4f2f6"></a>SOC_RcmPeripheralClockSource_DPLL_PER_HSDIV0_CLKOUT1&#160;</td><td class="fielddoc"><p>Value specifying PLL Core Clock Out 1 (192 Mhz) </p>
</td></tr>
</table>

</div>
</div>
<a id="gaaa8112b5ab2366d2af4705b91957fd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8112b5ab2366d2af4705b91957fd6c">&#9670;&nbsp;</a></span>SOC_RcmPllFoutFreqId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaaa8112b5ab2366d2af4705b91957fd6cae3d4800608d016485fc44723e7235a86"></a>RCM_PLL_FOUT_FREQID_CLK_2000MHZ&#160;</td><td class="fielddoc"><p>Value specifying PLL output frequency 2000MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaa8112b5ab2366d2af4705b91957fd6caf03dfb8d866c987196b83cbcde63f6b1"></a>RCM_PLL_FOUT_FREQID_CLK_1920MHZ&#160;</td><td class="fielddoc"><p>Value specifying PLL output frequency 1920MHz. </p>
</td></tr>
</table>

</div>
</div>
<a id="gab822093c20ddaca6d453ee4e013bd33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab822093c20ddaca6d453ee4e013bd33b">&#9670;&nbsp;</a></span>SOC_RcmXtalFreqId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#gab822093c20ddaca6d453ee4e013bd33b">SOC_RcmXtalFreqId</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab822093c20ddaca6d453ee4e013bd33ba44f4734e9bec7d2f0184ae75bd405f8f"></a>RCM_XTAL_FREQID_CLK_25MHZ&#160;</td><td class="fielddoc"><p>Value specifying XTAL frequency 25MHZ. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7313a8040d3887cb34ca632b711a2288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7313a8040d3887cb34ca632b711a2288">&#9670;&nbsp;</a></span>SOC_RcmPllId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga7313a8040d3887cb34ca632b711a2288">SOC_RcmPllId</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7313a8040d3887cb34ca632b711a2288ad9559bb2ef4638e0c9f461c6bde00163"></a>RCM_PLLID_CORE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7313a8040d3887cb34ca632b711a2288a545b8f7bfe95a3a5a96db4fece258987"></a>RCM_PLLID_PER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7313a8040d3887cb34ca632b711a2288abed3fcfcf963c26cb2ee25565ac67aba"></a>RCM_PLLID_XTALCLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7313a8040d3887cb34ca632b711a2288a4d6630f2079009300c8fd2428521eb09"></a>RCM_PLLID_WUCPUCLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7313a8040d3887cb34ca632b711a2288ad6adbd0daeb3c07714a1c32cb41d93c1"></a>RCM_PLLID_RCCLK32K&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7313a8040d3887cb34ca632b711a2288a12f6815654443ff025ef58e9120929a0"></a>RCM_PLLID_RCCLK10M&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7313a8040d3887cb34ca632b711a2288a46a6a9889f5bf9f32f8ba4f352177b92"></a>RCM_PLLID_EXTREFCLK&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ga3d00502f9b67a0b7cd5c11bcfbbb08e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d00502f9b67a0b7cd5c11bcfbbb08e2">&#9670;&nbsp;</a></span>SOC_RcmPllHSDIVOutId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga3d00502f9b67a0b7cd5c11bcfbbb08e2">SOC_RcmPllHSDIVOutId</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3d00502f9b67a0b7cd5c11bcfbbb08e2ad068310334838f9c758b3305184d5367"></a>RCM_PLLHSDIV_OUT_0&#160;</td><td class="fielddoc"><p>Value specifying HSDIVIDER 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3d00502f9b67a0b7cd5c11bcfbbb08e2a8abd086fc4a561d335cbce25e60ba774"></a>RCM_PLLHSDIV_OUT_1&#160;</td><td class="fielddoc"><p>Value specifying HSDIVIDER 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3d00502f9b67a0b7cd5c11bcfbbb08e2ac3d1d11eef9cf689c4f2bde304199e29"></a>RCM_PLLHSDIV_OUT_2&#160;</td><td class="fielddoc"><p>Value specifying HSDIVIDER 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3d00502f9b67a0b7cd5c11bcfbbb08e2a265e4da3828807f072cbfeda4dd22d79"></a>RCM_PLLHSDIV_OUT_NONE&#160;</td><td class="fielddoc"><p>Value specifying invalid/no HSDIVIDER ID. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga6fc3946b545c842063470b9fe3f63b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc3946b545c842063470b9fe3f63b85">&#9670;&nbsp;</a></span>SOC_rcmCoreApllConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmCoreApllConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a>&#160;</td>
          <td class="paramname"><em>outFreqId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *&#160;</td>
          <td class="paramname"><em>hsDivCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure CORE PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">outFreqId</td><td>[in] PLL output frequency ID. Enumberation: SOC_RcmPllFoutFreqId </td></tr>
    <tr><td class="paramname">*hsDivCfg</td><td>[in] HSDIVIDER configuration </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga570dbb02fe8245bcfd45cf16d3fdbc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga570dbb02fe8245bcfd45cf16d3fdbc5e">&#9670;&nbsp;</a></span>SOC_rcmCoreApllRelockPreRequisite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_rcmCoreApllRelockPreRequisite </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pre-requisite sequence to Re-configure CORE PLL. </p>

</div>
</div>
<a id="ga979e7bd6b1bbb275bf55d51618a7f4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga979e7bd6b1bbb275bf55d51618a7f4a9">&#9670;&nbsp;</a></span>SOC_rcmSetR5ClockSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmSetR5ClockSource </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>r5ClkSrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set R5 clock source. </p>

</div>
</div>
<a id="ga68c584dbb4f7c3b7d0f9acc5ea15ee70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c584dbb4f7c3b7d0f9acc5ea15ee70">&#9670;&nbsp;</a></span>SOC_rcmCoreApllHSDivConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmCoreApllHSDivConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a>&#160;</td>
          <td class="paramname"><em>outFreqId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *&#160;</td>
          <td class="paramname"><em>hsDivCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure CORE PLL HSDIVIDERS. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">outFreqId</td><td>[in] PLL output frequency ID. Enumberation: SOC_RcmPllFoutFreqId </td></tr>
    <tr><td class="paramname">*hsDivCfg</td><td>[in] HSDIVIDER configuration </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga549b91d5c0aec831694143191821d01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga549b91d5c0aec831694143191821d01e">&#9670;&nbsp;</a></span>SOC_rcmPerApllConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmPerApllConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gaaa8112b5ab2366d2af4705b91957fd6c">SOC_RcmPllFoutFreqId</a>&#160;</td>
          <td class="paramname"><em>outFreqId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSOC__RcmPllHsDivOutConfig.html">SOC_RcmPllHsDivOutConfig</a> *&#160;</td>
          <td class="paramname"><em>hsDivCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PER PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">outFreqId</td><td>[in] PLL output frequency ID. Enumberation: SOC_RcmPllFoutFreqId </td></tr>
    <tr><td class="paramname">*hsDivCfg</td><td>[in] HSDIVIDER configuration </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga34c021a9e3bdb9981005e73b222aaada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34c021a9e3bdb9981005e73b222aaada">&#9670;&nbsp;</a></span>SOC_rcmsetR5SysClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmsetR5SysClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cr5FreqHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sysClkFreqHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set R5FSS and Sysclk frequency (Root clock configuration) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cr5FreqHz</td><td>[in] R5F frequency </td></tr>
    <tr><td class="paramname">sysClkFreqHz</td><td>[in] SYSCLK frequency </td></tr>
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafc87a951f9ae00016250bd908af8d23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc87a951f9ae00016250bd908af8d23b">&#9670;&nbsp;</a></span>SOC_rcmsetTraceClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmsetTraceClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>traceFreqHz</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Trace clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">traceFreqHz</td><td>[in] Trace frequency </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaba20ae7ca247260c0dbcc47a74080c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba20ae7ca247260c0dbcc47a74080c40">&#9670;&nbsp;</a></span>SOC_rcmsetClkoutClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmsetClkoutClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkout0FreqHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkout1FreqHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set CLKOUT clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clkout0FreqHz</td><td>[in] CLKOUT0 frequency </td></tr>
    <tr><td class="paramname">clkout1FreqHz</td><td>[in] CLKOUT1 frequency </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga08cdd8c1e06346ff8b94a4c1b052976a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08cdd8c1e06346ff8b94a4c1b052976a">&#9670;&nbsp;</a></span>SOC_rcmSetPeripheralClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_rcmSetPeripheralClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a>&#160;</td>
          <td class="paramname"><em>periphId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga049fd9d8d05991ff7c58545e744fa8b6">SOC_RcmPeripheralClockSource</a>&#160;</td>
          <td class="paramname"><em>clkSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>freqHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set module clock (IP clock configuration) </p>
<pre class="fragment"> This API programs the Clock Source Selection and Clock divider values
 for a specified peripheral Id.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">periphId</td><td>[in] Peripheral ID </td></tr>
    <tr><td class="paramname">clkSource</td><td>[in] Clock source </td></tr>
    <tr><td class="paramname">freqHz</td><td>[in] Frequency</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS Module clock is set </dd>
<dd>
SystemP_FAILURE Module clock could not be set </dd></dl>

</div>
</div>
<a id="ga491ef53c043b8045f57a26e328bb5f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga491ef53c043b8045f57a26e328bb5f3e">&#9670;&nbsp;</a></span>SOC_rcmSetCPSWResetBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmSetCPSWResetBit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set CPSW hard reset bit. </p>
<pre class="fragment"> This API sets the CPSW reset bit. This clears all the CPSW registers.
</pre> 
</div>
</div>
<a id="ga1f9219e51ce15c3fe1a8c681d00d0f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f9219e51ce15c3fe1a8c681d00d0f81">&#9670;&nbsp;</a></span>SOC_rcmClearCPSWResetBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmClearCPSWResetBit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear CPSW hard reset bit. </p>
<pre class="fragment"> This API clears the CPSW reset bit.
</pre> 
</div>
</div>
<a id="gafbd8b6582a98a93858817487da5bc747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd8b6582a98a93858817487da5bc747">&#9670;&nbsp;</a></span>SOC_rcmGetResetCause()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga19acd855965ae532f63559e744f74bbe">SOC_RcmResetCause</a> SOC_rcmGetResetCause </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#gac985a4d8a3e966ff6fe22547e0d94d96">SOC_Rcmr5fssNum</a>&#160;</td>
          <td class="paramname"><em>r5fssNum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get R5FSS reset cause. </p>
<pre class="fragment"> This API returns the reset cause for R5 core. It also clears the Reset
 cause.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">r5fssNum</td><td>[in] R5FSS0 or R5FSS1</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SOC_RcmResetCause reset cause </dd></dl>

</div>
</div>
<a id="gae1ee8b4c293decccd746d00699fc2ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ee8b4c293decccd746d00699fc2ce2">&#9670;&nbsp;</a></span>SOC_rcmEnablePeripheralClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_rcmEnablePeripheralClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga6674bb5c28889ff80f5a352030bfd78f">SOC_RcmPeripheralId</a>&#160;</td>
          <td class="paramname"><em>periphId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable module clock (IP clock configuration) </p>
<pre class="fragment"> This API programs the IP clock gates
 for a specified peripheral Id.
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">periphId</td><td>[in] Peripheral ID </td></tr>
    <tr><td class="paramname">enable</td><td>[in] ungate (1)/gate clock (0)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS Module clock is set </dd>
<dd>
SystemP_FAILURE Module clock could not be set </dd></dl>

</div>
</div>
<a id="ga0f058573c0e1d26f01b26202fbb25f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f058573c0e1d26f01b26202fbb25f25">&#9670;&nbsp;</a></span>SOC_rcmSetR5Clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_rcmSetR5Clock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>r5FreqHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sysClkFreqHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set R5SS0/R5SS1 and SysClk frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">r5FreqHz</td><td>[in] R5 frequency, in Hz </td></tr>
    <tr><td class="paramname">sysClkFreqHz</td><td>[in] SysClk frequency, in Hz </td></tr>
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="gadf01c5674b9579c56e42bf558a2ac8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf01c5674b9579c56e42bf558a2ac8ed">&#9670;&nbsp;</a></span>SOC_rcmGetR5Clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_rcmGetR5Clock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get R5SS0/1 frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>R5 frequency, in Hz </dd></dl>

</div>
</div>
<a id="ga0d67e56667c6880456079c4863a1493d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d67e56667c6880456079c4863a1493d">&#9670;&nbsp;</a></span>SOC_rcmR5ConfigLockStep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmR5ConfigLockStep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure R5 in lock step mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga758fe80d278ee648eabb86e9a3080587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758fe80d278ee648eabb86e9a3080587">&#9670;&nbsp;</a></span>SOC_rcmR5ConfigDualCore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmR5ConfigDualCore </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure R5 in dual core mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga871c8ae3744f08701bfdf4def3de77ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga871c8ae3744f08701bfdf4def3de77ed">&#9670;&nbsp;</a></span>SOC_rcmR5SS0TriggerReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmR5SS0TriggerReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger R5 core reset. </p>

</div>
</div>
<a id="gaa7f6df41f86153afc9635e5d6eb766d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7f6df41f86153afc9635e5d6eb766d8">&#9670;&nbsp;</a></span>SOC_rcmCoreR5FUnhalt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmCoreR5FUnhalt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unhalt R5 cores. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf046b94d49acfcd67ebfd481f1e6f2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf046b94d49acfcd67ebfd481f1e6f2e1">&#9670;&nbsp;</a></span>SOC_rcmStartMemInitTCMA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmStartMemInitTCMA </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start memory initialization for R5 TCMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga332c8dd672a7564b4d5f8b9d1be5cd7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga332c8dd672a7564b4d5f8b9d1be5cd7a">&#9670;&nbsp;</a></span>SOC_rcmWaitMemInitTCMA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmWaitMemInitTCMA </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait memory initialization to complete for R5 TCMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6383f305378b31f15aebdd28d40dd5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6383f305378b31f15aebdd28d40dd5f6">&#9670;&nbsp;</a></span>SOC_rcmStartMemInitTCMB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmStartMemInitTCMB </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start memory initialization for R5 TCMB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafa9d7ac0419acb48b20b4c681551fae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9d7ac0419acb48b20b4c681551fae4">&#9670;&nbsp;</a></span>SOC_rcmWaitMemInitTCMB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmWaitMemInitTCMB </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpuId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait memory initialization to complete for R5 TCMB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuId</td><td>[in] Cpu Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a> for applicable values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf8ad86861bdd7cf3b7613808598040aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8ad86861bdd7cf3b7613808598040aa">&#9670;&nbsp;</a></span>SOC_rcmMemInitMailboxMemory()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmMemInitMailboxMemory </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait memory initialization to complete for Mailbox memory. </p>

</div>
</div>
<a id="gafccf52cd20ca4de72795fa31df61edc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafccf52cd20ca4de72795fa31df61edc4">&#9670;&nbsp;</a></span>SOC_rcmMemInitL2Memory()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmMemInitL2Memory </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait memory initialization to complete for L2 Bank2 and Bank3 memory. </p>

</div>
</div>
<a id="ga6bd7b4f07c83955654edfc3c5bc859d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd7b4f07c83955654edfc3c5bc859d8">&#9670;&nbsp;</a></span>SOC_rcmR5SS0PowerOnReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmR5SS0PowerOnReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset R5SS0 Core. </p>

</div>
</div>
<a id="gaf95e32c42ed67303d28bc3265583600c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf95e32c42ed67303d28bc3265583600c">&#9670;&nbsp;</a></span>SOC_rcmR5SS1TriggerReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmR5SS1TriggerReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger R5SS1 core reset. </p>

</div>
</div>
<a id="gaead85f9168de5e07ed8a49472c3f6991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaead85f9168de5e07ed8a49472c3f6991">&#9670;&nbsp;</a></span>SOC_rcmR5SS1PowerOnReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_rcmR5SS1PowerOnReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset R5SS1 Core. </p>

</div>
</div>
<a id="ga5ebc5a2dd0a0e73eef748cbc813da059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ebc5a2dd0a0e73eef748cbc813da059">&#9670;&nbsp;</a></span>SOC_rcmIsR5FInLockStepMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_rcmIsR5FInLockStepMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>r5fClusterGroupId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return R5SS status operating in lockstep or dual core mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">r5fClusterGroupId</td><td>[in] R5F Cluster Group Id. Refer <a class="el" href="cslr__soc__defines_8h.html#CSL_ArmR5ClusterGroupID">CSL_ArmR5ClusterGroupID</a> for applicable values.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>R5SS operating in lockstep or dual core mode </dd></dl>

</div>
</div>
<a id="gac00bc26a3c69c187cd3d532b1250bab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac00bc26a3c69c187cd3d532b1250bab5">&#9670;&nbsp;</a></span>SOC_generateSwWarmReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_generateSwWarmReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate SW WARM reset. </p>

</div>
</div>
<a id="ga490214ec113d9628f51c8fd6e1e2fd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490214ec113d9628f51c8fd6e1e2fd0c">&#9670;&nbsp;</a></span>SOC_configureWarmResetSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_configureWarmResetSource </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure WARM reset source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">source</td><td>[in] WARM reset source. User needs to set the source as multibit and program only the required fields. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga738302ce5d38a813cbb37ea27d0ee627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga738302ce5d38a813cbb37ea27d0ee627">&#9670;&nbsp;</a></span>SOC_getWarmResetCause()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__SOC__RCM__MODULE.html#ga022812372fb9537d0b35f9005c614261">SOC_WarmResetCause</a> SOC_getWarmResetCause </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns cause of WARM reset. </p>
<dl class="section return"><dt>Returns</dt><dd>cause of WARM reset. </dd></dl>

</div>
</div>
<a id="ga63b10cb79a311afa07235ef20f696682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63b10cb79a311afa07235ef20f696682">&#9670;&nbsp;</a></span>SOC_clearWarmResetCause()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_clearWarmResetCause </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Reset Cause register. </p>

</div>
</div>
<a id="ga23d124e37f3d9059e874c92346e4daa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23d124e37f3d9059e874c92346e4daa7">&#9670;&nbsp;</a></span>SOC_configureWarmResetOutputDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_configureWarmResetOutputDelay </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>opDelayValue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program output delay on warm reset Pad 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">opDelayValue</td><td>[in] Programmable delay value. Refer <a class="el" href="group__DRV__SOC__RCM__MODULE.html#SOC_RcmWarm_ResetTime123_t">SOC_RcmWarm_ResetTime123_t</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0486f6be73235916aa964acec589113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0486f6be73235916aa964acec589113">&#9670;&nbsp;</a></span>SOC_configureWarmResetInputRiseDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_configureWarmResetInputRiseDelay </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>inpRiseDelayValue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program input rise delay on warm reset Pad 2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">inpRiseDelayValue</td><td>[in] Programmable delay value. Refer <a class="el" href="group__DRV__SOC__RCM__MODULE.html#SOC_RcmWarm_ResetTime123_t">SOC_RcmWarm_ResetTime123_t</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaffe7fd1345b3e5c9e3b76063edcf07bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffe7fd1345b3e5c9e3b76063edcf07bf">&#9670;&nbsp;</a></span>SOC_configureWarmResetInputFallDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_configureWarmResetInputFallDelay </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>inpFallDelayValue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program output delay on warm reset Pad 3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">inpFallDelayValue</td><td>[in] Programmable delay value. Refer <a class="el" href="group__DRV__SOC__RCM__MODULE.html#SOC_RcmWarm_ResetTime123_t">SOC_RcmWarm_ResetTime123_t</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DRV__SOC__RCM__MODULE_html_gab71557e1a42ea24ac88cea249afed18d"><div class="ttname"><a href="group__DRV__SOC__RCM__MODULE.html#gab71557e1a42ea24ac88cea249afed18d">RCM_PLL_HSDIV_OUTPUT_ENABLE_0</a></div><div class="ttdeci">#define RCM_PLL_HSDIV_OUTPUT_ENABLE_0</div><div class="ttdef"><b>Definition:</b> soc_rcm.h:587</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
