<h1 align="center">ğŸŒŸ RISC-V SoC Tapeout â€“ Week 1ï¸âƒ£</h1>
<br><br>

<h2 align="center">ğŸš€ Day 3 -  Combinational and sequential optmizations</h2>
<br>



# **ğŸ‘‰**Â SKY130RTL D3SK1 L1 â€“ Introduction to Optimizations (Part 1)

This module introduces **logic optimizations** in digital design â€” techniques to make designs more efficient in **area, power, and performance** .

In digital logic we have two major types:

- **Combinational Logic** ğŸ”¹
- **Sequential Logic** ğŸ”¹

Here we focus on **combinational logic optimization**.

---

## **ğŸ“Œ** Why Combinational Logic Optimization?

The goal is to **squeeze logic** to get the most optimized design. Benefits:

- **Reduced area** on silicon
- **Lower power** consumption
- **Improved overall efficiency**

### **ğŸ§©**Techniques used

1. **Constant Propagation** â€“ propagate known constants through logic (direct/simple).
2. **Boolean Logic Optimization** â€“ simplify complex boolean expressions using **K-map**, **Quineâ€“McCluskey**, algebraic reductions, etc.

---

## 1ï¸âƒ£ Constant Propagation â€” Example (AOI â†’ INV)

Consider an AND-OR-INVERT (AOI) function:

![image1]

```
Y = (A Â· B + C)Ì…

```

**Scenario:** Tie `A = 0` (ground).

- `B Â· 0 = 0` â†’ `C + 0 = C` â†’ invert â†’ `Y = CÌ…`
- **Optimized result:** AOI reduces to a **single inverter** ğŸ”„

**ğŸ§© Impact on CMOS:**

- AOI implementation â†’ **6 MOSFETs**
- Inverter â†’ **2 MOSFETs**

**![image 2]**

âœ… **Result:** less area, less power (transistor count â†“).

---

## 2ï¸âƒ£ Boolean Logic Optimization â€” Example (ternary/MUX-like)

Original (MUX-like):

![image3]

```
Y = A ? (B ? A : 0) : CÌ…
```

â•°â”ˆâ¤ Step-by-step:

- If `A = 0` â†’ `Y = CÌ…`
- If `A = 1` â†’ inner becomes `B ? A : 0` â†’ since A=1 â†’ becomes `AC`
    
    Combine:
    

```
Y = AÌ…Â·CÌ… + AÂ·BÂ·C + BÌ…Â·AÂ·C
```

Simplify (take common terms):

```
=> AC + AÌ…Â·CÌ…
=> Y = A âŠ• C    (XOR) âœ–ï¸
```

âœ… **Result:** complex-looking expression â†’ minimal form (XOR). Less logic, better efficiency

---

# **ğŸ‘‰**SKY130RTL D3SK1 L2 â€“ Introduction to Optimizations (Part 2)

This lecture focuses on **sequential logic optimizations**, mainly **sequential constant propagation**, and gives an overview of advanced techniques (state optimization, retiming, cloning).

---

## 1ï¸âƒ£ Sequential Logic Optimization â€” Categories

- **Basic** ğŸ”¹
    - Sequential constant propagation (covered in labs)
- **Advanced** ğŸ”¹
    - State optimization
    - Retiming
    - Sequential logic cloning

---

## 2ï¸âƒ£ Sequential Constant Propagation

Works like combinational constant propagation but applied to sequential elements (flip-flops).

### ğŸ’¡Example 1 â€” Simple D-FF

**Setup:**

- `D = 0` (tied low)
- `reset` connected

![image4]

**Observation:**

- If `reset` applied â†’ `Q = 0`
- If `reset` not applied â†’ `Q = 0` (because `D = 0`)
    
    â†’ `Q` is **always 0**
    

**Downstream:** if `Y = A Â· QÌ… + ...` and `Q = 0` â†’ `QÌ… = 1` â†’ `Y` simplifies to constants (e.g., 1).

âœ… **Impact:** gates feeding `Y` can be removed â†’ optimization.

---

### â— Important Caveat â€” Asynchronous Inputs (set/reset)

Consider a **set-FF** with `D = 0`.

![image5]

- `set = 1` â†’ `Q = 1` **immediately** (asynchronous)
- `set = 0` â†’ `Q` returns to `0` only at **next clock edge** (synchronous)

**Key insight:** `Q` takes both `0` and `1` depending on `set` & clock â†’ **not a constant**.

- **Therefore:** sequential constant propagation **cannot** be applied â†’ **retain the flop**.

âš ï¸ **Rule:** A flip-flop with `D` tied to a constant is **not automatically** a sequential constant. For propagation, `Q` must be constant **under all control/clock/asynchronous conditions**.

---

## 3ï¸âƒ£ Advanced Sequential Techniques (overview)

- **State Optimization** â€” remove/merge unused states to condense FSM.
- **Retiming** â€” move flops across combinational logic to balance path delays (weâ€™ll see more in L3).
- **Sequential Logic Cloning** â€” duplicate sequential logic for physical/timing reasons.

These are **conceptual tips** for complex designs; labs focus on basic sequential constant propagation.

---

# **ğŸ‘‰**SKY130RTL D3SK1 L3 â€“ Introduction to Optimizations (Part 3)

This lecture covers **advanced sequential optimizations**: **state optimization**, **logic cloning**, and **retiming** â€” theory-only in this course, but essential for real-world design.

---

## 1ï¸âƒ£ State Optimization

- **Concept:** Eliminate/merge unused or redundant states to create a **condensed state machine**.
- **Impact:** Fewer states â†’ simpler sequential logic â†’ lower area/power/complexity.

---

## 2ï¸âƒ£ Logic Cloning (Physical-Aware Synthesis)

**ğŸš© Problem:** A logic node `A` drives multiple FFs placed far apart in the floorplan â†’ **large routing delays**.

**Example floorplan:**

- Flop A at corner1, Flop B at corner2, Flop C at corner3. Long interconnect delays Aâ†’B and Aâ†’C.

**âœ…Solution â€” Clone logic A:**

- Duplicate logic (`A1`, `A2`) and place copies near B and C.
- If `A` had **large positive slack**, cloning is safe (timing still met).

**Result:**

- Local drivers reduce routing delay â†’ timing closure easier.
- Functionality preserved (two copies drive same logical value). ğŸ—ï¸

âœ… **Key idea:** cloning trades a small area increase for improved timing.

---

## 3ï¸âƒ£ Retiming

**â±ï¸ Concept:** Move flip-flops across combinational logic to **balance combinational delays** and increase max clock frequency.

**Example:**

- Section1 delay = **5 ns**
- Section2 delay = **2 ns**
- Max clock limited by longer path â†’ **200 MHz** (5 ns)

**Retiming action:** move some logic from Section1 â†’ Section2

- New delays: Section1 = **4 ns**, Section2 = **3 ns**
- New max freq = min(4 ns, 3 ns) â†’ **250 MHz** âœ…

**Insight:** Use available **slack** to redistribute delay and raise performance â±ï¸.

---

# ğŸ‘‰SKY130RTL D3SK2 L1 â€“ Lab06 Combinational Logic Optimisations (Part 1)

Welcome to this module on **Combinational Logic Optimization**.

In this lab, we explore **Boolean simplifications** using Verilog files and observe how synthesis tools optimize them automatically âš¡.

---

## ğŸ“Œ Setup

We are working inside the **`verilog_files/`** directory.

Files used in this lab:

- `opt_check.v`
- `opt_check2.v`
- `opt_check3.v`, `opt_check4.v` (later)

Each file demonstrates a different scenario of logic optimization.

---

## 1ï¸âƒ£ File: `opt_check.v`

```verilog
module opt_check (input a , input b , output y);
	assign y = a?b:0;
endmodule
```

**Code behavior:**

- If `a = 1` â†’ `y = b`
- If `a = 0` â†’ `y = 0`

This is equivalent to a **2Ã—1 MUX**.

**ğŸ¤Simplification:**

Y = aÂ·b

âœ… Result â†’ a **2-input AND gate**.

---

## 2ï¸âƒ£ File: `opt_check2.v`

```verilog
module opt_check2 (input a , input b , output y);
	assign y = a?1:b;
endmodule
```

**Code behavior:**

- If `a = 1` â†’ `y = 1`
- If `a = 0` â†’ `y = b`

So:
Y = a + (aÌ…Â·b)

makefile
Copy code

**ğŸ¤Simplification:**

This reduces to:

Y = a + b

âœ… Result â†’ an **OR gate**.

ğŸ“Œ Note: This transformation has a **special Boolean identity** name â€” try to recall/refer to it. (Hint: It is a standard Boolean simplification law.)

---

## ğŸ”§ Yosys Flow Commands

### File: `opt_check.v`

For each file, we use the following synthesis flow:

```
yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> read_verilog opt_check.v
yosys> synth -top opt_check
yosys> opt_clean -purge
yosys> abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> show
```

- `opt_clean -purge` â†’ removes unused cells & performs constant propagation.
image9
- `abc -liberty` â†’ technology mapping with standard cell library.

### File: `opt_check2.v`

```
yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> read_verilog opt_check2.v
yosys> synth -top opt_check2
yosys> opt_clean -purge
yosys> abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> show
```

---

## ğŸ—ï¸ Lab Observations

- For **`opt_check.v`** â†’ Yosys produces a **2-input AND gate** âœ…

image 10

- For **`opt_check2.v`** â†’ Yosys produces logic equivalent to an **OR gate**, but often implemented via **NAND/NOR** style depending on library constraints.

image 11

ğŸ“Œ Example: Since OR gates require stacked PMOS transistors (less efficient), tools may realize it using **NAND + INV** style for better performance.

---

# ğŸ‘‰**SKY130RTL D3SK2 L2 Lab06 Combinational Logic Optimisations (part2)**

**1. NAND simplification using De-Morganâ€™s Theorem**

- The given circuit is: **inverter + inverter + AND gate**.
- By De-Morganâ€™s theorem:
    
    (AÂ·B)â€™ = Aâ€™ + Bâ€™
    
- Two inverters back-to-back cancel each other out.
- âœ… Final simplification â†’ **OR gate** (which matches the expectation from `opt_check2`).

---

## 3ï¸âƒ£ File: `opt_check3.v`

```verilog

module opt_check3 (input a , input b, input c , output y);
	assign y = a?(c?b:0):0;
endmodule
```

![image12]

- In `opt_check3`, `y` depends on `a` and `c`:
    - If `a = 0 â†’ y = 0`
    - If `a = 1` and `c = 1 â†’ y = b`
    - Else â†’ `y = 0`
- Boolean simplification:
    
    y = (AÂ·(BÂ·C)) = **AÂ·BÂ·C**
    
- âœ… Final circuit â†’ **3-input AND gate**

---

**3. Running the flow in Yosys**

Steps to execute:

1. Invoke Yosys

```verilog
yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> read_verilog opt_check3.v
yosys> synth -top opt_check3
yosys> opt_clean -purge
yosys> abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> show
```

ğŸ‘‰ Expected output = **3-input AND gate** ğŸ¯

image13

---

## 4ï¸âƒ£ File: `opt_check4.v`

```verilog

module opt_check3 (input a , input b, input c , output y);
	assign y = a?(c?b:0):0;
endmodule
```

- In `opt_check3`, `y` depends on `a` and `c`:
    - If `a = 0 â†’ y = 0`
    - If `a = 1` and `c = 1 â†’ y = b`
    - Else â†’ `y = 0`
- Boolean simplification:
    
    y = (AÂ·(BÂ·C)) = **AÂ·BÂ·C**
    
- âœ… Final circuit â†’ **3-input AND gate**

---

**3. Running the flow in Yosys**

Steps to execute:

1. Invoke Yosys

```verilog
yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> read_verilog opt_check4.v
yosys> synth -top opt_check4
yosys> opt_clean -purge
yosys> abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> show
```

ğŸ‘‰ Expected output = **3-input AND gate** ğŸ¯

image14

---

## 4ï¸âƒ£ File: `multiple_modules.v`

```verilog
module sub_module2 (input a, input b, output y);
	assign y = a | b;
endmodule

module sub_module1 (input a, input b, output y);
	assign y = a&b;
endmodule

module multiple_modules (input a, input b, input c , output y);
	wire net1;
	sub_module1 u1(.a(a),.b(b),.y(net1));  //net1 = a&b
	sub_module2 u2(.a(net1),.b(c),.y(y));  //y = net1|c ,ie y = a&b + c;
endmodule
```

### ğŸ” Analysis

- `sub_module1`: y = a & b
- `sub_module2`: y = a | b
- `multiple_modules`:
    - net1 = a & b
    - y = net1 | c = (a & b) + c

âœ… Final simplified equation â†’ **y = (aÂ·b) + c**

---

**3. Running the flow in Yosys**

Steps to execute:

1. Invoke Yosys

```verilog
yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> read_verilog multiple_modules.v
yosys> flatten multiple_modules 
yosys> synth -top multiple_modules
yosys> opt_clean -purge
yosys> abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys> show
```

ğŸ‘‰ Expected output = (aÂ·b) + c â†’ AND + OR gate structure âœ…

image15

---
ğŸš¦ Hold on Cadet Engineer!

Looks like your scrolling finger might need a coffee break â˜•.
Day 3â€™s Sequential Logic Optimisations turned out so heavy that cramming everything into this README.md would feel like trying to fit an elephant ğŸ˜ into a matchbox.

So hereâ€™s the deal:

ğŸ‘‰ The first half of Sequential Logic Optimisations stays right here in the README.
ğŸ‘‰ The second half (with cooler tricks & juicy details ğŸ‰) has moved into a separate file:

## **ğŸ”— Click here to continue the adventure â†’ [Sequential.md]()**

Donâ€™t worry, the story doesnâ€™t end here.
Think of README.md as Season 1 and Sequential.md as the Season 2 you donâ€™t want to miss! ğŸ¬âœ¨

