Command: vcs -timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l \
vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
+define+RTL +define+SAMPLE +notimingchecks
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Mar 25 16:38:15 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.

Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 21
  Redeclaration of ANSI ports not allowed for 'clk', this will be an error in 
  a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 22
  Redeclaration of ANSI ports not allowed for 'rst_n', this will be an error 
  in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 25
  Redeclaration of ANSI ports not allowed for 'rx_data_valid', this will be an
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 26
  Redeclaration of ANSI ports not allowed for 'rx_data', this will be an error
  in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 27
  Redeclaration of ANSI ports not allowed for 'tx_en', this will be an error 
  in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 28
  Redeclaration of ANSI ports not allowed for 'tx_data', this will be an error
  in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 31
  Redeclaration of ANSI ports not allowed for 'host_tx_req', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 32
  Redeclaration of ANSI ports not allowed for 'host_tx_data', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 33
  Redeclaration of ANSI ports not allowed for 'host_rx_rdy', this will be an 
  error in a future release


Warning-[IPDASP] Identifier in ANSI port declaration
PATTERN.v, 34
  Redeclaration of ANSI ports not allowed for 'host_rx_data', this will be an 
  error in a future release

Back to file 'TESTBED.v'.
Parsing included file 'DESIGN.v'.
Back to file 'TESTBED.v'.
Top Level Modules:
       TESTBED
TimeScale is 1 ns / 10 ps

Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 75
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_en
  Source info: tx_en <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 76
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_data
  Source info: tx_data <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 101
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_en
  Source info: tx_en <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 102
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_data
  Source info: tx_data <= PREAMBLE_BYTE;


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 112
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_en
  Source info: tx_en <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 113
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_data
  Source info: tx_data <= SFD_BYTE;


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 121
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_en
  Source info: tx_en <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 122
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_data
  Source info: tx_data <= tx_fifo[tx_fifo_rd_ptr];


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 134
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_en
  Source info: tx_en <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
DESIGN.v, 135
  Net type cannot be used on the left side of this assignment.
  The offending expression is : tx_data
  Source info: tx_data <= fcs[7:0];


Note-[MAX_ERROR_COUNT] Maximum error count reached
  Current number of errors has reached the default maximum error count (10).
  Please use +error+<count> to increase the limit.

10 warnings
10 errors
CPU time: .166 seconds to compile
