// Seed: 1557198531
module module_0;
  logic id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = -1;
  always_ff $clog2(76);
  ;
  integer id_2;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd56
) (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    output uwire id_7,
    output tri0 _id_8[1 : id_8],
    input wand id_9
);
  assign id_6 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1 = 1;
  assign id_1 = $signed(52);
  ;
endmodule
