#ifndef MBED_SGTL5000_DEFS_H
#define MBED_SGTL5000_DEFS_H

#define SGTL5000_ID					0x0000
// 15:8
#define SGTL5000_ID_PARTID_MASK		0xFF00 //0xA0 - 8 bit identifier for SGTL5000
#define SGTL5000_ID_PARTID_SHIFT    0x8
// 7:0
#define SGTL5000_ID_REVID_MASK      0xFF       //0x00 - revision number for SGTL5000.
#define SGTL5000_ID_REVID_SHIFT     0x0

#define SGTL5000_I2C_ADDR_CS_LOW    0x0A  // CTRL_ADR0_CS pin low (normal configuration)
#define SGTL5000_I2C_ADDR_CS_HIGH   0x2A // CTRL_ADR0_CS  pin high

#define SGTL5000_DIG_POWER          0x0002
// 6
#define SGTL5000_DIG_POWER_ADC_POWERUP_MASK			0x40     //1=Enable, 0=disable the ADC block, both digital & analog, 
#define SGTL5000_DIG_POWER_ADC_POWERUP_SHIFT		0x6
// 5
#define SGTL5000_DIG_POWER_DAC_POWERUP_MASK			0x20     //1=Enable, 0=disable the DAC block, both analog and digital
#define SGTL5000_DIG_POWER_DAC_POWERUP_SHIFT		0x5
// 4
#define SGTL5000_DIG_POWER_DAP_POWERUP_MASK			0x10     //1=Enable, 0=disable the DAP block
#define SGTL5000_DIG_POWER_DAP_POWERUP_SHIFT		0x4
// 1
#define SGTL5000_DIG_POWER_I2S_OUT_POWERUP_MASK		0x2      //1=Enable, 0=disable the I2S data output
#define SGTL5000_DIG_POWER_I2S_OUT_POWERUP_SHIFT	0x1
// 0
#define SGTL5000_DIG_POWER_I2S_IN_POWERUP_MASK		0x1      //1=Enable, 0=disable the I2S data input
#define SGTL5000_DIG_POWER_I2S_IN_POWERUP_SHIFT		0x0


#define SGTL5000_CLK_CTRL					0x0004
// 5:4
#define SGTL5000_CLK_CTRL_RATE_MODE_MASK	0x30   //Sets the sample rate mode. MCLK_FREQ is still specified
#define SGTL5000_CLK_CTRL_RATE_MODE_SHIFT	0x4
//          relative to the rate in SYS_FS
//              0x0 = SYS_FS specifies the rate
//              0x1 = Rate is 1/2 of the SYS_FS rate
//              0x2 = Rate is 1/4 of the SYS_FS rate
//              0x3 = Rate is 1/6 of the SYS_FS rate
// 3:2
#define SGTL5000_CLK_CTRL_SYS_FS_MASK		0xC      //Sets the internal system sample rate (default=2)
#define SGTL5000_CLK_CTRL_SYS_FS_SHIFT		0x2
//              0x0 = 32 kHz
//              0x1 = 44.1 kHz
//              0x2 = 48 kHz
//              0x3 = 96 kHz
// 1:0
#define SGTL5000_CLK_CTRL_MCLK_FREQ_MASK	0x3   //Identifies incoming SYS_MCLK frequency and if the PLL should be used
#define SGTL5000_CLK_CTRL_MCLK_FREQ_SHIFT	0x0
//              0x0 = 256*Fs
//              0x1 = 384*Fs
//              0x2 = 512*Fs
//              0x3 = Use PLL
//              The 0x3 (Use PLL) setting must be used if the SYS_MCLK is not
//              a standard multiple of Fs (256, 384, or 512). This setting can
//              also be used if SYS_MCLK is a standard multiple of Fs.
//              Before this field is set to 0x3 (Use PLL), the PLL must be
//              powered up by setting CHIP_ANA_POWER->PLL_POWERUP and
//              CHIP_ANA_POWER->VCOAMP_POWERUP.  Also, the PLL dividers must
//              be calculated based on the external MCLK rate and
//              CHIP_PLL_CTRL register must be set (see CHIP_PLL_CTRL register
//              description details on how to calculate the divisors).

#define SGTL5000_I2S_CTRL					0x0006
// 8
#define SGTL5000_I2S_CTRL_SCLKFREQ_MASK		0x100    //Sets frequency of I2S_SCLK when in master mode (MS=1). When in slave
#define SGTL5000_I2S_CTRL_SCLKFREQ_SHIFT	0x8
//          mode (MS=0), this field must be set appropriately to match SCLK input
//          rate.
//              0x0 = 64Fs
//              0x1 = 32Fs - Not supported for RJ mode (I2S_MODE = 1)
// 7
#define SGTL5000_I2S_CTRL_MS_MASK			0x80      //Configures master or slave of I2S_LRCLK and I2S_SCLK.
#define SGTL5000_I2S_CTRL_MS_SHIFT			0x0
//              0x0 = Slave: I2S_LRCLK an I2S_SCLK are inputs
//              0x1 = Master: I2S_LRCLK and I2S_SCLK are outputs
//              NOTE: If the PLL is used (CHIP_CLK_CTRL->MCLK_FREQ==0x3),
//              the SGTL5000 must be a master of the I2S port (MS==1)
// 6
#define SGTL5000_I2S_CTRL_SCLK_INV_MASK		0x40    //Sets the edge that data (input and output) is clocked in on for I2S_SCLK
#define SGTL5000_I2S_CTRL_SCLK_INV_SHIFT	0x0
//              0x0 = data is valid on rising edge of I2S_SCLK
//              0x1 = data is valid on falling edge of I2S_SCLK
// 5:4
#define SGTL5000_I2S_CTRL_DLEN_MASK			0x30                      //I2S data length (default=1)
#define SGTL5000_I2S_CTRL_DLEN_SHIFT		0x4
//              0x0 = 32 bits (only valid when SCLKFREQ=0),
//                  not valid for Right Justified Mode
//              0x1 = 24 bits (only valid when SCLKFREQ=0)
//              0x2 = 20 bits
//              0x3 = 16 bits
// 3:2
#define SGTL5000_I2S_CTRL_MODE_MASK			0x0C     //Sets the mode for the I2S port
#define SGTL5000_I2S_CTRL_MODE_SHIFT		0x0
//              0x0 = I2S mode or Left Justified (Use LRALIGN to select)
//              0x1 = Right Justified Mode
//              0x2 = PCM Format A/B
//              0x3 = RESERVED
// 1
#define SGTL5000_I2S_CTRL_LRALIGN_MASK		0x02    //I2S_LRCLK Alignment to data word. Not used for Right Justified mode
#define SGTL5000_I2S_CTRL_LRALIGN_SHIFT		0x1
//              0x0 = Data word starts 1 I2S_SCLK delay after I2S_LRCLK
//                  transition (I2S format, PCM format A)
//              0x1 = Data word starts after I2S_LRCLK transition (left
//                  justified format, PCM format B)
// 0
#define SGTL5000_I2S_CTRL_LRPOL_MASK		0x01       //I2S_LRCLK Polarity when data is presented.
#define SGTL5000_I2S_CTRL_LRPOL_SHIFT		0x0
//              0x0 = I2S_LRCLK = 0 - Left, 1 - Right
//              1x0 = I2S_LRCLK = 0 - Right, 1 - Left
//              The left subframe should be presented first regardless of
//              the setting of LRPOL.

#define SGTL5000_SSS_CTRL					0x000A
// 14
#define SGTL5000_SSS_CTRL_DAP_MIX_LRSWAP_MASK	0x4000  //DAP Mixer Input Swap
#define SGTL5000_SSS_CTRL_DAP_MIX_LRSWAP_SHIFT  0xE
//              0x0 = Normal Operation
//              0x1 = Left and Right channels for the DAP MIXER Input are swapped.
// 13
#define SGTL5000_SSS_CTRL_DAP_LRSWAP_MASK		0x2000  //DAP Mixer Input Swap
#define SGTL5000_SSS_CTRL_DAP_LRSWAP_SHIFT		0xD
//              0x0 = Normal Operation
//              0x1 = Left and Right channels for the DAP Input are swapped
// 12
#define SGTL5000_SSS_CTRL_DAC_LRSWAP_MASK		0x1000  //DAC Input Swap
#define SGTL5000_SSS_CTRL_DAC_LRSWAP_SHIFT		0xC
//              0x0 = Normal Operation
//              0x1 = Left and Right channels for the DAC are swapped
// 10
#define SGTL5000_SSS_CTRL_I2S_LRSWAP_MASK		0x400  //I2S_DOUT Swap
#define SGTL5000_SSS_CTRL_I2S_LRSWAP_SHIFT		0xA
//              0x0 = Normal Operation
//              0x1 = Left and Right channels for the I2S_DOUT are swapped
// 9:8
#define SGTL5000_SSS_CTRL_DAP_MIX_SELECT_MASK       0x300  //Select data source for DAP mixer
#define SGTL5000_SSS_CTRL_DAP_MIX_SELECT_SHIFT      0x8
//              0x0 = ADC
//              0x1 = I2S_IN
//              0x2 = Reserved
//              0x3 = Reserved
// 7:6
#define SGTL5000_SSS_CTRL_DAP_SELECT_MASK           0xC0  //Select data source for DAP
#define SGTL5000_SSS_CTRL_DAP_SELECT_SHIFT          0x6
//              0x0 = ADC
//              0x1 = I2S_IN
//              0x2 = Reserved
//              0x3 = Reserved
// 5:4
#define SGTL5000_SSS_CTRL_DAC_SELECT_MASK           0x30  //Select data source for DAC (default=1)
#define SGTL5000_SSS_CTRL_DAC_SELECT_SHIFT          0x4
//              0x0 = ADC
//              0x1 = I2S_IN
//              0x2 = Reserved
//              0x3 = DAP
// 1:0
#define SGTL5000_SSS_CTRL_I2S_SELECT_MASK           0x3  //Select data source for I2S_DOUT
#define SGTL5000_SSS_CTRL_I2S_SELECT_SHIFT          0x0
//              0x0 = ADC
//              0x1 = I2S_IN
//              0x2 = Reserved
//              0x3 = DAP


#define SGTL5000_ADCDAC_CTRL						0x000E
// 13
#define SGTL5000_ADCDAC_CTRL_VOL_BUSY_DAC_RIGHT_MASK    0x2000 //Volume Busy DAC Right
#define SGTL5000_ADCDAC_CTRL_VOL_BUSY_DAC_RIGHT_SHIFT   0xD
//              0x0 = Ready
//              0x1 = Busy - This indicates the channel has not reached its
//                  programmed volume/mute level
// 12
#define SGTL5000_ADCDAC_CTRL_VOL_BUSY_DAC_LEFT_MASK     0x1000  //Volume Busy DAC Left
#define SGTL5000_ADCDAC_CTRL_VOL_BUSY_DAC_LEFT_SHIFT    0xC
//              0x0 = Ready
//              0x1 = Busy - This indicates the channel has not reached its
//                  programmed volume/mute level
// 9
#define SGTL5000_ADCDAC_CTRL_VOL_RAMP_EN_MASK           0x200 //Volume Ramp Enable (default=1)
#define SGTL5000_ADCDAC_CTRL_VOL_RAMP_EN_SHIFT			0x9
//              0x0 = Disables volume ramp. New volume settings take immediate
//                  effect without a ramp
//              0x1 = Enables volume ramp
//              This field affects DAC_VOL. The volume ramp effects both
//              volume settings and mute When set to 1 a soft mute is enabled.
// 8
#define SGTL5000_ADCDAC_CTRL_VOL_EXPO_RAMP_MASK         0x100   //Exponential Volume Ramp Enable
#define SGTL5000_ADCDAC_CTRL_VOL_EXPO_RAMP_SHIFT		0x8
//              0x0 = Linear ramp over top 4 volume octaves
//              0x1 = Exponential ramp over full volume range
//              This bit only takes effect if VOL_RAMP_EN is 1.
// 3
#define SGTL5000_ADCDAC_CTRL_DAC_MUTE_RIGHT_MASK        0x8  //DAC Right Mute (default=1)
#define SGTL5000_ADCDAC_CTRL_DAC_MUTE_RIGHT_SHIFT		0x3
//              0x0 = Unmute
//              0x1 = Muted
//              If VOL_RAMP_EN = 1, this is a soft mute.
// 2
#define SGTL5000_ADCDAC_CTRL_DAC_MUTE_LEFT_MASK         0x4   //DAC Left Mute (default=1)
#define SGTL5000_ADCDAC_CTRL_DAC_MUTE_LEFT_SHIFT		0x2
//              0x0 = Unmute
//              0x1 = Muted
//              If VOL_RAMP_EN = 1, this is a soft mute.
// 1
#define SGTL5000_ADCDAC_CTRL_ADC_HPF_FREEZE_MASK        0x2  //ADC High Pass Filter Freeze
#define SGTL5000_ADCDAC_CTRL_ADC_HPF_FREEZE_SHIFT		0x1
//              0x0 = Normal operation
//              0x1 = Freeze the ADC high-pass filter offset register.  The
//              offset continues to be subtracted from the ADC data stream.
// 0
#define SGTL5000_ADCDAC_CTRL_ADC_HPF_BYPASS_MASK        0x1  //ADC High Pass Filter Bypass
#define SGTL5000_ADCDAC_CTRL_ADC_HPF_BYPASS_SHIFT		0x0
//              0x0 = Normal operation
//              0x1 = Bypassed and offset not updated


#define SGTL5000_DAC_VOL						0x0010
//15:8
#define SGTL5000_DAC_VOL_DAC_VOL_RIGHT_MASK           0xFF00  //DAC Right Channel Volume.  Set the Right channel DAC volume
#define SGTL5000_DAC_VOL_DAC_VOL_RIGHT_SHIFT          0x8
//          with 0.5017 dB steps from 0 to -90 dB
//              0x3B and less = Reserved
//              0x3C = 0 dB
//              0x3D = -0.5 dB
//              0xF0 = -90 dB
//              0xFC and greater = Muted
//              If VOL_RAMP_EN = 1, there is an automatic ramp to the
//              new volume setting.
// 7:0
#define SGTL5000_DAC_VOL_DAC_VOL_LEFT_MASK            0x00FF  //DAC Left Channel Volume.  Set the Left channel DAC volume
#define SGTL5000_DAC_VOL_DAC_VOL_LEFT_SHIFT           0x0
//          with 0.5017 dB steps from 0 to -90 dB
//              0x3B and less = Reserved
//              0x3C = 0 dB
//              0x3D = -0.5 dB
//              0xF0 = -90 dB
//              0xFC and greater = Muted
//              If VOL_RAMP_EN = 1, there is an automatic ramp to the
//              new volume setting.


#define SGTL5000_PAD_STRENGTH					0x0014
// 9:8
#define SGTL5000_PAD_STRENGTH_I2S_LRCLK_MASK    0x300   //I2S LRCLK Pad Drive Strength (default=1)
#define SGTL5000_PAD_STRENGTH_I2S_LRCLK_SHIFT   0x8
//              Sets drive strength for output pads per the table below.
//               VDDIO    1.8 V     2.5 V     3.3 V
//              0x0 = Disable
//              0x1 =     1.66 mA   2.87 mA   4.02 mA
//              0x2 =     3.33 mA   5.74 mA   8.03 mA
//              0x3 =     4.99 mA   8.61 mA   12.05 mA
// 7:6
#define SGTL5000_PAD_STRENGTH_I2S_SCLK_MASK     0xC0    //I2S SCLK Pad Drive Strength (default=1)
#define SGTL5000_PAD_STRENGTH_I2S_SCLK_SHIFT    0x6
// 5:4
#define SGTL5000_PAD_STRENGTH_I2S_DOUT_MASK     0x30    //I2S DOUT Pad Drive Strength (default=1)
#define SGTL5000_PAD_STRENGTH_I2S_DOUT_SHIFT    0x4
// 3:2
#define SGTL5000_PAD_STRENGTH_CTRL_DATA_MASK    0xC   //I2C DATA Pad Drive Strength (default=3)
#define SGTL5000_PAD_STRENGTH_CTRL_DATA_SHIFT   0x2
// 1:0
#define SGTL5000_PAD_STRENGTH_CTRL_CLK_MASK     0x3    //I2C CLK Pad Drive Strength (default=3)
#define SGTL5000_PAD_STRENGTH_CTRL_CLK_SHIFT    0x0
//              (all use same table as I2S_LRCLK)


#define SGTL5000_ANA_ADC_CTRL					0x0020
// 8
#define SGTL5000_ANA_ADC_CTRL_ADC_VOL_M6DB_MASK     0x100    //ADC Volume Range Reduction
#define SGTL5000_ANA_ADC_CTRL_ADC_VOL_M6DB_SHIFT    0x8
//              This bit shifts both right and left analog ADC volume
//              range down by 6.0 dB.
//              0x0 = No change in ADC range
//              0x1 = ADC range reduced by 6.0 dB
// 7:4
#define SGTL5000_ANA_ADC_CTRL_ADC_VOL_RIGHT_MASK    0xF0   //ADC Right Channel Volume
#define SGTL5000_ANA_ADC_CTRL_ADC_VOL_RIGHT_SHIFT   0x4
//              Right channel analog ADC volume control in 1.5 dB steps.
//              0x0 = 0 dB
//              0x1 = +1.5 dB
//              ...
//              0xF = +22.5 dB
//              This range is -6.0 dB to +16.5 dB if ADC_VOL_M6DB is set to 1.
// 3:0
#define SGTL5000_ANA_ADC_CTRL_ADC_VOL_LEFT_MASK     0xF    //ADC Left Channel Volume
#define SGTL5000_ANA_ADC_CTRL_ADC_VOL_LEFT_SHIFT    0x0
//              (same scale as ADC_VOL_RIGHT)


#define SGTL5000_ANA_HP_CTRL						0x0022
// 14:8
#define SGTL5000_ANA_HP_CTRL_HP_VOL_RIGHT_MASK		0x7F00      //Headphone Right Channel Volume  (default 0x18)
#define SGTL5000_ANA_HP_CTRL_HP_VOL_RIGHT_SHIFT		0x8
//              Right channel headphone volume control with 0.5 dB steps.
//              0x00 = +12 dB
//              0x01 = +11.5 dB
//              0x18 = 0 dB
//              ...
//              0x7F = -51.5 dB
// 6:0
#define SGTL5000_ANA_HP_CTRL_HP_VOL_LEFT_MASK		0x7F        //Headphone Left Channel Volume  (default 0x18)
#define SGTL5000_ANA_HP_CTRL_HP_VOL_LEFT_SHIFT		0x0
//              (same scale as HP_VOL_RIGHT)

#define SGTL5000_ANA_CTRL					0x0024
// 8
#define SGTL5000_ANA_CTRL_MUTE_LO_MASK      0x100     //LINEOUT Mute, 0 = Unmute, 1 = Mute  (default 1)
#define SGTL5000_ANA_CTRL_MUTE_LO_SHIFT		0x8
// 6
#define SGTL5000_ANA_CTRL_SELECT_HP_MASK    0x40   //Select the headphone input, 0 = DAC, 1 = LINEIN
#define SGTL5000_ANA_CTRL_SELECT_HP_SHIFT   0x6
// 5
#define SGTL5000_ANA_CTRL_EN_ZCD_HP_MASK    0x20   //Enable the headphone zero cross detector (ZCD)
#define SGTL5000_ANA_CTRL_EN_ZCD_HP_SHIFT   0x5
//              0x0 = HP ZCD disabled
//              0x1 = HP ZCD enabled
// 4
#define SGTL5000_ANA_CTRL_MUTE_HP_MASK      0x10            //Mute the headphone outputs, 0 = Unmute, 1 = Mute (default)
#define SGTL5000_ANA_CTRL_MUTE_HP_SHIFT		0x4
// 2
#define SGTL5000_ANA_CTRL_SELECT_ADC_MASK   0x4  //Select the ADC input, 0 = Microphone, 1 = LINEIN
#define SGTL5000_ANA_CTRL_SELECT_ADC_SHIFT  0x2
// 1
#define SGTL5000_ANA_CTRL_EN_ZCD_ADC_MASK   0x2  //Enable the ADC analog zero cross detector (ZCD)
#define SGTL5000_ANA_CTRL_EN_ZCD_ADC_SHIFT  0x1
//              0x0 = ADC ZCD disabled
//              0x1 = ADC ZCD enabled
// 0
#define SGTL5000_ANA_CTRL_MUTE_ADC_MASK     0x1    //Mute the ADC analog volume, 0 = Unmute, 1 = Mute (default)
#define SGTL5000_ANA_CTRL_MUTE_ADC_SHIFT    0x0

#define SGTL5000_LINREG_CTRL                0x0026
// 6
#define SGTL5000_LINREG_CTRL_VDDC_MAN_ASSN_MASK     0x40   //Determines chargepump source when VDDC_ASSN_OVRD is set.
#define SGTL5000_LINREG_CTRL_VDDC_MAN_ASSN_SHIFT    0x6
//              0x0 = VDDA
//              0x1 = VDDIO
// 5
#define SGTL5000_LINREG_CTRL_VDDC_ASSN_OVRD_MASK    0x20  //Charge pump Source Assignment Override
#define SGTL5000_LINREG_CTRL_VDDC_ASSN_OVRD_SHIFT   0x5
//              0x0 = Charge pump source is automatically assigned based
//                  on higher of VDDA and VDDIO
//              0x1 = the source of charge pump is manually assigned by
//                  VDDC_MAN_ASSN If VDDIO and VDDA are both the same
//                  and greater than 3.1 V, VDDC_ASSN_OVRD and
//                  VDDC_MAN_ASSN should be used to manually assign
//                  VDDIO as the source for charge pump.
// 3:0
#define SGTL5000_LINREG_CTRL_D_PROGRAMMING_MASK     0xF   //Sets the VDDD linear regulator output voltage in 50 mV steps.
#define SGTL5000_LINREG_CTRL_D_PROGRAMMING_SHIFT    0x0
//          Must clear the LINREG_SIMPLE_POWERUP and STARTUP_POWERUP bits
//          in the 0x0030 (CHIP_ANA_POWER) register after power-up, for
//          this setting to produce the proper VDDD voltage.
//              0x0 = 1.60
//              0xF = 0.85


#define SGTL5000_REF_CTRL           0x0028 // bandgap reference bias voltage and currents
// 8:4
#define SGTL5000_REF_CTRL_VAG_VAL_MASK      0x1F0  //Analog Ground Voltage Control
#define SGTL5000_REF_CTRL_VAG_VAL_SHIFT     0x4
//              These bits control the analog ground voltage in 25 mV steps.
//              This should usually be set to VDDA/2 or lower for best
//              performance (maximum output swing at minimum THD). This VAG
//              reference is also used for the DAC and ADC voltage reference.
//              So changing this voltage scales the output swing of the DAC
//              and the output signal of the ADC.
//              0x00 = 0.800 V
//              0x1F = 1.575 V
// 3:1
#define SGTL5000_REF_CTRL_BIAS_CTRL_MASK    0xE   //Bias control
#define SGTL5000_REF_CTRL_BIAS_CTRL_SHIFT   0x1        
//              These bits adjust the bias currents for all of the analog
//              blocks. By lowering the bias current a lower quiescent power
//              is achieved. It should be noted that this mode can affect
//              performance by 3-4 dB.
//              0x0 = Nominal
//              0x1-0x3=+12.5%
//              0x4=-12.5%
//              0x5=-25%
//              0x6=-37.5%
//              0x7=-50%
// 0
#define SGTL5000_REF_CTRL_SMALL_POP_MASK    0x1   //VAG Ramp Control
#define SGTL5000_REF_CTRL_SMALL_POP_SHIFT   0x0
//              Setting this bit slows down the VAG ramp from ~200 to ~400 ms
//              to reduce the startup pop, but increases the turn on/off time.
//              0x0 = Normal VAG ramp
//              0x1 = Slow down VAG ramp


#define SGTL5000_MIC_CTRL			0x002A // microphone gain & internal microphone bias
// 9:8
#define SGTL5000_MIC_CTRL_BIAS_RESISTOR_MASK    0x300   //MIC Bias Output Impedance Adjustment
#define SGTL5000_MIC_CTRL_BIAS_RESISTOR_SHIFT   0x8
//              Controls an adjustable output impedance for the microphone bias.
//              If this is set to zero the micbias block is powered off and
//              the output is highZ.
//              0x0 = Powered off
//              0x1 = 2.0 kohm
//              0x2 = 4.0 kohm
//              0x3 = 8.0 kohm
// 6:4
#define SGTL5000_MIC_CTRL_BIAS_VOLT_MASK        0x70   //MIC Bias Voltage Adjustment
#define SGTL5000_MIC_CTRL_BIAS_VOLT_SHIFT       0x4
//              Controls an adjustable bias voltage for the microphone bias
//              amp in 250 mV steps. This bias voltage setting should be no
//              more than VDDA-200 mV for adequate power supply rejection.
//              0x0 = 1.25 V
//              ...
//              0x7 = 3.00 V
// 1:0
#define SGTL5000_MIC_CTRL_GAIN_MASK             0x3        //MIC Amplifier Gain
#define SGTL5000_MIC_CTRL_GAIN_SHIFT            0x0
//              Sets the microphone amplifier gain. At 0 dB setting the THD
//              can be slightly higher than other paths- typically around
//              ~65 dB. At other gain settings the THD are better.
//              0x0 = 0 dB
//              0x1 = +20 dB
//              0x2 = +30 dB
//              0x3 = +40 dB


#define SGTL5000_LINE_OUT_CTRL      0x002C
// 11:8
#define SGTL5000_LINE_OUT_CTRL_OUT_CURRENT_MASK     0xF00 //Controls the output bias current for the LINEOUT amplifiers.  The
#define SGTL5000_LINE_OUT_CTRL_OUT_CURRENT_SHIFT    0x8
//          nominal recommended setting for a 10 kohm load with 1.0 nF load cap
//          is 0x3. There are only 5 valid settings.
//              0x0=0.18 mA
//              0x1=0.27 mA
//              0x3=0.36 mA
//              0x7=0.45 mA
//              0xF=0.54 mA
// 5:0
#define SGTL5000_LINE_OUT_CTRL_LO_VAGCNTRL_MASK     0x3F //LINEOUT Amplifier Analog Ground Voltage
#define SGTL5000_LINE_OUT_CTRL_LO_VAGCNTRL_SHIFT    0x0
//              Controls the analog ground voltage for the LINEOUT amplifiers
//              in 25 mV steps. This should usually be set to VDDIO/2.
//              0x00 = 0.800 V
//              ...
//              0x1F = 1.575 V
//              ...
//              0x23 = 1.675 V
//              0x24-0x3F are invalid


#define SGTL5000_LINE_OUT_VOL       0x002E
// 12:8
#define SGTL5000_LINE_OUT_VOL_LO_VOL_RIGHT_MASK            0x1F00      //LINEOUT Right Channel Volume (default=4)
#define SGTL5000_LINE_OUT_VOL_LO_VOL_RIGHT_SHIFT            0x8
//              Controls the right channel LINEOUT volume in 0.5 dB steps.
//              Higher codes have more attenuation.
// 4:0
#define SGTL5000_LINE_OUT_VOL_LO_VOL_LEFT_MASK             0x001F      //LINEOUT Left Channel Output Level (default=4)
#define SGTL5000_LINE_OUT_VOL_LO_VOL_LEFT_SHIFT             0x0
//              Used to normalize the output level of the left line output
//              to full scale based on the values used to set
//              LINE_OUT_CTRL->LO_VAGCNTRL and CHIP_REF_CTRL->VAG_VAL.
//              In general this field should be set to:
//              40*log((VAG_VAL)/(LO_VAGCNTRL)) + 15
//              Suggested values based on typical VDDIO and VDDA voltages.
//                  VDDA  VAG_VAL VDDIO  LO_VAGCNTRL LO_VOL_*
//                  1.8 V    0.9   3.3 V     1.55      0x06
//                  1.8 V    0.9   1.8 V      0.9      0x0F
//                  3.3 V   1.55   1.8 V      0.9      0x19
//                  3.3 V   1.55   3.3 V     1.55      0x0F
//              After setting to the nominal voltage, this field can be used
//              to adjust the output level in +/-0.5 dB increments by using
//              values higher or lower than the nominal setting.


#define SGTL5000_ANA_POWER          0x0030 // power down controls for the analog blocks.
// The only other power-down controls are BIAS_RESISTOR in the MIC_CTRL register
//  and the EN_ZCD control bits in ANA_CTRL.
// 14
#define SGTL5000_ANA_POWER_DAC_MONO_MASK            0x4000    //While DAC_POWERUP is set, this allows the DAC to be put into left only
#define SGTL5000_ANA_POWER_DAC_MONO_SHIFT			0xE
//              mono operation for power savings. 0=mono, 1=stereo (default)
// 13
#define SGTL5000_ANA_POWER_LINREG_SIMPLE_POWERUP_MASK   0x2000  //Power up the simple (low power) digital supply regulator.
#define SGTL5000_ANA_POWER_LINREG_SIMPLE_POWERUP_SHIFT  0xD
//              After reset, this bit can be cleared IF VDDD is driven
//              externally OR the primary digital linreg is enabled with
//              LINREG_D_POWERUP
// 12
#define SGTL5000_ANA_POWER_STARTUP_POWERUP_MASK         0x1000 //Power up the circuitry needed during the power up ramp and reset.
#define SGTL5000_ANA_POWER_STARTUP_POWERUP_SHIFT		0xC
//              After reset this bit can be cleared if VDDD is coming from
//              an external source.
// 11
#define SGTL5000_ANA_POWER_VDDC_CHRGPMP_POWERUP_MASK    0x800 //Power up the VDDC charge pump block. If neither VDDA or VDDIO
#define SGTL5000_ANA_POWER_VDDC_CHRGPMP_POWERUP_SHIFT   0xB
//              is 3.0 V or larger this bit should be cleared before analog
//              blocks are powered up.
// 10
#define SGTL5000_ANA_POWER_PLL_POWERUP_MASK             0x400 //PLL Power Up, 0 = Power down, 1 = Power up
#define SGTL5000_ANA_POWER_PLL_POWERUP_SHIFT			0xA
//              When cleared, the PLL is turned off. This must be set before
//              CHIP_CLK_CTRL->MCLK_FREQ is programmed to 0x3. The
//              CHIP_PLL_CTRL register must be configured correctly before
//              setting this bit.
// 9
#define SGTL5000_ANA_POWER_LINREG_D_POWERUP_MASK        0x200 //Power up the primary VDDD linear regulator, 0 = Power down, 1 = Power up
#define SGTL5000_ANA_POWER_LINREG_D_POWERUP_SHIFT		0x9
// 8
#define SGTL5000_ANA_POWER_VCOAMP_POWERUP_MASK          0x100  //Power up the PLL VCO amplifier, 0 = Power down, 1 = Power up
#define SGTL5000_ANA_POWER_VCOAMP_POWERUP_SHIFT			0x8
// 7
#define SGTL5000_ANA_POWER_VAG_POWERUP_MASK             0x80 //Power up the VAG reference buffer.
#define SGTL5000_ANA_POWER_VAG_POWERUP_SHIFT			0x7
//              Setting this bit starts the power up ramp for the headphone
//              and LINEOUT. The headphone (and/or LINEOUT) powerup should
//              be set BEFORE clearing this bit. When this bit is cleared
//              the power-down ramp is started. The headphone (and/or LINEOUT)
//              powerup should stay set until the VAG is fully ramped down
//              (200 to 400 ms after clearing this bit).
//              0x0 = Power down, 0x1 = Power up
// 6
#define SGTL5000_ANA_POWER_ADC_MONO_MASK                0x40    //While ADC_POWERUP is set, this allows the ADC to be put into left only
#define SGTL5000_ANA_POWER_ADC_MONO_SHIFT				0x6
//              mono operation for power savings. This mode is useful when
//              only using the microphone input.
//              0x0 = Mono (left only), 0x1 = Stereo
// 5
#define SGTL5000_ANA_POWER_REFTOP_POWERUP_MASK          0x20  //Power up the reference bias currents
#define SGTL5000_ANA_POWER_REFTOP_POWERUP_SHIFT			0x5
//              0x0 = Power down, 0x1 = Power up
//              This bit can be cleared when the part is a sleep state
//              to minimize analog power.
// 4
#define SGTL5000_ANA_POWER_HEADPHONE_POWERUP_MASK       0x10 //Power up the headphone amplifiers
#define SGTL5000_ANA_POWER_HEADPHONE_POWERUP_SHIFT		0x4
//              0x0 = Power down, 0x1 = Power up
// 3
#define SGTL5000_ANA_POWER_DAC_POWERUP_MASK             0x8 //Power up the DACs
#define SGTL5000_ANA_POWER_DAC_POWERUP_SHIFT			0x3
//              0x0 = Power down, 0x1 = Power up
// 2
#define SGTL5000_ANA_POWER_CAPLESS_HEADPHONE_POWERUP_MASK   0x4 //Power up the capless headphone mode
#define SGTL5000_ANA_POWER_CAPLESS_HEADPHONE_POWERUP_SHIFT  0x2
//              0x0 = Power down, 0x1 = Power up
// 1
#define SGTL5000_ANA_POWER_ADC_POWERUP_MASK                 0x2 //Power up the ADCs
#define SGTL5000_ANA_POWER_ADC_POWERUP_SHIFT                0x1
//              0x0 = Power down, 0x1 = Power up
// 0
#define SGTL5000_ANA_POWER_LINEOUT_POWERUP_MASK             0x1 //Power up the LINEOUT amplifiers
#define SGTL5000_ANA_POWER_LINEOUT_POWERUP_SHIFT			0x0
//              0x0 = Power down, 0x1 = Power up


#define SGTL5000_PLL_CTRL						0x0032
// 15:11
#define SGTL5000_PLL_CTRL_INT_DIVISOR_MASK      0xF800
#define SGTL5000_PLL_CTRL_INT_DIVISOR_SHIFT     0xB
// 10:0
#define SGTL5000_PLL_CTRL_FRAC_DIVISOR_MASK     0x7FF
#define SGTL5000_PLL_CTRL_FRAC_DIVISOR_SHIFT    0x0


#define SGTL5000_CLK_TOP_CTRL					0x0034
// 11
#define SGTL5000_CLK_TOP_CTRL_ENABLE_INT_OSC_MASK		0x800  //Setting this bit enables an internal oscillator to be used for the
#define SGTL5000_CLK_TOP_CTRL_ENABLE_INT_OSC_SHIFT		0xB
//              zero cross detectors, the short detect recovery, and the
//              charge pump. This allows the I2S clock to be shut off while
//              still operating an analog signal path. This bit can be kept
//              on when the I2S clock is enabled, but the I2S clock is more
//              accurate so it is preferred to clear this bit when I2S is present.
// 3
#define SGTL5000_CLK_TOP_CTRL_INPUT_FREQ_DIV2_MASK		0x8 //SYS_MCLK divider before PLL input
#define SGTL5000_CLK_TOP_CTRL_INPUT_FREQ_DIV2_SHIFT		0x3
//              0x0 = pass through
//              0x1 = SYS_MCLK is divided by 2 before entering PLL
//              This must be set when the input clock is above 17 Mhz. This
//              has no effect when the PLL is powered down.


#define SGTL5000_ANA_STATUS						0x0036
// 9
#define SGTL5000_ANA_STATUS_LRSHORT_STS_MASK    0x200 //This bit is high whenever a short is detected on the left or right
#define SGTL5000_ANA_STATUS_LRSHORT_STS_SHIFT   0x9
//              channel headphone drivers.
// 8
#define SGTL5000_ANA_STATUS_CSHORT_STS_MASK     0x100  //This bit is high whenever a short is detected on the capless headphone
#define SGTL5000_ANA_STATUS_CSHORT_STS_SHIFT    0x8
//              common/center channel driver.
// 4
#define SGTL5000_ANA_STATUS_PLL_IS_LOCKED_MASK  0x10   //This bit goes high after the PLL is locked.
#define SGTL5000_ANA_STATUS_PLL_IS_LOCKED_SHIFT 0x4


#define SGTL5000_ANA_TEST1          0x0038 //  intended only for debug.
#define SGTL5000_ANA_TEST2          0x003A //  intended only for debug.
//14
#define SGTL5000_ANA_TEST2_LINEOUT_TO_VDDA_MASK			0x4000	// Changes the LINEOUT amplifier power supply from VDDIO to VDDA. Typically
																// LINEOUT should be on the higher power supply. This bit is useful when VDDA is
																// ~3.3 V and VDDIO is ~1.8 V.
//13
#define SGTL5000_ANA_TEST2_SPARE_MASK					0x2000	// Spare registers to analog
//12
#define SGTL5000_ANA_TEST2_MONOMODE_DAC_MASK			0x1000	// Copy the left channel DAC data to the right channel. This allows both left and right to
																// play from MONO dac data.
//11
#define SGTL5000_ANA_TEST2_VCO_TUNE_AGAIN_MASK			0x800	// When toggled high then low forces the PLL VCO to retune the number of inverters in
																// the ring oscillator loop.
//10
#define SGTL5000_ANA_TEST2_LO_PASS_MASTERVAG_MASK		0x400	// Tie the main analog VAG to the LINEOUT VAG. This can improve SNR for the
																// LINEOUT when both are the same voltage.
//9
#define SGTL5000_ANA_TEST2_INVERT_DAC_SAMPLE_CLOCK_MASK			0x200	// Change the clock edge used for the DAC output sampling.
//8
#define SGTL5000_ANA_TEST2_INVERT_DAC_DATA_TIMING_MASK			0x100	// Change the clock edge used for the digital to analog DAC data crossing.
//7
#define SGTL5000_ANA_TEST2_DAC_EXTEND_RTZ_MASK			0x80	// Extend the return-to-zero time for the DAC.
//6
#define SGTL5000_ANA_TEST2_DAC_DOUBLE_I_MASK			0x40	// Double the output current of the DAC amplifier when it is in classA mode.
//5
#define SGTL5000_ANA_TEST2_DAC_DIS_RTZ_MASK				0x20	// Turn off the return-to-zero in the DAC. In mode cases, this hurts the SNDR of the DAC.
//4
#define SGTL5000_ANA_TEST2_DAC_CLASSA_MASK				0x10	// Turn off the classAB mode in the DAC amplifier. This mode should normally not be
																// used. The output current is not high enough to support a full scale signal in this mode.
//3
#define SGTL5000_ANA_TEST2_INVERT_ADC_SAMPLE_CLOCK_MASK			0x8	// Change the clock edge used for the ADC sampling.
//2
#define SGTL5000_ANA_TEST2_INVERT_ADC_DATA_TIMING_MASK			0x4	// Change the clock edge used for the analog to digital ADC data crossing
//1
#define SGTL5000_ANA_TEST2_ADC_LESSI_MASK				0x2		// Drops ADC bias currents by 20%
//0
#define SGTL5000_ANA_TEST2_ADC_DITHEROFF_MASK           0x1     // Turns off the ADC dithering.


#define SGTL5000_SHORT_CTRL         0x003C
// 14:12
#define SGTL5000_SHORT_CTRL_LVLADJR_MASK    0x7000    //Right channel headphone short detector in 25 mA steps.
#define SGTL5000_SHORT_CTRL_LVLADJR_SHIFT   0xC
//              0x3=25 mA
//              0x2=50 mA
//              0x1=75 mA
//              0x0=100 mA
//              0x4=125 mA
//              0x5=150 mA
//              0x6=175 mA
//              0x7=200 mA
//              This trip point can vary by ~30% over process so leave plenty
//              of guard band to avoid false trips.  This short detect trip
//              point is also effected by the bias current adjustments made
//              by CHIP_REF_CTRL->BIAS_CTRL and by CHIP_ANA_TEST1->HP_IALL_ADJ.
// 10:8
#define SGTL5000_SHORT_CTRL_LVLADJL_MASK    0x700     //Left channel headphone short detector in 25 mA steps.
#define SGTL5000_SHORT_CTRL_LVLADJL_SHIFT   0x8
//              (same scale as LVLADJR)
// 6:4
#define SGTL5000_SHORT_CTRL_LVLADJC_MASK    0x70     //Capless headphone center channel short detector in 50 mA steps.
#define SGTL5000_SHORT_CTRL_LVLADJC_SHIFT   0x4
//              0x3=50 mA
//              0x2=100 mA
//              0x1=150 mA
//              0x0=200 mA
//              0x4=250 mA
//              0x5=300 mA
//              0x6=350 mA
//              0x7=400 mA
// 3:2
#define SGTL5000_SHORT_CTRL_MODE_LR_MASK    0xC     //Behavior of left/right short detection
#define SGTL5000_SHORT_CTRL_MODE_LR_SHIFT   0x2
//              0x0 = Disable short detector, reset short detect latch,
//                  software view non-latched short signal
//              0x1 = Enable short detector and reset the latch at timeout
//                  (every ~50 ms)
//              0x2 = This mode is not used/invalid
//              0x3 = Enable short detector with only manual reset (have
//                  to return to 0x0 to reset the latch)
// 1:0
#define SGTL5000_SHORT_CTRL_MODE_CM_MASK    0x3     //Behavior of capless headphone central short detection
#define SGTL5000_SHORT_CTRL_MODE_CM_SHIFT   0x0
//              (same settings as MODE_LR)


#define SGTL5000_DAP_CONTROL         0x0100
//4
#define SGTL5000_DAP_CONTROL_MIX_EN_MASK    0x10 //Enable/Disable the DAP mixer path
#define SGTL5000_DAP_CONTROL_MIX_EN_SHIFT   0x4
//              0x0 = Disable
//              0x1 = Enable
//              When enabled, DAP_EN must also be enabled to use the mixer.

//0
#define SGTL5000_DAP_CONTROL_DAP_EN_MASK    0x1 // Enable/Disable digital audio processing (DAP)
#define SGTL5000_DAP_CONTROL_DAP_EN_SHIFT   0x0
//              0x0 = Disable. When disabled, no audio passes through.
//              0x1 = Enable. When enabled, audio can pass through DAP even if none of the DAP
//              functions are enabled.

#define SGTL5000_DAP_PEQ             0x0102
//2:0
#define SGTL5000_DAP_PEQ_EN_MASK    0x7 //Set to Enable the PEQ filters
#define SGTL5000_DAP_PEQ_EN_SHIFT   0x0
//              0x0 = Disabled
//              0x1 = 1 Filter Enabled
//              0x2 = 2 Filters Enabled
//              .....
//              0x7 = Cascaded 7 Filters
//              DAP_AUDIO_EQ->EN bit must be set to 1 in order to enable the PEQ

#define SGTL5000_DAP_BASS_ENHANCE        0x0104
//8
#define SGTL5000_DAP_BASS_ENHANCE_BYPASS_HPF_MASK   0x100 // Bypass high pass filter
#define SGTL5000_DAP_BASS_ENHANCE_BYPASS_HPF_SHIFT  0x8
//              0x0 = Enable high pass filter
//              0x1 = Bypass high pass filter
//6:4
#define SGTL5000_DAP_BASS_ENHANCE_CUTOFF_MASK       0x70 //Set cut-off frequency
#define SGTL5000_DAP_BASS_ENHANCE_CUTOFF_SHIFT      0x4
//              0x0 = 80 Hz
//              0x1 = 100 Hz
//              0x2 = 125 Hz
//              0x3 = 150 Hz
//              0x4 = 175 Hz
//              0x5 = 200 Hz
//              0x6 = 225 Hz
//0
#define SGTL5000_DAP_BASS_ENHANCE_EN_MASK           0x1 //Enable/Disable Bass Enhance
#define SGTL5000_DAP_BASS_ENHANCE_EN_SHIFT			0x0
//              0x0 = Disable
//              0x1 = Enable


#define SGTL5000_DAP_BASS_ENHANCE_CTRL       0x0106
//13:8
#define  SGTL5000_DAP_BASS_ENHANCE_CTRL_LR_LEVEL_MASK   0x3F00  //Left/Right Mix Level Control
#define  SGTL5000_DAP_BASS_ENHANCE_CTRL_LR_LEVEL_SHIFT  0x8
//              0x00= +6.0 dB for Main Channel
//              ......
//              0x3F= Least L/R Channel Level
//6:0
#define SGTL5000_DAP_BASS_ENHANCE_BASS_LEVEL_MASK       0x7F //Bass Harmonic Level Control
#define SGTL5000_DAP_BASS_ENHANCE_BASS_LEVEL_SHIFT      0x0
//              0x00= Most Harmonic Boost
//              ......
//              0x7F=Least Harmonic Boost


#define SGTL5000_DAP_AUDIO_EQ            0x0108
//1:0
#define SGTL5000_DAP_AUDIO_EQ_EN_MASK   0x3 //Selects between PEQ/GEQ/Tone Control and Enables it.
#define SGTL5000_DAP_AUDIO_EQ_EN_SHIFT  0x0
//              0x0 = Disabled.
//              0x1 = Enable PEQ. NOTE: DAP_PEQ->EN bit must also be set to the desired number
//              of filters (bands) in order for the PEQ to be enabled.
//              0x2 = Enable Tone Control
//              0x3 = Enable 5 Band GEQ


#define SGTL5000_DAP_SGTL_SURROUND       0x010A
//6:4
#define SGTL5000_DAP_SGTL_SURROUND_WIDTH_CONTROL_MASK    0x70 //Freescale Surround Width Control - 
#define SGTL5000_DAP_SGTL_SURROUND_WIDTH_CONTROL_SHIFT   0x4
//              The width control changes the perceived width of
//              the sound field.
//              0x0 = Least Width
//              ......
//              0x7 = Most Width
//1:0
#define SGTL5000_DAP_SGTL_SURROUND_SELECT_MASK          0x3 //Freescale Surround Selection
#define SGTL5000_DAP_SGTL_SURROUND_SELECT_SHIFT         0x0
//              0x0 = Disabled
//              0x1 = Disabled
//              0x2 = Mono input Enable
//              0x3 = Stereo input Enable

#define SGTL5000_DAP_FILTER_COEF_ACCESS      0x010C
//8
#define SGTL5000_DAP_FILTER_COEF_ACCESS_WR_MASK     0x100 //    When set, the coefficients written in the ten coefficient data registers are loaded into
#define SGTL5000_DAP_FILTER_COEF_ACCESS_WR_SHIFT    0x8
//                                                              the filter specified by INDEX
//7:0
#define SGTL5000_DAP_FILTER_COEF_ACCESS_INDEX_MASK  0xFF //     Specifies the index for each of the seven bands of the filter coefficient that needs to be
#define SGTL5000_DAP_FILTER_COEF_ACCESS_INDEX_SHIFT 0x0
//              written to. Each filter has 5 coefficients that need to be loaded into the 10 coefficient
//              registers (MSB, LSB) before setting the index and WR bit.
//              Steps to write coefficients:
//              1. Write the five 20-bit coefficient values to DAP_COEF_WR_XX_MSB and
//              DAP_COEF_WR_XX_LSB registers (XX= B0,B1,B2,A1,A2)
//              2. Set INDEX of the coefficient from the table below.
//              3. Set the WR bit to load the coefficient.
//              NOTE: Steps 2 and 3 can be performed with a single write to
//              DAP_FILTER_COEF_ACCESS register.
//              Coefficient address:
//              Band 0 = 0x00
//              Band 1 = 0x01
//              Band 2 = 0x02
//              Band 3 = 0x03
//              Band 4 = 0x04
//              ...
//              Band 7 = 0x06

#define SGTL5000_DAP_COEF_WR_B0_MSB      0x010E
//15:0
#define SGTL5000_DAP_COEF_WR_B0_MSB_MS16BITS_MASK   0xFFFF  //  Most significant 16-bits of the 20-bit filter coefficient that needs to be written
#define SGTL5000_DAP_COEF_WR_B0_MSB_MS16BITS_SHIFT  0x0

#define SGTL5000_DAP_COEF_WR_B0_LSB      0x0110
//3:0
#define SGTL5000_DAP_COEF_WR_B0_LSB_LS4BITS_MASK 0xF // Least significant 4 bits of the 20-bit filter coefficient that needs to be written.
#define SGTL5000_DAP_COEF_WR_B0_LSB_LS4BITS_SHIFT   0x0

#define SGTL5000_DAP_AUDIO_EQ_BASS_BAND0     0x0116 // 115 Hz
//6:0
#define SGTL5000_DAP_AUDIO_EQ_BASS_BAND0_VOLUME_MASK    0x7F // Sets Tone Control Bass/GEQ Band0
#define SGTL5000_DAP_AUDIO_EQ_BASS_BAND0_VOLUME_SHIFT   0x0
//              0x5F = sets to 12 dB
//              0x2F = sets to 0 dB
//              0x00 = sets to -11.75 dB
//              Each LSB is 0.25 dB

#define SGTL5000_DAP_AUDIO_EQ_BAND1      0x0118 // 330 Hz
//6:0
#define SGTL5000_DAP_AUDIO_EQ_BAND1_VOLUME_MASK     0x7F //Sets GEQ Band1
#define SGTL5000_DAP_AUDIO_EQ_BAND1_VOLUME_SHIFT    0x0
//              0x5F = sets to 12 dB
//              0x2F = sets to 0 dB
//              0x00 = sets to -11.75 dB
//              Each LSB is 0.25 dB

#define SGTL5000_DAP_AUDIO_EQ_BAND2      0x011A // 990 Hz
//6:0
#define SGTL5000_DAP_AUDIO_EQ_BAND2_VOLUME_MASK     0x7F //Sets GEQ Band2
#define SGTL5000_DAP_AUDIO_EQ_BAND2_VOLUME_SHIFT    0x0
//              0x5F = sets to 12 dB
//              0x2F = sets to 0 dB
//              0x00 = sets to -11.75 dB
//              Each LSB is 0.25 dB

#define SGTL5000_DAP_AUDIO_EQ_BAND3      0x011C // 3000 Hz
//6:0
#define SGTL5000_DAP_AUDIO_EQ_BAND3_VOLUME_MASK     0x7F //Sets GEQ Band3
#define SGTL5000_DAP_AUDIO_EQ_BAND3_VOLUME_SHIFT    0x0
//              0x5F = sets to 12 dB
//              0x2F = sets to 0 dB
//              0x00 = sets to -11.75 dB
//              Each LSB is 0.25 dB

#define SGTL5000_DAP_AUDIO_EQ_TREBLE_BAND4   0x011E // 9900 Hz
//6:0
#define SGTL5000_DAP_AUDIO_EQ_BAND4_VOLUME_MASK     0x7F //Sets GEQ Band4
#define SGTL5000_DAP_AUDIO_EQ_BAND4_VOLUME_SHIFT    0x0
//              0x5F = sets to 12 dB
//              0x2F = sets to 0 dB
//              0x00 = sets to -11.75 dB
//              Each LSB is 0.25 dB

#define SGTL5000_DAP_MAIN_CHAN           0x0120
//15:0
#define SGTL5000_DAP_MAIN_CHAN_VOL_MASK  0xFFFF // DAP Main Channel Volume
#define SGTL5000_DAP_MAIN_CHAN_VOL_SHIFT    0x0
//              0xFFFF = 200%
//              0x8000 (default) = 100%
//              0x0000 = 0%

#define SGTL5000_DAP_MIX_CHAN            0x0122
//15:0
#define SGTL5000_DAP_MIX_CHAN_VOL_MASK  0xFFFF // DAP Mix Channel Volume
#define SGTL5000_DAP_MIX_CHAN_VOL_SHIFT 0x0
//              0xFFFF = 200%
//              0x8000 (default) = 100%
//              0x0000 = 0%

#define SGTL5000_DAP_AVC_CTRL            0x0124
//13:12
#define SGTL5000_DAP_AVC_CTRL_MAX_GAIN_MASK     0x3000 //Maximum gain that can be applied by the AVC in expander mode.
#define SGTL5000_DAP_AVC_CTRL_MAX_GAIN_SHIFT    0xC
//              0x0 = 0 dB gain
//              0x1 = 6.0 dB of gain
//              0x2 = 12 dB of gain
//9:8
#define SGTL5000_DAP_AVC_CTRL_LBI_RESPONSE_MASK     0x300 // Integrator Response
#define SGTL5000_DAP_AVC_CTRL_LBI_RESPONSE_SHIFT    0x8
//              0x0 = 0 mS LBI
//              0x1 = 25 mS LBI
//              0x2 = 50 mS LBI
//              0x3 = 100 mS LBI
//5
#define SGTL5000_DAP_AVC_CTRL_HARD_LIMIT_EN_MASK    0x20 // Enable Hard Limiter Mode
#define SGTL5000_DAP_AVC_CTRL_HARD_LIMIT_EN_SHIFT   0x5
//              0x0 = Hard limit disabled. AVC Compressor/Expander is enabled.
//              0x1 = Hard limit enabled. The signal is limited to the programmed threshold. (Signal
//              saturates at the threshold)
//0
#define SGTL5000_DAP_AVC_CTRL_EN_MASK               0x1 // Enable/disable AVC
#define SGTL5000_DAP_AVC_CTRL_EN_SHIFT				0x0
//              0x0 = Disable
//              0x1 = Enable

#define SGTL5000_DAP_AVC_THRESHOLD       0x0126
//15:0
#define SGTL5000_DAP_AVC_THRESHOLD_THRESH_MASK      0xFFFF // AVC Threshold Value
#define SGTL5000_DAP_AVC_THRESHOLD_THRESH_SHIFT     0x0
//              Threshold is programmable. Use the following formula to calculate hex value:
//              Hex Value = ((10^(THRESHOLD_dB/20))*0.636)*2^15
//              Threshold can be set in the range of 0 dB to -96 dB
//              Example Values:
//              0x1473 = Set Threshold to -12 dB
//              0x0A40 = Set Threshold to -18 dB

#define SGTL5000_DAP_AVC_ATTACK          0x0128
//11:0
#define SGTL5000_DAP_AVC_ATTACK_RATE_MASK       0xFFF //AVC Attack Rate
#define SGTL5000_DAP_AVC_ATTACK_RATE_SHIFT      0x0
//              This is the rate at which the AVC applies attenuation to the signal to bring it to the
//              threshold level. AVC Attack Rate is programmable. To use a custom rate, use the
//              formula below to convert from dB/S to hex value:
//              Hex Value = (1 - (10^(-(Rate_dBs/(20*SYS_FS)))) * 2^19
//              where, SYS_FS is the system sample rate configured in CHIP_CLK_CTRL register.
//              Example values:
//              0x28 = 32 dB/s
//              0x10 = 8.0 dB/s
//              0x05 = 4.0 dB/s
//              0x03 = 2.0 dB/s

#define SGTL5000_DAP_AVC_DECAY           0x012A
//11:0
#define SGTL5000_DAP_AVC_DECAY_RATE_MASK       0xFFF //AVC Decay Rate
#define SGTL5000_DAP_AVC_ATTACK_RATE_SHIFT      0x0
//              This is the rate at which the AVC releases the attenuation previously applied to the
//              signal during attack. AVC Decay Rate is programmable. To use a custom rate, use the
//              formula below to convert from dB/S to hex value:
//              Hex Value = (1 - (10^(-(Rate_dBs/(20*SYS_FS)))) * 2^23
//              where, SYS_FS is the system sample rate configured in CHIP_CLK_CTRL register.
//              Example values:
//              0x284 = 32 dB/s
//              0xA0 = 8.0 dB/s
//              0x50 = 4.0 dB/s
//              0x28 = 2.0 dB/s

#define SGTL5000_DAP_COEF_WR_B1_MSB      0x012C
//15:0
#define SGTL5000_DAP_COEF_WR_B1_MSB_MSB_MASK    0xFFFF // Most significant 16-bits of the 20-bit filter coefficient that needs to be written
#define SGTL5000_DAP_COEF_WR_B1_MSB_MSB_SHIFT   0x0

#define SGTL5000_DAP_COEF_WR_B1_LSB      0x012E
//3:0
#define SGTL5000_DAP_COEF_WR_B1_LSB_LSB_MASK    0xF // Least significant 4 bits of the 20-bit filter coefficient that needs to be written.
#define SGTL5000_DAP_COEF_WR_B1_LSB_LSB_SHIFT   0x0

#define SGTL5000_DAP_COEF_WR_B2_MSB      0x0130
//15:0
#define SGTL5000_DAP_COEF_WR_B2_MSB_MSB_MASK    0xFFFF // Most significant 16-bits of the 20-bit filter coefficient that needs to be written
#define SGTL5000_DAP_COEF_WR_B2_MSB_MSB_SHIFT   0x0

#define SGTL5000_DAP_COEF_WR_B2_LSB      0x0132
//3:0
#define SGTL5000_DAP_COEF_WR_B2_LSB_LSB_MASK    0xF // Least significant 4 bits of the 20-bit filter coefficient that needs to be written.
#define SGTL5000_DAP_COEF_WR_B2_LSB_LSB_SHIFT   0x0

#define SGTL5000_DAP_COEF_WR_A1_MSB      0x0134
//15:0
#define SGTL5000_DAP_COEF_WR_A1_MSB_MSB_MASK    0xFFFF // Most significant 16-bits of the 20-bit filter coefficient that needs to be written
#define SGTL5000_DAP_COEF_WR_A1_MSB_MSB_SHIFT   0x0

#define SGTL5000_DAP_COEF_WR_A1_LSB      0x0136
//3:0
#define SGTL5000_DAP_COEF_WR_A1_LSB_LSB_MASK    0xF // Least significant 4 bits of the 20-bit filter coefficient that needs to be written.
#define SGTL5000_DAP_COEF_WR_A1_LSB_LSB_SHIFT   0x0

#define SGTL5000_DAP_COEF_WR_A2_MSB      0x0138
//15:0
#define SGTL5000_DAP_COEF_WR_A2_MSB_MSB_MASK    0xFFFF // Most significant 16-bits of the 20-bit filter coefficient that needs to be written
#define SGTL5000_DAP_COEF_WR_A2_MSB_MSB_SHIFT   0x0

#define SGTL5000_DAP_COEF_WR_A2_LSB      0x013A
//3:0
#define SGTL5000_DAP_COEF_WR_A2_LSB_LSB_MASK    0xF // Least significant 4 bits of the 20-bit filter coefficient that needs to be written.
#define SGTL5000_DAP_COEF_WR_A2_LSB_LSB_SHIFT   0x0




#endif

/* UDA1380 initialize function */
int UDA1380_Init(int input)
{
	I2C_EVENTHANDLER_T old = Chip_I2C_GetMasterEventHandler(UDA1380_I2C_BUS);
	int ret;

	/* Initialize I2C */
	Board_I2C_Init(UDA1380_I2C_BUS);
	Chip_I2C_Init(UDA1380_I2C_BUS);
	Chip_I2C_SetClockRate(UDA1380_I2C_BUS, 100000);
	Chip_I2C_SetMasterEventHandler(UDA1380_I2C_BUS, Chip_I2C_EventHandlerPolling);

	/* Initialize the default values */
	ret = Audio_Codec_SetDefaultValues(UDA_sys_regs_dat, sizeof(UDA_sys_regs_dat));

	if (ret) {
		ret = Audio_Codec_SetDefaultValues(UDA_interfil_regs_dat, sizeof(UDA_interfil_regs_dat));
	}

	if (ret) {
		ret = Audio_Codec_SetDefaultValues(UDA_decimator_regs_dat, sizeof(UDA_decimator_regs_dat));
	}

	if (ret && input) {
		/* Disable Power On for ADCR, PGAR, PGAL to get mic sound more clearly */
		ret = UDA1380_REG_WriteVerify(UDA_POWER_CTRL,
									  UDA1380_REG_PWRCTRL_DEFAULT_VALUE & (~(0x0B)));

		if (ret) {
			ret = UDA1380_REG_WriteVerify(UDA_ADC_CTRL,
										  UDA1380_REG_ADC_DEFAULT_VALUE | input);
		}
	}
	Chip_I2C_SetMasterEventHandler(UDA1380_I2C_BUS, old);

	return ret;
}

/* Write multiple registers in one go */
int UDA1380_REG_WriteMult(const uint8_t *buff, int len)
{
	return Chip_I2C_MasterSend(UDA1380_I2C_BUS, I2CDEV_UDA1380_ADDR, buff, len) == len;
}
