
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.42

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency valid_reg$_SDFFE_PN0P_/CK ^
  -0.06 target latency data_reg[1]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: skid_reg[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   12.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.33    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   13.02    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ skid_reg[4]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.55    0.01    0.09    0.15 v skid_reg[4]$_SDFFE_PN0P_/Q (DFF_X1)
                                         skid_reg[4] (net)
                  0.01    0.00    0.15 v _116_/A4 (NAND4_X1)
     1    1.80    0.01    0.02    0.17 ^ _116_/ZN (NAND4_X1)
                                         _054_ (net)
                  0.01    0.00    0.17 ^ _119_/B1 (AOI221_X1)
     1    1.31    0.01    0.02    0.19 v _119_/ZN (AOI221_X1)
                                         _005_ (net)
                  0.01    0.00    0.19 v data_reg[4]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   12.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.33    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   13.02    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ data_reg[4]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: m_ready (input port clocked by core_clock)
Endpoint: s_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    8.87    0.00    0.00    0.20 v m_ready (in)
                                         m_ready (net)
                  0.00    0.00    0.20 v _089_/A (CLKBUF_X3)
     4   19.66    0.02    0.04    0.24 v _089_/Z (CLKBUF_X3)
                                         _032_ (net)
                  0.02    0.00    0.24 v _090_/A (CLKBUF_X3)
    10   19.22    0.02    0.05    0.29 v _090_/Z (CLKBUF_X3)
                                         _033_ (net)
                  0.02    0.00    0.29 v _091_/B2 (AOI21_X1)
     1    2.30    0.02    0.04    0.33 ^ _091_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.02    0.00    0.33 ^ _092_/A (INV_X1)
     1    7.27    0.01    0.02    0.35 v _092_/ZN (INV_X1)
                                         net19 (net)
                  0.01    0.00    0.35 v output19/A (BUF_X1)
     1    0.53    0.00    0.03    0.38 v output19/Z (BUF_X1)
                                         s_ready (net)
                  0.00    0.00    0.38 v s_ready (out)
                                  0.38   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: m_ready (input port clocked by core_clock)
Endpoint: s_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    8.87    0.00    0.00    0.20 v m_ready (in)
                                         m_ready (net)
                  0.00    0.00    0.20 v _089_/A (CLKBUF_X3)
     4   19.66    0.02    0.04    0.24 v _089_/Z (CLKBUF_X3)
                                         _032_ (net)
                  0.02    0.00    0.24 v _090_/A (CLKBUF_X3)
    10   19.22    0.02    0.05    0.29 v _090_/Z (CLKBUF_X3)
                                         _033_ (net)
                  0.02    0.00    0.29 v _091_/B2 (AOI21_X1)
     1    2.30    0.02    0.04    0.33 ^ _091_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.02    0.00    0.33 ^ _092_/A (INV_X1)
     1    7.27    0.01    0.02    0.35 v _092_/ZN (INV_X1)
                                         net19 (net)
                  0.01    0.00    0.35 v output19/A (BUF_X1)
     1    0.53    0.00    0.03    0.38 v output19/Z (BUF_X1)
                                         s_ready (net)
                  0.00    0.00    0.38 v s_ready (out)
                                  0.38   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14457635581493378

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7282

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.270238876342773

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8886

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: valid_reg$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ valid_reg$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.17 v valid_reg$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.19 v _087_/Z (BUF_X4)
   0.07    0.26 v _097_/Z (MUX2_X1)
   0.03    0.29 ^ _099_/ZN (OAI21_X4)
   0.03    0.32 ^ _100_/Z (BUF_X8)
   0.01    0.33 v _105_/ZN (AOI21_X1)
   0.08    0.41 ^ _107_/ZN (AOI221_X1)
   0.00    0.41 ^ data_reg[1]$_SDFFE_PN0P_/D (DFF_X2)
           0.41   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ data_reg[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.62   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: skid_reg[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ skid_reg[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 v skid_reg[4]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.17 ^ _116_/ZN (NAND4_X1)
   0.02    0.19 v _119_/ZN (AOI221_X1)
   0.00    0.19 v data_reg[4]$_SDFFE_PN0P_/D (DFF_X2)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ data_reg[4]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0646

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0652

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.3782

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4218

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
111.528292

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.27e-04   1.02e-05   1.71e-06   1.39e-04  51.7%
Combinational          2.95e-05   2.81e-05   2.62e-06   6.02e-05  22.3%
Clock                  3.23e-05   3.75e-05   1.06e-07   6.98e-05  25.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.89e-04   7.57e-05   4.44e-06   2.69e-04 100.0%
                          70.2%      28.1%       1.6%
