{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 00:55:58 2012 " "Info: Processing started: Wed Jan 11 00:55:58 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "p_clk_div:inst4\|r_div_clk " "Info: Detected ripple clock \"p_clk_div:inst4\|r_div_clk\" as buffer" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_clk_div:inst4\|r_div_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "p_clk_div:inst5\|r_div_clk " "Info: Detected ripple clock \"p_clk_div:inst5\|r_div_clk\" as buffer" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "p_clk_div:inst5\|r_div_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register p_clk_div:inst4\|r_cnt\[25\] register p_clk_div:inst4\|r_cnt\[24\] 137.46 MHz 7.275 ns Internal " "Info: Clock \"clk\" has Internal fmax of 137.46 MHz between source register \"p_clk_div:inst4\|r_cnt\[25\]\" and destination register \"p_clk_div:inst4\|r_cnt\[24\]\" (period= 7.275 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.011 ns + Longest register register " "Info: + Longest register to register delay is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_clk_div:inst4\|r_cnt\[25\] 1 REG LCFF_X17_Y8_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N25; Fanout = 2; REG Node = 'p_clk_div:inst4\|r_cnt\[25\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.202 ns) 2.561 ns p_clk_div:inst4\|Equal0~0 2 COMB LCCOMB_X23_Y16_N0 1 " "Info: 2: + IC(2.359 ns) + CELL(0.202 ns) = 2.561 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 1; COMB Node = 'p_clk_div:inst4\|Equal0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { p_clk_div:inst4|r_cnt[25] p_clk_div:inst4|Equal0~0 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(0.206 ns) 5.011 ns p_clk_div:inst4\|Equal0~4 3 COMB LCCOMB_X17_Y9_N0 1 " "Info: 3: + IC(2.244 ns) + CELL(0.206 ns) = 5.011 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'p_clk_div:inst4\|Equal0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { p_clk_div:inst4|Equal0~0 p_clk_div:inst4|Equal0~4 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.206 ns) 5.569 ns p_clk_div:inst4\|Equal0~8 4 COMB LCCOMB_X17_Y9_N6 13 " "Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 5.569 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 13; COMB Node = 'p_clk_div:inst4\|Equal0~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { p_clk_div:inst4|Equal0~4 p_clk_div:inst4|Equal0~8 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.202 ns) 6.903 ns p_clk_div:inst4\|r_cnt~0 5 COMB LCCOMB_X17_Y8_N26 1 " "Info: 5: + IC(1.132 ns) + CELL(0.202 ns) = 6.903 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; COMB Node = 'p_clk_div:inst4\|r_cnt~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { p_clk_div:inst4|Equal0~8 p_clk_div:inst4|r_cnt~0 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.011 ns p_clk_div:inst4\|r_cnt\[24\] 6 REG LCFF_X17_Y8_N27 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.011 ns; Loc. = LCFF_X17_Y8_N27; Fanout = 3; REG Node = 'p_clk_div:inst4\|r_cnt\[24\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { p_clk_div:inst4|r_cnt~0 p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.924 ns ( 13.18 % ) " "Info: Total cell delay = 0.924 ns ( 13.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.087 ns ( 86.82 % ) " "Info: Total interconnect delay = 6.087 ns ( 86.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { p_clk_div:inst4|r_cnt[25] p_clk_div:inst4|Equal0~0 p_clk_div:inst4|Equal0~4 p_clk_div:inst4|Equal0~8 p_clk_div:inst4|r_cnt~0 p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { p_clk_div:inst4|r_cnt[25] {} p_clk_div:inst4|Equal0~0 {} p_clk_div:inst4|Equal0~4 {} p_clk_div:inst4|Equal0~8 {} p_clk_div:inst4|r_cnt~0 {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 2.359ns 2.244ns 0.352ns 1.132ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns p_clk_div:inst4\|r_cnt\[24\] 3 REG LCFF_X17_Y8_N27 3 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X17_Y8_N27; Fanout = 3; REG Node = 'p_clk_div:inst4\|r_cnt\[24\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.852 ns p_clk_div:inst4\|r_cnt\[25\] 3 REG LCFF_X17_Y8_N25 2 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X17_Y8_N25; Fanout = 2; REG Node = 'p_clk_div:inst4\|r_cnt\[25\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.32 % ) " "Info: Total cell delay = 1.806 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.68 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[25] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[25] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { p_clk_div:inst4|r_cnt[25] p_clk_div:inst4|Equal0~0 p_clk_div:inst4|Equal0~4 p_clk_div:inst4|Equal0~8 p_clk_div:inst4|r_cnt~0 p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { p_clk_div:inst4|r_cnt[25] {} p_clk_div:inst4|Equal0~0 {} p_clk_div:inst4|Equal0~4 {} p_clk_div:inst4|Equal0~8 {} p_clk_div:inst4|r_cnt~0 {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 2.359ns 2.244ns 0.352ns 1.132ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[24] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[24] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl p_clk_div:inst4|r_cnt[25] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} p_clk_div:inst4|r_cnt[25] {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_display\[4\] seg_display_ctrl:inst1\|r_cnt\[0\] 20.903 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_display\[4\]\" through register \"seg_display_ctrl:inst1\|r_cnt\[0\]\" is 20.903 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.920 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(0.970 ns) 4.133 ns p_clk_div:inst5\|r_div_clk 2 REG LCFF_X19_Y15_N17 2 " "Info: 2: + IC(2.023 ns) + CELL(0.970 ns) = 4.133 ns; Loc. = LCFF_X19_Y15_N17; Fanout = 2; REG Node = 'p_clk_div:inst5\|r_div_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { clk p_clk_div:inst5|r_div_clk } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.191 ns) + CELL(0.000 ns) 6.324 ns p_clk_div:inst5\|r_div_clk~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(2.191 ns) + CELL(0.000 ns) = 6.324 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'p_clk_div:inst5\|r_div_clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.191 ns" { p_clk_div:inst5|r_div_clk p_clk_div:inst5|r_div_clk~clkctrl } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 7.920 ns seg_display_ctrl:inst1\|r_cnt\[0\] 4 REG LCFF_X29_Y3_N29 16 " "Info: 4: + IC(0.930 ns) + CELL(0.666 ns) = 7.920 ns; Loc. = LCFF_X29_Y3_N29; Fanout = 16; REG Node = 'seg_display_ctrl:inst1\|r_cnt\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { p_clk_div:inst5|r_div_clk~clkctrl seg_display_ctrl:inst1|r_cnt[0] } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 35.05 % ) " "Info: Total cell delay = 2.776 ns ( 35.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.144 ns ( 64.95 % ) " "Info: Total interconnect delay = 5.144 ns ( 64.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { clk p_clk_div:inst5|r_div_clk p_clk_div:inst5|r_div_clk~clkctrl seg_display_ctrl:inst1|r_cnt[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { clk {} clk~combout {} p_clk_div:inst5|r_div_clk {} p_clk_div:inst5|r_div_clk~clkctrl {} seg_display_ctrl:inst1|r_cnt[0] {} } { 0.000ns 0.000ns 2.023ns 2.191ns 0.930ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.679 ns + Longest register pin " "Info: + Longest register to pin delay is 12.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg_display_ctrl:inst1\|r_cnt\[0\] 1 REG LCFF_X29_Y3_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y3_N29; Fanout = 16; REG Node = 'seg_display_ctrl:inst1\|r_cnt\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_display_ctrl:inst1|r_cnt[0] } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.370 ns) 2.295 ns seg_display_ctrl:inst1\|Mux0~0 2 COMB LCCOMB_X25_Y4_N2 1 " "Info: 2: + IC(1.925 ns) + CELL(0.370 ns) = 2.295 ns; Loc. = LCCOMB_X25_Y4_N2; Fanout = 1; COMB Node = 'seg_display_ctrl:inst1\|Mux0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { seg_display_ctrl:inst1|r_cnt[0] seg_display_ctrl:inst1|Mux0~0 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.624 ns) 4.420 ns seg_display_ctrl:inst1\|Mux0~1 3 COMB LCCOMB_X29_Y3_N10 7 " "Info: 3: + IC(1.501 ns) + CELL(0.624 ns) = 4.420 ns; Loc. = LCCOMB_X29_Y3_N10; Fanout = 7; COMB Node = 'seg_display_ctrl:inst1\|Mux0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { seg_display_ctrl:inst1|Mux0~0 seg_display_ctrl:inst1|Mux0~1 } "NODE_NAME" } } { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(0.366 ns) 6.671 ns seg_display_ctrl:inst1\|seg_display:I_seg_display\|WideOr2~0 4 COMB LCCOMB_X21_Y1_N8 1 " "Info: 4: + IC(1.885 ns) + CELL(0.366 ns) = 6.671 ns; Loc. = LCCOMB_X21_Y1_N8; Fanout = 1; COMB Node = 'seg_display_ctrl:inst1\|seg_display:I_seg_display\|WideOr2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { seg_display_ctrl:inst1|Mux0~1 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 } "NODE_NAME" } } { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.712 ns) + CELL(3.296 ns) 12.679 ns seg_display\[4\] 5 PIN PIN_58 0 " "Info: 5: + IC(2.712 ns) + CELL(3.296 ns) = 12.679 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'seg_display\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.008 ns" { seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 seg_display[4] } "NODE_NAME" } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 344 928 1107 360 "seg_display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.656 ns ( 36.72 % ) " "Info: Total cell delay = 4.656 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.023 ns ( 63.28 % ) " "Info: Total interconnect delay = 8.023 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.679 ns" { seg_display_ctrl:inst1|r_cnt[0] seg_display_ctrl:inst1|Mux0~0 seg_display_ctrl:inst1|Mux0~1 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 seg_display[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.679 ns" { seg_display_ctrl:inst1|r_cnt[0] {} seg_display_ctrl:inst1|Mux0~0 {} seg_display_ctrl:inst1|Mux0~1 {} seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 {} seg_display[4] {} } { 0.000ns 1.925ns 1.501ns 1.885ns 2.712ns } { 0.000ns 0.370ns 0.624ns 0.366ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { clk p_clk_div:inst5|r_div_clk p_clk_div:inst5|r_div_clk~clkctrl seg_display_ctrl:inst1|r_cnt[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { clk {} clk~combout {} p_clk_div:inst5|r_div_clk {} p_clk_div:inst5|r_div_clk~clkctrl {} seg_display_ctrl:inst1|r_cnt[0] {} } { 0.000ns 0.000ns 2.023ns 2.191ns 0.930ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.679 ns" { seg_display_ctrl:inst1|r_cnt[0] seg_display_ctrl:inst1|Mux0~0 seg_display_ctrl:inst1|Mux0~1 seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 seg_display[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.679 ns" { seg_display_ctrl:inst1|r_cnt[0] {} seg_display_ctrl:inst1|Mux0~0 {} seg_display_ctrl:inst1|Mux0~1 {} seg_display_ctrl:inst1|seg_display:I_seg_display|WideOr2~0 {} seg_display[4] {} } { 0.000ns 1.925ns 1.501ns 1.885ns 2.712ns } { 0.000ns 0.370ns 0.624ns 0.366ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 00:55:59 2012 " "Info: Processing ended: Wed Jan 11 00:55:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
