{
    "metadata": {
        "title": "RFTPU: Resonance Fourier Transform Processor - Technical Specification V2.0",
        "description": "<p><strong>RFTPU Technical Specification Document Version 2.0</strong></p>\n\n<p>The Resonance Fourier Transform Processor (RFTPU) is a specialized hardware accelerator implementing the Φ-RFT (Phi-Resonance Fourier Transform) algorithm family. This release includes:</p>\n\n<ul>\n<li><strong>Complete RTL Implementation:</strong> 12 proven unitary RFT kernel variants in FPGA (fpga_top.sv) and ASIC blueprint (rftpu_architecture.tlv)</li>\n<li><strong>Scientific Method Documentation:</strong> Honest assessment including critical discovery that Φ-phase FFT has NO sparsity advantage over FFT</li>\n<li><strong>Full Traceability:</strong> LaTeX proofs → Python implementation → Hardware RTL</li>\n<li><strong>Performance Projections:</strong> Architectural estimates (NOT silicon-validated) of ~2.39 TOPS, ~291 GOPS/W</li>\n<li><strong>HD 4K Figures:</strong> Publication-quality visualizations with proper disclaimers</li>\n</ul>\n\n<h3>⚠️ Important Disclaimers</h3>\n<p><strong>Performance figures are architectural projections</strong>, derived from analytic models using FO4 delay assumptions and activity factor estimates. These are NOT post-layout, back-annotated, or silicon-validated results. No chip has been fabricated. See Appendix A for derivation methodology.</p>\n\n<h3>Key Technical Achievements</h3>\n<ul>\n<li>12 RFT kernel variants, all proven unitary (error < 10⁻¹³)</li>\n<li>8×8 tile architecture with 64 processing elements</li>\n<li>Q1.15 fixed-point representation for hardware efficiency</li>\n<li>WebFPGA validated at 27.62 MHz (2.3× margin over 12 MHz target) — this IS measured</li>\n<li>H3 Hierarchical Cascade with zero coherence (η=0)</li>\n</ul>\n\n<h3>Scientific Corrections</h3>\n<p>This version includes important corrections to earlier claims:</p>\n<ul>\n<li><strong>Sparsity:</strong> The closed-form Φ-RFT (Ψ = D_φ C_σ F) has |Ψx|_k = |Fx|_k, providing NO sparsity advantage. The canonical RFT via eigenbasis DOES provide domain-specific sparsity.</li>\n<li><strong>Non-equivalence:</strong> Proven for N ≤ 32; general N remains open.</li>\n</ul>\n\n<h3>Reproducibility</h3>\n<pre>python scripts/run_proofs.py --full --report results/validation.json</pre>\n\n<p><strong>Patent Notice:</strong> US Patent Application 19/169,399</p>",
        "upload_type": "publication",
        "publication_type": "technicalnote",
        "publication_date": "2025-12-08",
        "creators": [
            {
                "name": "Minier, Luis M.",
                "affiliation": "QuantoniumOS Project",
                "orcid": null
            }
        ],
        "keywords": [
            "hardware accelerator",
            "signal processing",
            "ASIC design",
            "FPGA",
            "golden ratio",
            "Fourier transform",
            "resonance transform",
            "lattice cryptography",
            "Network-on-Chip",
            "DSP",
            "fixed-point arithmetic",
            "TL-Verilog",
            "SystemVerilog",
            "architectural projection"
        ],
        "subjects": [
            {
                "scheme": "url",
                "identifier": "https://id.loc.gov/authorities/subjects/sh85042295.html",
                "term": "Electronics"
            },
            {
                "scheme": "url", 
                "identifier": "https://id.loc.gov/authorities/subjects/sh85112268.html",
                "term": "Fourier transformations"
            }
        ],
        "license": "other-closed",
        "related_identifiers": [
            {
                "identifier": "10.5281/zenodo.17712905",
                "relation": "isNewVersionOf",
                "scheme": "doi"
            },
            {
                "identifier": "https://github.com/mandcony/quantoniumos",
                "relation": "isSupplementedBy",
                "scheme": "url"
            }
        ],
        "notes": "This is Version 2.0 of the RFTPU Technical Specification, superseding the initial Zenodo publication. It includes complete RTL for all 12 kernel variants, HD 4K figures, and honest scientific corrections. Licensed under non-commercial license with patent claims - see LICENSE-CLAIMS-NC.md for terms.\n\nReference commit: 6b19cbdcd69fd2d1b88bc158bc736ef8094ccd03 (2025-12-08). Verify reproducibility by checking out this commit and running 'python scripts/run_proofs.py --full'.",
        "version": "2.0.0",
        "language": "eng",
        "access_right": "open"
    },
    "files": [
        {
            "name": "RFTPU_TECHNICAL_SPECIFICATION_V2.tex",
            "description": "LaTeX source for technical specification"
        },
        {
            "name": "RFTPU_TECHNICAL_SPECIFICATION_V2.pdf",
            "description": "Compiled PDF of technical specification"
        },
        {
            "name": "figures/zenodo/01_rftpu_architecture_overview.png",
            "description": "RFTPU 8×8 tile architecture diagram (4K)"
        },
        {
            "name": "figures/zenodo/02_12_kernel_variants.png",
            "description": "12 RFT kernel variants visualization (4K)"
        },
        {
            "name": "figures/zenodo/03_unitarity_error_heatmap.png",
            "description": "Unitarity error measurements heatmap (4K)"
        },
        {
            "name": "figures/zenodo/04_non_equivalence_proof.png",
            "description": "Non-equivalence theorem visualization (4K)"
        },
        {
            "name": "figures/zenodo/05_sparsity_analysis.png",
            "description": "Sparsity analysis with critical discovery (4K)"
        },
        {
            "name": "figures/zenodo/06_hardware_pipeline.png",
            "description": "RFTPU processing pipeline diagram (4K)"
        },
        {
            "name": "figures/zenodo/07_benchmark_comparison.png",
            "description": "Performance benchmark comparison (4K)"
        },
        {
            "name": "figures/zenodo/08_scientific_method.png",
            "description": "Scientific method workflow (4K)"
        },
        {
            "name": "figures/zenodo/09_q15_fixed_point.png",
            "description": "Q1.15 fixed-point representation (4K)"
        },
        {
            "name": "figures/zenodo/10_h3_cascade.png",
            "description": "H3 Hierarchical Cascade architecture (4K)"
        }
    ]
}
