VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2022_08_00_01/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml accum_20lsb_input_to_mulltiplier_post_synth.v --sdc_file accum_20lsb_input_to_mulltiplier_openfpga.sdc --route_chan_width 192 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report accum_20lsb_input_to_mulltiplier_post_place_timing.rpt --device castor82x68_heterogeneous --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2022_08_00_01/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml
Circuit name: accum_20lsb_input_to_mulltiplier_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'mmff' input port 'SI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'mmff' output port 'SO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'z_pad_tieoff' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 19: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 20: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 23: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 24: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 25: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'io_corner[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'mux_wrap[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_block[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_phy[default]' is defined by user to be disabled in packing
mode 'dsp_rtl[physical]' is defined by user to be disabled in packing
mode 'bram_rtl[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 14.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: accum_20lsb_input_to_mulltiplier_post_synth.net
Circuit placement file: accum_20lsb_input_to_mulltiplier_post_synth.place
Circuit routing file: accum_20lsb_input_to_mulltiplier_post_synth.route
Circuit SDC file: accum_20lsb_input_to_mulltiplier_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 192
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accum_20lsb_input_to_mulltiplier_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 26: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 27: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 28: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 29: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 30: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 31: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 32: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 33: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 34: dsp[0].I10[0] unconnected pin in architecture.
Warning 35: dsp[0].I10[1] unconnected pin in architecture.
Warning 36: dsp[0].I10[2] unconnected pin in architecture.
Warning 37: dsp[0].I10[3] unconnected pin in architecture.
Warning 38: dsp[0].I10[4] unconnected pin in architecture.
Warning 39: dsp[0].I10[5] unconnected pin in architecture.
Warning 40: dsp[0].I10[6] unconnected pin in architecture.
Warning 41: dsp[0].I10[7] unconnected pin in architecture.
Warning 42: dsp[0].I10[8] unconnected pin in architecture.
Warning 43: dsp[0].I10[9] unconnected pin in architecture.
Warning 44: dsp[0].I10[10] unconnected pin in architecture.
Warning 45: dsp[0].I10[11] unconnected pin in architecture.
Warning 46: dsp[0].I11[0] unconnected pin in architecture.
Warning 47: dsp[0].I11[1] unconnected pin in architecture.
Warning 48: dsp[0].I11[2] unconnected pin in architecture.
Warning 49: dsp[0].I11[3] unconnected pin in architecture.
Warning 50: dsp[0].I11[4] unconnected pin in architecture.
Warning 51: dsp[0].I11[5] unconnected pin in architecture.
Warning 52: dsp[0].I11[6] unconnected pin in architecture.
Warning 53: dsp[0].I11[7] unconnected pin in architecture.
Warning 54: dsp[0].I11[8] unconnected pin in architecture.
Warning 55: dsp[0].I11[9] unconnected pin in architecture.
Warning 56: dsp[0].I11[10] unconnected pin in architecture.
Warning 57: dsp[0].I11[11] unconnected pin in architecture.
Warning 58: dsp[0].IS1[0] unconnected pin in architecture.
Warning 59: dsp[0].IS1[1] unconnected pin in architecture.
Warning 60: dsp[0].IS1[2] unconnected pin in architecture.
Warning 61: dsp[0].IS1[3] unconnected pin in architecture.
Warning 62: dsp[0].IS1[4] unconnected pin in architecture.
Warning 63: dsp[0].IS1[5] unconnected pin in architecture.
Warning 64: dsp[0].I12[0] unconnected pin in architecture.
Warning 65: dsp[0].I12[1] unconnected pin in architecture.
Warning 66: dsp[0].I12[2] unconnected pin in architecture.
Warning 67: dsp[0].I12[3] unconnected pin in architecture.
Warning 68: dsp[0].I12[4] unconnected pin in architecture.
Warning 69: dsp[0].I12[5] unconnected pin in architecture.
Warning 70: dsp[0].I12[6] unconnected pin in architecture.
Warning 71: dsp[0].I12[7] unconnected pin in architecture.
Warning 72: dsp[0].I12[8] unconnected pin in architecture.
Warning 73: dsp[0].I12[9] unconnected pin in architecture.
Warning 74: dsp[0].I12[10] unconnected pin in architecture.
Warning 75: dsp[0].I12[11] unconnected pin in architecture.
Warning 76: dsp[0].IS2[0] unconnected pin in architecture.
Warning 77: dsp[0].IS2[1] unconnected pin in architecture.
Warning 78: dsp[0].IS2[2] unconnected pin in architecture.
Warning 79: dsp[0].IS2[3] unconnected pin in architecture.
Warning 80: dsp[0].IS2[4] unconnected pin in architecture.
Warning 81: dsp[0].IS2[5] unconnected pin in architecture.
Warning 82: opt[0].I[0] unconnected pin in architecture.
Warning 83: opt[0].I[1] unconnected pin in architecture.
Warning 84: opt[0].I[2] unconnected pin in architecture.
Warning 85: opt[0].I[3] unconnected pin in architecture.
Warning 86: opt[0].I[4] unconnected pin in architecture.
Warning 87: opt[0].I[5] unconnected pin in architecture.
Warning 88: opt[0].I[6] unconnected pin in architecture.
Warning 89: opt[0].I[7] unconnected pin in architecture.
Warning 90: opt[0].I[8] unconnected pin in architecture.
Warning 91: opt[0].I[9] unconnected pin in architecture.
Warning 92: opt[0].I[10] unconnected pin in architecture.
Warning 93: opt[0].I[11] unconnected pin in architecture.
Warning 94: opt[0].I[12] unconnected pin in architecture.
Warning 95: opt[0].I[13] unconnected pin in architecture.
Warning 96: opt[0].I[14] unconnected pin in architecture.
Warning 97: opt[0].I[15] unconnected pin in architecture.
Warning 98: opt[0].I[16] unconnected pin in architecture.
Warning 99: opt[0].I[17] unconnected pin in architecture.
Warning 100: opt[0].I[18] unconnected pin in architecture.
Warning 101: opt[0].I[19] unconnected pin in architecture.
Warning 102: opt[0].I[20] unconnected pin in architecture.
Warning 103: bram[0].PL_DATA_IN[0] unconnected pin in architecture.
Warning 104: bram[0].PL_DATA_IN[1] unconnected pin in architecture.
Warning 105: bram[0].PL_DATA_IN[2] unconnected pin in architecture.
Warning 106: bram[0].PL_DATA_IN[3] unconnected pin in architecture.
Warning 107: bram[0].PL_DATA_IN[4] unconnected pin in architecture.
Warning 108: bram[0].PL_DATA_IN[5] unconnected pin in architecture.
Warning 109: bram[0].PL_DATA_IN[6] unconnected pin in architecture.
Warning 110: bram[0].PL_DATA_IN[7] unconnected pin in architecture.
Warning 111: bram[0].PL_DATA_IN[8] unconnected pin in architecture.
Warning 112: bram[0].PL_DATA_IN[9] unconnected pin in architecture.
Warning 113: bram[0].PL_DATA_IN[10] unconnected pin in architecture.
Warning 114: bram[0].PL_DATA_IN[11] unconnected pin in architecture.
Warning 115: bram[0].PL_DATA_IN[12] unconnected pin in architecture.
Warning 116: bram[0].PL_DATA_IN[13] unconnected pin in architecture.
Warning 117: bram[0].PL_DATA_IN[14] unconnected pin in architecture.
Warning 118: bram[0].PL_DATA_IN[15] unconnected pin in architecture.
Warning 119: bram[0].PL_DATA_IN[16] unconnected pin in architecture.
Warning 120: bram[0].PL_DATA_IN[17] unconnected pin in architecture.
Warning 121: bram[0].PL_DATA_IN[18] unconnected pin in architecture.
Warning 122: bram[0].PL_DATA_IN[19] unconnected pin in architecture.
Warning 123: bram[0].PL_DATA_IN[20] unconnected pin in architecture.
Warning 124: bram[0].PL_DATA_IN[21] unconnected pin in architecture.
Warning 125: bram[0].PL_DATA_IN[22] unconnected pin in architecture.
Warning 126: bram[0].PL_DATA_IN[23] unconnected pin in architecture.
Warning 127: bram[0].PL_DATA_IN[24] unconnected pin in architecture.
Warning 128: bram[0].PL_DATA_IN[25] unconnected pin in architecture.
Warning 129: bram[0].PL_DATA_IN[26] unconnected pin in architecture.
Warning 130: bram[0].PL_DATA_IN[27] unconnected pin in architecture.
Warning 131: bram[0].PL_DATA_IN[28] unconnected pin in architecture.
Warning 132: bram[0].PL_DATA_IN[29] unconnected pin in architecture.
Warning 133: bram[0].PL_DATA_IN[30] unconnected pin in architecture.
Warning 134: bram[0].PL_DATA_IN[31] unconnected pin in architecture.
Warning 135: bram[0].PL_DATA_IN[32] unconnected pin in architecture.
Warning 136: bram[0].PL_DATA_IN[33] unconnected pin in architecture.
Warning 137: bram[0].PL_DATA_IN[34] unconnected pin in architecture.
Warning 138: bram[0].PL_DATA_IN[35] unconnected pin in architecture.
Warning 139: bram[0].PL_DATA_OUT[0] unconnected pin in architecture.
Warning 140: bram[0].PL_DATA_OUT[1] unconnected pin in architecture.
Warning 141: bram[0].PL_DATA_OUT[2] unconnected pin in architecture.
Warning 142: bram[0].PL_DATA_OUT[3] unconnected pin in architecture.
Warning 143: bram[0].PL_DATA_OUT[4] unconnected pin in architecture.
Warning 144: bram[0].PL_DATA_OUT[5] unconnected pin in architecture.
Warning 145: bram[0].PL_DATA_OUT[6] unconnected pin in architecture.
Warning 146: bram[0].PL_DATA_OUT[7] unconnected pin in architecture.
Warning 147: bram[0].PL_DATA_OUT[8] unconnected pin in architecture.
Warning 148: bram[0].PL_DATA_OUT[9] unconnected pin in architecture.
Warning 149: bram[0].PL_DATA_OUT[10] unconnected pin in architecture.
Warning 150: bram[0].PL_DATA_OUT[11] unconnected pin in architecture.
Warning 151: bram[0].PL_DATA_OUT[12] unconnected pin in architecture.
Warning 152: bram[0].PL_DATA_OUT[13] unconnected pin in architecture.
Warning 153: bram[0].PL_DATA_OUT[14] unconnected pin in architecture.
Warning 154: bram[0].PL_DATA_OUT[15] unconnected pin in architecture.
Warning 155: bram[0].PL_DATA_OUT[16] unconnected pin in architecture.
Warning 156: bram[0].PL_DATA_OUT[17] unconnected pin in architecture.
Warning 157: bram[0].PL_DATA_OUT[18] unconnected pin in architecture.
Warning 158: bram[0].PL_DATA_OUT[19] unconnected pin in architecture.
Warning 159: bram[0].PL_DATA_OUT[20] unconnected pin in architecture.
Warning 160: bram[0].PL_DATA_OUT[21] unconnected pin in architecture.
Warning 161: bram[0].PL_DATA_OUT[22] unconnected pin in architecture.
Warning 162: bram[0].PL_DATA_OUT[23] unconnected pin in architecture.
Warning 163: bram[0].PL_DATA_OUT[24] unconnected pin in architecture.
Warning 164: bram[0].PL_DATA_OUT[25] unconnected pin in architecture.
Warning 165: bram[0].PL_DATA_OUT[26] unconnected pin in architecture.
Warning 166: bram[0].PL_DATA_OUT[27] unconnected pin in architecture.
Warning 167: bram[0].PL_DATA_OUT[28] unconnected pin in architecture.
Warning 168: bram[0].PL_DATA_OUT[29] unconnected pin in architecture.
Warning 169: bram[0].PL_DATA_OUT[30] unconnected pin in architecture.
Warning 170: bram[0].PL_DATA_OUT[31] unconnected pin in architecture.
Warning 171: bram[0].PL_DATA_OUT[32] unconnected pin in architecture.
Warning 172: bram[0].PL_DATA_OUT[33] unconnected pin in architecture.
Warning 173: bram[0].PL_DATA_OUT[34] unconnected pin in architecture.
Warning 174: bram[0].PL_DATA_OUT[35] unconnected pin in architecture.
Warning 175: flush_opt[0].I[0] unconnected pin in architecture.
Warning 176: flush_opt[0].I[1] unconnected pin in architecture.
Warning 177: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 178: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 179: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 180: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 181: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 182: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 183: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 184: flop_group[0].ENABLE[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 24.7 MiB, delta_rss +10.1 MiB)
Circuit file: accum_20lsb_input_to_mulltiplier_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 26.7 MiB, delta_rss +2.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 26.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 81
    .input              :      40
    .output             :      38
    0-LUT               :       2
    RS_DSP_MULTADD_REGIN:       1
  Nets  : 80
    Avg Fanout:     1.2
    Max Fanout:    12.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 179
  Timing Graph Edges: 197
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 26.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.6%), 1 blocks (1.2%)
# Load Timing Constraints

SDC file 'accum_20lsb_input_to_mulltiplier_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 26.9 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'accum_20lsb_input_to_mulltiplier_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 65.8 MiB, delta_rss +38.9 MiB)
Warning 185: Netlist contains 0 global net to non-global architecture pin connections
Warning 186: Logic block #39 ($false) has only 1 output pin '$false.O0[22]'. It may be a constant generator.
Warning 187: Logic block #40 ($true) has only 1 output pin '$true.O0[22]'. It may be a constant generator.

Pb types usage...
  io                          : 78
   io_output                  : 38
    outpad                    : 38
   io_input                   : 40
    inpad                     : 40
  clb                         : 2
   fle_wrapper                : 2
    comb_block                : 2
     lut_block                : 2
      frac_lut                : 2
       mux_wrap               : 2
        lut5                  : 2
         lut                  : 2
  dsp                         : 1
   dsp_rtl                    : 1
    RS_DSP_MULTADD_REGIN      : 1

# Create Device
## Build Device Grid
FPGA sized to 84 x 70: 5880 grid tiles (castor82x68_heterogeneous)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		5760	blocks of type: io_top
		4752	blocks of type: io_right
		5760	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		0	blocks of type: io_corner
	Architecture
		60	blocks of type: io_right_top
		60	blocks of type: io_right_bottom
	Netlist
		2	blocks of type: clb
	Architecture
		4356	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		154	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		154	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right_top:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile io_right_bottom:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)
Warning 188: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 192
Y-direction routing channel width is 192
Warning 189: Sized nonsensical R=0 transistor to minimum width
Warning 190: Sized nonsensical R=0 transistor to minimum width
Warning 191: Sized nonsensical R=0 transistor to minimum width
Warning 192: Sized nonsensical R=0 transistor to minimum width
Warning 193: Node: 1778983 with RR_type: CHANX  at Location:CHANX:1778983 L4 length:1 (82,1)->(82,1), had no out-going switches
Warning 194: in check_rr_graph: fringe node 1778983 CHANX at (82,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 15.67 seconds (max_rss 942.5 MiB, delta_rss +876.5 MiB)
  RR Graph Nodes: 2467080
  RR Graph Edges: 15410694
# Create Device took 16.85 seconds (max_rss 942.5 MiB, delta_rss +876.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 50.62 seconds (max_rss 942.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 195: Found no more sample locations for SOURCE in io_top
Warning 196: Found no more sample locations for OPIN in io_top
Warning 197: Found no more sample locations for SOURCE in io_right
Warning 198: Found no more sample locations for OPIN in io_right
Warning 199: Found no more sample locations for SOURCE in io_bottom
Warning 200: Found no more sample locations for OPIN in io_bottom
Warning 201: Found no more sample locations for SOURCE in io_left
Warning 202: Found no more sample locations for OPIN in io_left
Warning 203: Found no more sample locations for SOURCE in io_right_top
Warning 204: Found no more sample locations for OPIN in io_right_top
Warning 205: Found no more sample locations for SOURCE in io_right_bottom
Warning 206: Found no more sample locations for OPIN in io_right_bottom
Warning 207: Found no more sample locations for SOURCE in clb
Warning 208: Found no more sample locations for OPIN in clb
Warning 209: Found no more sample locations for SOURCE in dsp
Warning 210: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.26 seconds (max_rss 942.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 50.89 seconds (max_rss 942.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 5.15 seconds (max_rss 942.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 5.19 seconds (max_rss 942.5 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 942.5 MiB, delta_rss +0.0 MiB)

There are 79 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 3682

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 19.1771 td_cost: 1.6225e-07
Initial placement estimated Critical Path Delay (CPD): 6.16502 ns
Initial placement estimated setup Total Negative Slack (sTNS): -290.58 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -6.16502 ns

Initial placement estimated setup slack histogram:
[ -6.2e-09: -5.8e-09)  2 (  2.6%) |*****
[ -5.8e-09: -5.4e-09)  1 (  1.3%) |***
[ -5.4e-09:   -5e-09)  3 (  3.9%) |********
[   -5e-09: -4.7e-09)  8 ( 10.4%) |*********************
[ -4.7e-09: -4.3e-09) 18 ( 23.4%) |************************************************
[ -4.3e-09: -3.9e-09) 10 ( 13.0%) |***************************
[ -3.9e-09: -3.5e-09)  1 (  1.3%) |***
[ -3.5e-09: -3.1e-09)  0 (  0.0%) |
[ -3.1e-09: -2.8e-09) 17 ( 22.1%) |*********************************************
[ -2.8e-09: -2.4e-09) 17 ( 22.1%) |*********************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 175
Warning 211: Starting t: 50 of 81 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 9.8e-04   0.872      12.90 1.1527e-07   5.326       -249   -5.326   0.474  0.1157   83.0     1.00       175  0.200
   2    0.0 9.3e-04   0.649       4.56 3.2218e-08   6.271       -148   -6.271   0.623  0.1522   83.0     1.00       350  0.950
   3    0.0 8.9e-04   0.774       2.57 1.3328e-08   6.271       -107   -6.271   0.457  0.1130   83.0     1.00       525  0.950
   4    0.0 8.4e-04   0.970       2.11 3.7031e-08   1.678        -95   -1.678   0.326  0.0177   83.0     1.00       700  0.950
   5    0.0 8.0e-04   0.986       2.02 2.8255e-08   1.678      -93.3   -1.678   0.291  0.0133   73.5     1.81       875  0.950
   6    0.0 7.6e-04   0.994       1.95 2.819e-08    1.503      -92.5   -1.503   0.263  0.0069   62.6     2.74      1050  0.950
   7    0.0 7.2e-04   0.990       1.90 2.399e-08    1.503      -92.1   -1.503   0.246  0.0059   51.5     3.69      1225  0.950
   8    0.0 6.9e-04   0.996       1.86 2.0972e-08   1.503      -91.7   -1.503   0.206  0.0022   41.5     4.54      1400  0.950
   9    0.0 6.5e-04   0.996       1.85 1.9152e-08   1.500      -91.7   -1.500   0.223  0.0034   31.8     5.37      1575  0.950
  10    0.0 6.2e-04   0.997       1.84 1.7581e-08   1.500      -91.4   -1.500   0.200  0.0022   24.9     5.96      1750  0.950
  11    0.0 5.9e-04   1.001       1.82 2.5645e-08   1.400      -91.2   -1.400   0.206  0.0008   18.9     6.47      1925  0.950
  12    0.0 5.6e-04   0.997       1.81 2.5405e-08   1.400      -91.3   -1.400   0.194  0.0025   14.5     6.85      2100  0.950
  13    0.0 5.3e-04   0.994       1.77 2.5169e-08   1.400      -91.3   -1.400   0.211  0.0022   10.9     7.15      2275  0.950
  14    0.0 5.0e-04   1.002       1.78 2.5001e-08   1.400      -91.2   -1.400   0.223  0.0018    8.4     7.37      2450  0.950
  15    0.0 4.8e-04   0.997       1.76 2.4853e-08   1.400      -91.1   -1.400   0.229  0.0013    6.6     7.52      2625  0.950
  16    0.0 4.5e-04   0.995       1.74 2.4788e-08   1.400      -91.1   -1.400   0.217  0.0023    5.2     7.64      2800  0.950
  17    0.0 4.3e-04   1.000       1.73 2.4735e-08   1.400      -91.1   -1.400   0.177  0.0006    4.0     7.74      2975  0.950
  18    0.0 4.1e-04   0.998       1.73 2.4689e-08   1.400      -91.1   -1.400   0.349  0.0014    3.0     7.83      3150  0.950
  19    0.0 3.9e-04   0.999       1.73 2.4678e-08   1.400      -91.1   -1.400   0.280  0.0008    2.7     7.85      3325  0.950
  20    0.0 3.7e-04   0.997       1.71 2.4659e-08   1.400      -91.1   -1.400   0.240  0.0019    2.3     7.89      3500  0.950
  21    0.0 3.5e-04   0.997       1.70 2.464e-08    1.400      -91.1   -1.400   0.177  0.0026    1.8     7.93      3675  0.950
  22    0.0 3.3e-04   1.000       1.69 2.4621e-08   1.400      -91.1   -1.400   0.149  0.0007    1.3     7.97      3850  0.950
  23    0.0 3.2e-04   0.997       1.68 2.4607e-08   1.400      -91.1   -1.400   0.166  0.0012    1.0     8.00      4025  0.950
  24    0.0 3.0e-04   1.001       1.68 2.4607e-08   1.400      -91.1   -1.400   0.154  0.0008    1.0     8.00      4200  0.950
  25    0.0 2.9e-04   0.999       1.68 2.4607e-08   1.400      -91.1   -1.400   0.114  0.0012    1.0     8.00      4375  0.950
  26    0.0 2.3e-04   0.999       1.67 2.4607e-08   1.400      -91.1   -1.400   0.109  0.0004    1.0     8.00      4550  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=1.66667, TD costs=2.46069e-08, CPD=  1.400 (ns) 
  27    0.0 1.8e-04   1.000       1.67 2.4607e-08   1.400      -91.1   -1.400   0.109  0.0000    1.0     8.00      4725  0.800
  28    0.0 1.5e-04   0.999       1.66 2.4607e-08   1.400      -91.1   -1.400   0.080  0.0004    1.0     8.00      4900  0.800
  29    0.0 1.2e-04   1.000       1.66 2.4607e-08   1.400      -91.1   -1.400   0.103  0.0000    1.0     8.00      5075  0.800
  30    0.0 9.4e-05   1.000       1.66 2.4607e-08   1.400      -91.1   -1.400   0.069  0.0000    1.0     8.00      5250  0.800
  31    0.0 7.5e-05   1.000       1.66 2.4607e-08   1.400      -91.1   -1.400   0.091  0.0000    1.0     8.00      5425  0.800
  32    0.0 0.0e+00   0.999       1.66 2.4607e-08   1.400      -91.1   -1.400   0.109  0.0012    1.0     8.00      5600  0.800
## Placement Quench took 0.00 seconds (max_rss 942.5 MiB)
post-quench CPD = 1.40004 (ns) 

BB estimate of min-dist (placement) wire length: 317

Completed placement consistency check successfully.

Swaps called: 5681

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.40004 ns, Fmax: 714.263 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.40004 ns
Placement estimated setup Total Negative Slack (sTNS): -91.1227 ns

Placement estimated setup slack histogram:
[ -1.4e-09: -1.4e-09) 38 ( 49.4%) |***********************************************
[ -1.4e-09: -1.3e-09)  0 (  0.0%) |
[ -1.3e-09: -1.3e-09)  0 (  0.0%) |
[ -1.3e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09:   -1e-09)  0 (  0.0%) |
[   -1e-09: -9.7e-10) 39 ( 50.6%) |************************************************

Placement estimated geomean non-virtual intra-domain period: 1.40004 ns (714.263 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.40004 ns (714.263 MHz)

Placement cost: 0.996865, bb_cost: 1.65104, td_cost: 2.46069e-08, 

Placement resource usage:
  io  implemented as io_bottom: 78
  clb implemented as clb      : 2
  dsp implemented as dsp      : 1

Placement number of temperatures: 32
Placement total # of swap attempts: 5681
	Swaps accepted: 1286 (22.6 %)
	Swaps rejected: 3720 (65.5 %)
	Swaps aborted :  675 (11.9 %)


Percentage of different move types:
	Uniform move: 21.40 % (acc=13.24 %, rej=86.76 %, aborted=0.00 %)
	Median move: 26.32 % (acc=24.15 %, rej=56.52 %, aborted=19.33 %)
	W. Centroid move: 23.69 % (acc=28.16 %, rej=58.69 %, aborted=13.15 %)
	Centroid move: 21.65 % (acc=29.84 %, rej=58.94 %, aborted=11.22 %)
	W. Median move: 2.53 % (acc=10.42 %, rej=40.28 %, aborted=49.31 %)
	Crit. Uniform move: 2.11 % (acc=1.67 %, rej=98.33 %, aborted=0.00 %)
	Feasible Region move: 2.29 % (acc=0.77 %, rej=99.23 %, aborted=0.00 %)

Placement Quench timing analysis took 4.8908e-05 seconds (3.9386e-05 STA, 9.522e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00215525 seconds (0.00174649 STA, 0.000408765 slack) (34 full updates: 34 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.02 seconds (max_rss 942.5 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00215525 seconds (0.00174649 STA, 0.000408765 slack) (34 full updates: 34 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 73.66 seconds (max_rss 942.5 MiB)
Incr Slack updates 34 in 0.000113052 sec
Full Max Req/Worst Slack updates 8 in 2.6741e-05 sec
Incr Max Req/Worst Slack updates 26 in 8.6592e-05 sec
Incr Criticality updates 27 in 0.000101061 sec
Full Criticality updates 7 in 3.3578e-05 sec
