
<html><head><title>Importing a Verilog-AMS Module</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668924" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Importing a Verilog-AMS Module" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Verilog-AMS, Verilog-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668924" />
<meta name="NextFile" content="xmshell_Command.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Importing_Verilog-AMS_Modules_into_VHDL.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Importing a Verilog-AMS Module" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Importing_Verilog-AMS_Modules_into_VHDL.html" title="Importing_Verilog-AMS_Modules_into_VHDL">Importing_Verilog-AMS_Modules_ ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="xmshell_Command.html" title="xmshell_Command">xmshell_Command</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Importing a Verilog-AMS Module</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>To import a Verilog-AMS module with explicitly declared analog ports into VHDL, do the following:</p>
<ol><li>Use the<code><span>&#160;</span>xmvlog<span>&#160;</span></code>compiler to compile the Verilog-AMS source code for the module that you want to import.</li><li>Use the<span>&#160;</span><code>xmshell</code>&#160;command to generate model import shells for the module you want to import.</li><li>In the source VHDL file, specify the architecture name to be used for entity.<br /><br />If you specified the<span>&#160;</span><code>-view</code><span>&#160;</span>option for the<span>&#160;</span><code>xmshell</code><span>&#160;</span>utility in the previous step, use that name for the architecture. If you did not specify the<span>&#160;</span><code>-view</code><span>&#160;</span>option, use<span>&#160;</span><code>verilog</code><span>&#160;</span>for the architecture name.</li><li>Add a clause in the source VHDL file to specify the package.<br /><br />If you specified the<span>&#160;</span><code>-package</code><span>&#160;</span>option for the xmshell command in&#160;step 2, use a clause such as<br /><code>use<span>&#160;</span>library.<span>&#160;</span><em>packagename</em>.<span>&#160;</span></code><span style=""><code>all;<br /><br /></code></span>If you did not specify the <code>-package</code> option, use a clause such as<br /><code>use<span>&#160;</span>library.<span>&#160;</span><span style=""><em>HDLModels</em>.all;</span></code></li><li>Compile all VHDL source code using<code><span>&#160;</span>xmvhdl.</code></li><li>Elaborate the design using the<code><span>&#160;</span>xmelab<span>&#160;</span></code>elaborator.</li></ol>
<p><strong>Example</strong></p>

<p>To import the Verilog-AMS module in the file<span>&#160;</span><code>comparator_analog.v</code>, do the following:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">`include<span>&#160;</span></code><code class="java string" style="text-align: left;">&quot;discipline.vams&quot;</code><br /><code class="java plain" style="text-align: left;">`include<span>&#160;</span></code><code class="java string" style="text-align: left;">&quot;constants.vams&quot;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">module comparator(cout, inp, inm);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">output cout;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">input inp, inm;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">electrical cout, inp, inm;<span>&#160;</span></code><code class="java comments" style="text-align: left;">// The ports are explicitly analog</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java comments" style="text-align: left;">// so shelling is required.</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">parameter real td = 1n, tr = 1n, tf = 1n;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">parameter integer i =<span>&#160;</span></code><code class="java value" style="text-align: left;">4.5</code><code class="java plain" style="text-align: left;">, j =<span>&#160;</span></code><code class="java value" style="text-align: left;">5.49</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java plain" style="text-align: left;">endmodule</code></p>
</td>
</tr>
</tbody></table></div>
<ol><li>Compile the Verilog-AMS source code.<br /><code>xmvlog -ams -use5x comparator_analog.v</code><br />If your working library is<span>&#160;</span><code>amsLib</code>, this command compiles the module comparator into<span>&#160;</span><code>amslib.comparator:module</code>. The<span>&#160;</span><code>-use5x</code><span>&#160;</span>option is used because 5x configurations are used later to elaborate the design.</li><li>
<p>Generate model import shells using<code><span>&#160;</span>xmshell.</code><span>&#160;</span>The argument to the<code><span>&#160;</span>xmshell&#160;</code>command is the Library.Cell:View specification for the compiled module.<br /><code>xmshell -import verilog -ams -into vhdl -generic amslib.comparator:module<br /></code>This command generates two shells. The digital Verilog shell, generated in the file<span>&#160;</span><code>comparator.vds</code>, looks like this:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">module comparator(cout, inp, inm);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">output cout ;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">input inp ;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">input inm ;</code><br />&#160;<br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">parameter td =<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e09, tr =<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e-</code><code class="java value" style="text-align: left;">09</code><code class="java plain" style="text-align: left;">, tf =<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e-</code><code class="java value" style="text-align: left;">09</code><code class="java plain" style="text-align: left;">,</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">i =<span>&#160;</span></code><code class="java value" style="text-align: left;">5</code><code class="java plain" style="text-align: left;">, j =<span>&#160;</span></code><code class="java value" style="text-align: left;">5</code><span>&#160;</span><code class="java plain" style="text-align: left;">;</code><br />&#160;<br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">comparator #(.td(td), .tr(tr), .tf(tf))</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">(* integer view_binding=</code><code class="java string" style="text-align: left;">&quot;module&quot;</code><code class="java plain" style="text-align: left;">; *) comparator1</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">(.cout(cout), .inp(inp), .inm(inm));</code><br /><code class="java plain" style="text-align: left;">endmodule</code></p>
</td>
</tr>
</tbody></table></div>

<p>This module has an instance<span>&#160;</span><code>comparator1</code><span>&#160;</span>of the same cell name<span>&#160;</span><code>comparator</code>. It also has a view binding attribute module, which binds the instance to the<span>&#160;</span><code>amslib.comparator:module</code><span>&#160;</span>view. The source that is compiled into the<span>&#160;</span><code>amslib.comparator:module</code><span>&#160;</span>view is a Verilog-AMS description. This switches the elaborator into using the Verilog-AMS language.<br /><br />The VHDL shell, generated in a file called<span>&#160;</span><code>comparator.vhd</code>, looks like this:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">library ieee;</code><br /><code class="java plain" style="text-align: left;">use ieee.std_logic_1164.all;</code><br /><code class="java plain" style="text-align: left;">entity comparator is</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">generic (</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160; &#160; &#160;</code><code class="java plain" style="text-align: left;">td: real :=<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e-</code><code class="java value" style="text-align: left;">09</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160; &#160; &#160;</code><code class="java plain" style="text-align: left;">tr: real :=<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e-</code><code class="java value" style="text-align: left;">09</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160; &#160; &#160;</code><code class="java plain" style="text-align: left;">tf: real :=<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e-</code><code class="java value" style="text-align: left;">09</code><code class="java plain" style="text-align: left;">,</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160; &#160; &#160;</code><code class="java plain" style="text-align: left;">i: integer :=<span>&#160;</span></code><code class="java value" style="text-align: left;">5</code><code class="java plain" style="text-align: left;">,</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160; &#160; &#160;</code><code class="java plain" style="text-align: left;">j: integer :=<span>&#160;</span></code><code class="java value" style="text-align: left;">5</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">port (</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160; &#160; &#160;</code><code class="java plain" style="text-align: left;">cout: out std_logic;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160; &#160; &#160;</code><code class="java plain" style="text-align: left;">inp: in std_logic;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160; &#160; &#160;</code><code class="java plain" style="text-align: left;">inm: in std_logic</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">);</code><br /><code class="java plain" style="text-align: left;">end comparator;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">architecture verilog of comparator is</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">attribute foreign of verilog:architecture is &quot;VERILOG(event)</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">amslib.comparator:digital_shell&quot;;</code><br /><code class="java plain" style="text-align: left;">begin</code><br /><code class="java plain" style="text-align: left;">end;</code></p>
</td>
</tr>
</tbody></table></div>

<p>Notice that the name of the architecture in the shell defaults to verilog.<br /><br />The architecture<span>&#160;</span><code>verilog</code><span>&#160;</span>has a foreign attribute<span>&#160;</span><code>amslib.comparator:digital_shell</code>, which tells the elaborator that the architecture is actually a shell for the Verilog module compiled into the view<span>&#160;</span><code>amslib.comparator:digital_shell</code>. This attribute causes the elaborator to switch from the VHDL language into digital Verilog.<br /><br />The<span>&#160;</span><code>xmshell</code><span>&#160;</span>utility also generates the following VHDL component declaration in the file<span>&#160;</span><code>comparator_comp.vhd</code>:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">library ieee;</code><br /><code class="java plain" style="text-align: left;">use ieee.std_logic_1164.all;</code><br />&#160;<br /><code class="java keyword" style="text-align: left;">package</code><span>&#160;</span><code class="java plain" style="text-align: left;">HDLModelsis</code><br />&#160;<br /><code class="java plain" style="text-align: left;">component comparator</code><br /><code class="java plain" style="text-align: left;">generic (</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">td: real :=<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e-</code><code class="java value" style="text-align: left;">09</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">tr: real :=<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e-</code><code class="java value" style="text-align: left;">09</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">tf: real :=<span>&#160;</span></code><code class="java value" style="text-align: left;">1</code><code class="java plain" style="text-align: left;">.000000e-</code><code class="java value" style="text-align: left;">09</code><code class="java plain" style="text-align: left;">,</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160;</code><code class="java plain" style="text-align: left;">i: integer :=<span>&#160;</span></code><code class="java value" style="text-align: left;">5</code><code class="java plain" style="text-align: left;">,</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160; &#160;</code><code class="java plain" style="text-align: left;">j: integer :=<span>&#160;</span></code><code class="java value" style="text-align: left;">5</code><br /><code class="java plain" style="text-align: left;">);</code><br />&#160;<br /><code class="java plain" style="text-align: left;">port (</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">cout: out std_logic;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">inp: in std_logic;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;<span>&#160;</span></code><code class="java plain" style="text-align: left;">inm: in std_logic</code><br /><code class="java plain" style="text-align: left;">);</code><br /><code class="java plain" style="text-align: left;">end component;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">end HDLModels;</code></p>
</td>
</tr>
</tbody></table></div>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">In Verilog-AMS, identifiers are case sensitive. By default, mixed-case and uppercase identifiers in Verilog-AMS are escaped in VHDL shells. For example, if the Verilog-AMS module is<span>&#160;</span><code>Vlog</code>, this identifier appears in the VHDL shell as<span>&#160;</span><code>\Vlog\</code>. Use the<span>&#160;</span><code>-noescape</code><span>&#160;</span>option if you want the Verilog-AMS module name to be matched exactly in the shell. Do not set the<span>&#160;</span><code>CDS_ALT_NMP</code><span>&#160;</span>environment variable, which is not supported.</div>
</div>
</li><li>
<p>In the source VHDL file, specify that architecture<code><span>&#160;</span>verilog</code>&#160;is to be used for entity<span>&#160;</span><code>comparator</code>&#160;(because this example uses the default value). Add the<code><span>&#160;</span>use<span>&#160;</span></code>clause (using the default version). With these changes, the source VHDL file for this example looks like:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">-- top.vhd</code><br /><code class="java plain" style="text-align: left;">library ieee;</code><br /><code class="java plain" style="text-align: left;">use ieee.std_logic_1164.all;</code><br /><code class="java plain" style="text-align: left;">use work.HDLModels.all;</code><br /><code class="java plain" style="text-align: left;">entity top is</code><br /><code class="java plain" style="text-align: left;">end top;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">architecture testbench of top is</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">signal in1, in2, output : std_logic;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java keyword" style="text-align: left;">for</code><span>&#160;</span><code class="java plain" style="text-align: left;">all: comparator use entity work.comparator(verilog);</code><br /><code class="java plain" style="text-align: left;">begin</code><br />&#160;<br /><code class="java plain" style="text-align: left;">test: process begin</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">in1 &lt;=<span>&#160;</span></code><code class="java string" style="text-align: left;">&#39;0&#39;</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">in2 &lt;=<span>&#160;</span></code><code class="java string" style="text-align: left;">&#39;0&#39;</code><code class="java plain" style="text-align: left;">;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">wait;</code><br /><code class="java plain" style="text-align: left;">end process;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">comparator12: comparator port map(output, in1, in2);</code><br />&#160;<br /><code class="java plain" style="text-align: left;">end;</code></p>
</td>
</tr>
</tbody></table></div>

<p>The<span>&#160;</span><code>for all</code><span>&#160;</span>statement binds the comparator instance to the design unit in amslib.comparator:verilog, which is a compiled version of the architecture<span>&#160;</span><code>verilog</code>.</p>
</li><li>Compile the top-level VHDL file (<code>top.vhd</code>) and the VHDL package generated earlier by<code><span>&#160;</span>xmshell</code>.<code><br /><br />xmvhdl -v93 comparator_comp.vhd top.vhd -use5x</code></li><li>Elaborate the design with<code><span>&#160;</span>xmelab</code>. Assuming that the corresponding 5x configuration is<code><span>&#160;</span>amslib.top:config<span>&#160;</span></code>and that the<span>&#160;</span><code>connectrules</code>&#160;module is compiled into<code><span>&#160;</span>amslib.AMSconnect:module</code>, you can elaborate the design with a command such as<br /><br /><code>xmelab amslib.top:config AMSconnect -discipline logic<br /><br /></code>In this example, using the<span>&#160;</span><code>-discipline logic</code>&#160;option sets the discipline of the shell ports to logic.</li></ol><h5 id="ImportingaVerilogAMSModule-RelatedTopics">Related Topics</h5><ul><li><a href="Importing_Verilog-AMS_Modules_into_VHDL.html">Importing Verilog-AMS Modules into VHDL</a></li><li><a href="xmshell_Command.html">xmshell Command</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Importing_Verilog-AMS_Modules_into_VHDL.html" id="prev" title="Importing_Verilog-AMS_Modules_into_VHDL">Importing_Verilog-AMS_Modules_ ...</a></em></b><b><em><a href="xmshell_Command.html" id="nex" title="xmshell_Command">xmshell_Command</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>