# 1 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile-discovery.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile-discovery.dts" 2





/dts-v1/;


# 1 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile.dtsi" 1





/dts-v1/;


# 1 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sdm660.h" 1
# 7 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 8 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/qcom/sdm630.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
   clock-output-names = "sleep_clk";
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&PERF_CPU_SLEEP_0
      &PERF_CPU_SLEEP_1
      &PERF_CLUSTER_SLEEP_0
      &PERF_CLUSTER_SLEEP_1
      &PERF_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1126>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x101>;
   enable-method = "psci";
   cpu-idle-states = <&PERF_CPU_SLEEP_0
      &PERF_CPU_SLEEP_1
      &PERF_CLUSTER_SLEEP_0
      &PERF_CLUSTER_SLEEP_1
      &PERF_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1126>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
  };

  CPU2: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x102>;
   enable-method = "psci";
   cpu-idle-states = <&PERF_CPU_SLEEP_0
      &PERF_CPU_SLEEP_1
      &PERF_CLUSTER_SLEEP_0
      &PERF_CLUSTER_SLEEP_1
      &PERF_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1126>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
  };

  CPU3: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x103>;
   enable-method = "psci";
   cpu-idle-states = <&PERF_CPU_SLEEP_0
      &PERF_CPU_SLEEP_1
      &PERF_CLUSTER_SLEEP_0
      &PERF_CLUSTER_SLEEP_1
      &PERF_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1126>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
  };

  CPU4: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&PWR_CPU_SLEEP_0
      &PWR_CPU_SLEEP_1
      &PWR_CLUSTER_SLEEP_0
      &PWR_CLUSTER_SLEEP_1
      &PWR_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1024>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU5: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   cpu-idle-states = <&PWR_CPU_SLEEP_0
      &PWR_CPU_SLEEP_1
      &PWR_CLUSTER_SLEEP_0
      &PWR_CLUSTER_SLEEP_1
      &PWR_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1024>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
  };

  CPU6: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   enable-method = "psci";
   cpu-idle-states = <&PWR_CPU_SLEEP_0
      &PWR_CPU_SLEEP_1
      &PWR_CLUSTER_SLEEP_0
      &PWR_CLUSTER_SLEEP_1
      &PWR_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1024>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
  };

  CPU7: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   enable-method = "psci";
   cpu-idle-states = <&PWR_CPU_SLEEP_0
      &PWR_CPU_SLEEP_1
      &PWR_CLUSTER_SLEEP_0
      &PWR_CLUSTER_SLEEP_1
      &PWR_CLUSTER_SLEEP_2>;
   capacity-dmips-mhz = <1024>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   PWR_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-retention";
    arm,psci-suspend-param = <0x40000002>;
    entry-latency-us = <338>;
    exit-latency-us = <423>;
    min-residency-us = <200>;
   };

   PWR_CPU_SLEEP_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <515>;
    exit-latency-us = <1821>;
    min-residency-us = <1000>;
    local-timer-stop;
   };

   PERF_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-retention";
    arm,psci-suspend-param = <0x40000002>;
    entry-latency-us = <154>;
    exit-latency-us = <87>;
    min-residency-us = <200>;
   };

   PERF_CPU_SLEEP_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <262>;
    exit-latency-us = <301>;
    min-residency-us = <1000>;
    local-timer-stop;
   };

   PWR_CLUSTER_SLEEP_0: cluster-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-cluster-dynamic-retention";
    arm,psci-suspend-param = <0x400000F2>;
    entry-latency-us = <284>;
    exit-latency-us = <384>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PWR_CLUSTER_SLEEP_1: cluster-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-cluster-retention";
    arm,psci-suspend-param = <0x400000F3>;
    entry-latency-us = <338>;
    exit-latency-us = <423>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PWR_CLUSTER_SLEEP_2: cluster-sleep-0-2 {
    compatible = "arm,idle-state";
    idle-state-name = "pwr-cluster-retention";
    arm,psci-suspend-param = <0x400000F4>;
    entry-latency-us = <515>;
    exit-latency-us = <1821>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PERF_CLUSTER_SLEEP_0: cluster-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-cluster-dynamic-retention";
    arm,psci-suspend-param = <0x400000F2>;
    entry-latency-us = <272>;
    exit-latency-us = <329>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PERF_CLUSTER_SLEEP_1: cluster-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-cluster-retention";
    arm,psci-suspend-param = <0x400000F3>;
    entry-latency-us = <332>;
    exit-latency-us = <368>;
    min-residency-us = <9987>;
    local-timer-stop;
   };

   PERF_CLUSTER_SLEEP_2: cluster-sleep-1-2 {
    compatible = "arm,idle-state";
    idle-state-name = "perf-cluster-retention";
    arm,psci-suspend-param = <0x400000F4>;
    entry-latency-us = <545>;
    exit-latency-us = <1609>;
    min-residency-us = <9987>;
    local-timer-stop;
   };
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-msm8998", "qcom,scm";
  };
 };

 memory {
  device_type = "memory";

  reg = <0 0 0 0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 6 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  wlan_msa_guard: wlan-msa-guard@85600000 {
   reg = <0x0 0x85600000 0x0 0x100000>;
   no-map;
  };

  wlan_msa_mem: wlan-msa-mem@85700000 {
   reg = <0x0 0x85700000 0x0 0x100000>;
   no-map;
  };

  qhee_code: qhee-code@85800000 {
   reg = <0x0 0x85800000 0x0 0x600000>;
   no-map;
  };

  rmtfs_mem: memory@85e00000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x85e00000 0x0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  smem_region: smem-mem@86000000 {
   reg = <0 0x86000000 0 0x200000>;
   no-map;
  };

  tz_mem: memory@86200000 {
   reg = <0x0 0x86200000 0x0 0x3300000>;
   no-map;
  };

  mpss_region: mpss@8ac00000 {
   reg = <0x0 0x8ac00000 0x0 0x7e00000>;
   no-map;
  };

  adsp_region: adsp@92a00000 {
   reg = <0x0 0x92a00000 0x0 0x1e00000>;
   no-map;
  };

  mba_region: mba@94800000 {
   reg = <0x0 0x94800000 0x0 0x200000>;
   no-map;
  };

  buffer_mem: tzbuffer@94a00000 {
   reg = <0x0 0x94a00000 0x0 0x100000>;
   no-map;
  };

  venus_region: venus@9f800000 {
   reg = <0x0 0x9f800000 0x0 0x800000>;
   no-map;
  };

  adsp_mem: adsp-region@f6000000 {
   reg = <0x0 0xf6000000 0x0 0x800000>;
   no-map;
  };

  qseecom_mem: qseecom-region@f6800000 {
   reg = <0x0 0xf6800000 0x0 0x1400000>;
   no-map;
  };

  zap_shader_region: gpu@fed00000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0xfed00000 0x0 0xa00000>;
   no-map;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";

  interrupts = <0 168 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  rpm_requests: rpm-requests {
   compatible = "qcom,rpm-sdm660";
   qcom,glink-channels = "rpm_requests";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-sdm660", "qcom,rpmcc";
    #clock-cells = <1>;
   };
  };
 };

 smem: smem {
  compatible = "qcom,smem";
  memory-region = <&smem_region>;
  hwlocks = <&tcsr_mutex 3>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sdm630";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x00100000 0x94000>;

   clock-names = "xo", "sleep_clk";
   clocks = <&xo_board>,
     <&sleep_clk>;
  };

  rpm_msg_ram: memory@778000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00778000 0x7000>;
  };

  qfprom: qfprom@780000 {
   compatible = "qcom,qfprom";
   reg = <0x00780000 0x621c>;
   #address-cells = <1>;
   #size-cells = <1>;
  };

  rng: rng@793000 {
   compatible = "qcom,prng-ee";
   reg = <0x00793000 0x1000>;
   clocks = <&gcc 71>;
   clock-names = "core";
  };

  restart@10ac000 {
   compatible = "qcom,pshold";
   reg = <0x010ac000 0x4>;
  };

  anoc2_smmu: iommu@16c0000 {
   compatible = "qcom,sdm630-smmu-v2", "qcom,smmu-v2";
   reg = <0x016c0000 0x40000>;
   #iommu-cells = <1>;

   #global-interrupts = <2>;
   interrupts =
    <0 229 4>,
    <0 231 4>,

    <0 373 4>,
    <0 374 8>,
    <0 375 8>,
    <0 376 8>,
    <0 377 8>,
    <0 378 8>,
    <0 462 4>,
    <0 463 4>,
    <0 464 4>,
    <0 465 4>,
    <0 466 4>,
    <0 467 4>,
    <0 353 4>,
    <0 354 4>,
    <0 355 4>,
    <0 356 4>,
    <0 357 4>,
    <0 358 4>,
    <0 359 4>,
    <0 360 4>,
    <0 442 4>,
    <0 443 4>,
    <0 444 4>,
    <0 447 4>,
    <0 468 4>,
    <0 469 4>,
    <0 472 4>,
    <0 473 4>,
    <0 474 4>;

   status = "disabled";
  };

  tcsr_mutex_regs: syscon@1f40000 {
   compatible = "syscon";
   reg = <0x01f40000 0x20000>;
  };

  tlmm: pinctrl@3100000 {
   compatible = "qcom,sdm630-pinctrl";
   reg = <0x03100000 0x400000>,
      <0x03500000 0x400000>,
      <0x03900000 0x400000>;
   reg-names = "south", "center", "north";
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 114>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp1_uart1_default: blsp1-uart1-default {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_uart1_sleep: blsp1-uart1-sleep {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_uart2_default: blsp1-uart2-default {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_uart1_default: blsp2-uart1-active {
    tx-rts {
     pins = "gpio16", "gpio19";
     function = "blsp_uart5";
     drive-strength = <2>;
     bias-disable;
    };

    rx {




     pins = "gpio17";
     function = "blsp_uart5";
     drive-strength = <2>;
     bias-pull-up;
    };

    cts {

     pins = "gpio18";
     function = "blsp_uart5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   blsp2_uart1_sleep: blsp2-uart1-sleep {
    tx {
     pins = "gpio16";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };

    rx-cts-rts {
     pins = "gpio17", "gpio18", "gpio19";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c1_default: i2c1-default {
    pins = "gpio2", "gpio3";
    drive-strength = <2>;
    bias-disable;
   };

   i2c1_sleep: i2c1-sleep {
    pins = "gpio2", "gpio3";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c2_default: i2c2-default {
    pins = "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };

   i2c2_sleep: i2c2-sleep {
    pins = "gpio6", "gpio7";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c3_default: i2c3-default {
    pins = "gpio10", "gpio11";
    drive-strength = <2>;
    bias-disable;
   };

   i2c3_sleep: i2c3-sleep {
    pins = "gpio10", "gpio11";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c4_default: i2c4-default {
    pins = "gpio14", "gpio15";
    drive-strength = <2>;
    bias-disable;
   };

   i2c4_sleep: i2c4-sleep {
    pins = "gpio14", "gpio15";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c5_default: i2c5-default {
    pins = "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };

   i2c5_sleep: i2c5-sleep {
    pins = "gpio18", "gpio19";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c6_default: i2c6-default {
    pins = "gpio22", "gpio23";
    drive-strength = <2>;
    bias-disable;
   };

   i2c6_sleep: i2c6-sleep {
    pins = "gpio22", "gpio23";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c7_default: i2c7-default {
    pins = "gpio26", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };

   i2c7_sleep: i2c7-sleep {
    pins = "gpio26", "gpio27";
    drive-strength = <2>;
    bias-pull-up;
   };

   i2c8_default: i2c8-default {
    pins = "gpio30", "gpio31";
    drive-strength = <2>;
    bias-disable;
   };

   i2c8_sleep: i2c8-sleep {
    pins = "gpio30", "gpio31";
    drive-strength = <2>;
    bias-pull-up;
   };

   sdc1_state_on: sdc1-on {
    clk {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };

    rclk {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_state_off: sdc1-off {
    clk {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };

    rclk {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc2_state_on: sdc2-on {
    clk {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };

    sd-cd {
     pins = "gpio54";
     bias-pull-up;
     drive-strength = <2>;
    };
   };

   sdc2_state_off: sdc2-off {
    clk {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };

    sd-cd {
     pins = "gpio54";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  kgsl_smmu: iommu@5040000 {
   compatible = "qcom,sdm630-smmu-v2", "qcom,smmu-v2";
   reg = <0x05040000 0x10000>;
   #iommu-cells = <1>;

   #global-interrupts = <2>;
   interrupts =
    <0 229 4>,
    <0 231 4>,

    <0 329 4>,
    <0 330 4>,
    <0 331 4>,
    <0 332 4>,
    <0 116 4>,
    <0 117 4>,
    <0 349 4>,
    <0 350 4>;

   status = "disabled";
  };

  lpass_smmu: iommu@5100000 {
   compatible = "qcom,sdm630-smmu-v2", "qcom,smmu-v2";
   reg = <0x05100000 0x40000>;
   #iommu-cells = <1>;

   #global-interrupts = <2>;
   interrupts =
    <0 229 4>,
    <0 231 4>,

    <0 226 4>,
    <0 393 4>,
    <0 394 4>,
    <0 395 4>,
    <0 396 4>,
    <0 397 4>,
    <0 398 4>,
    <0 399 4>,
    <0 400 4>,
    <0 401 4>,
    <0 402 4>,
    <0 403 4>,
    <0 137 4>,
    <0 224 4>,
    <0 225 4>,
    <0 310 4>,
    <0 404 4>;

   status = "disabled";
  };

  spmi_bus: spmi@800f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0800f000 0x1000>,
    <0x08400000 0x1000000>,
    <0x09400000 0x1000000>,
    <0x0a400000 0x220000>,
    <0x0800a000 0x3000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 326 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  sdhc_1: sdhci@c0c4000 {
   compatible = "qcom,sdm630-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0c0c4000 0x1000>,
    <0x0c0c5000 0x1000>;
   reg-names = "hc", "cqhci";

   interrupts = <0 110 4>,
     <0 112 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 75>,
     <&gcc 74>,
     <&xo_board>;
   clock-names = "core", "iface", "xo";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc1_state_on>;
   pinctrl-1 = <&sdc1_state_off>;

   bus-width = <8>;
   non-removable;

   status = "disabled";
  };

  blsp1_dma: dma@c144000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0c144000 0x1f000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 25>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   num-channels = <18>;
   qcom,num-ees = <4>;
  };

  blsp1_uart1: serial@c16f000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0c16f000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 34>,
     <&gcc 25>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 0>, <&blsp1_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart1_default>;
   pinctrl-1 = <&blsp1_uart1_sleep>;
   status = "disabled";
  };

  blsp1_uart2: serial@c170000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0c170000 0x1000>;
   interrupts = <0 108 4>;
   clocks = <&gcc 35>,
     <&gcc 25>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 2>, <&blsp1_dma 3>;
   dma-names = "tx", "rx";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_uart2_default>;
   status = "disabled";
  };

  blsp_i2c1: i2c@c175000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c175000 0x600>;
   interrupts = <0 95 4>;

   clocks = <&gcc 26>,
     <&gcc 25>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c1_default>;
   pinctrl-1 = <&i2c1_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c2: i2c@c176000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c176000 0x600>;
   interrupts = <0 96 4>;

   clocks = <&gcc 28>,
     <&gcc 25>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c2_default>;
   pinctrl-1 = <&i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c3: i2c@c177000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c177000 0x600>;
   interrupts = <0 97 4>;

   clocks = <&gcc 30>,
     <&gcc 25>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c3_default>;
   pinctrl-1 = <&i2c3_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c4: i2c@c178000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c178000 0x600>;
   interrupts = <0 98 4>;

   clocks = <&gcc 32>,
     <&gcc 25>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c4_default>;
   pinctrl-1 = <&i2c4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_dma: dma@c184000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x0c184000 0x1f000>;
   interrupts = <0 239 4>;
   clocks = <&gcc 36>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   num-channels = <18>;
   qcom,num-ees = <4>;
  };

  blsp2_uart1: serial@c1af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x0c1af000 0x200>;
   interrupts = <0 113 4>;
   clocks = <&gcc 45>,
     <&gcc 36>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 0>, <&blsp2_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_uart1_default>;
   pinctrl-1 = <&blsp2_uart1_sleep>;
   status = "disabled";
  };

  blsp_i2c5: i2c@c1b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b5000 0x600>;
   interrupts = <0 101 4>;

   clocks = <&gcc 37>,
     <&gcc 36>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c5_default>;
   pinctrl-1 = <&i2c5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@c1b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b6000 0x600>;
   interrupts = <0 102 4>;

   clocks = <&gcc 39>,
     <&gcc 36>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c6_default>;
   pinctrl-1 = <&i2c6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c7: i2c@c1b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b7000 0x600>;
   interrupts = <0 103 4>;

   clocks = <&gcc 41>,
     <&gcc 36>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c7_default>;
   pinctrl-1 = <&i2c7_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c8: i2c@c1b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x0c1b8000 0x600>;
   interrupts = <0 104 4>;

   clocks = <&gcc 43>,
     <&gcc 36>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c8_default>;
   pinctrl-1 = <&i2c8_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  mmss_smmu: iommu@cd00000 {
   compatible = "qcom,sdm630-smmu-v2", "qcom,smmu-v2";
   reg = <0x0cd00000 0x40000>;
   #iommu-cells = <1>;

   #global-interrupts = <2>;
   interrupts =
    <0 229 4>,
    <0 231 4>,

    <0 263 4>,
    <0 266 4>,
    <0 267 4>,
    <0 268 4>,
    <0 244 4>,
    <0 245 4>,
    <0 247 4>,
    <0 248 4>,
    <0 249 4>,
    <0 250 4>,
    <0 251 4>,
    <0 252 4>,
    <0 253 4>,
    <0 254 4>,
    <0 255 4>,
    <0 256 4>,
    <0 260 4>,
    <0 261 4>,
    <0 262 4>,
    <0 272 4>,
    <0 273 4>,
    <0 274 4>,
    <0 275 4>,
    <0 276 4>;

   status = "disabled";
  };

  apcs_glb: mailbox@17911000 {
   compatible = "qcom,sdm660-apcs-hmss-global";
   reg = <0x17911000 0x1000>;

   #mbox-cells = <1>;
  };

  timer@17920000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x17920000 0x1000>;
   clock-frequency = <19200000>;

   frame@17921000 {
    frame-number = <0>;
    interrupts = <0 8 0x4>,
      <0 7 0x4>;
    reg = <0x17921000 0x1000>,
     <0x17922000 0x1000>;
   };

   frame@17923000 {
    frame-number = <1>;
    interrupts = <0 9 0x4>;
    reg = <0x17923000 0x1000>;
    status = "disabled";
   };

   frame@17924000 {
    frame-number = <2>;
    interrupts = <0 10 0x4>;
    reg = <0x17924000 0x1000>;
    status = "disabled";
   };

   frame@17925000 {
    frame-number = <3>;
    interrupts = <0 11 0x4>;
    reg = <0x17925000 0x1000>;
    status = "disabled";
   };

   frame@17926000 {
    frame-number = <4>;
    interrupts = <0 12 0x4>;
    reg = <0x17926000 0x1000>;
    status = "disabled";
   };

   frame@17927000 {
    frame-number = <5>;
    interrupts = <0 13 0x4>;
    reg = <0x17927000 0x1000>;
    status = "disabled";
   };

   frame@17928000 {
    frame-number = <6>;
    interrupts = <0 14 0x4>;
    reg = <0x17928000 0x1000>;
    status = "disabled";
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   reg = <0x17a00000 0x10000>,
      <0x17b00000 0x100000>;
   #interrupt-cells = <3>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
   interrupts = <1 9 4>;
  };
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_regs 0 0x1000>;
  #hwlock-cells = <1>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
     <1 2 0xf08>,
     <1 3 0xf08>,
     <1 0 0xf08>;
 };
};
# 9 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm660.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 7 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 9 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2

&spmi_bus {

 pmic@0 {
  compatible = "qcom,pm660", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pon: pon@800 {
   compatible = "qcom,pm8916-pon";

   reg = <0x800>;

   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };

  };

  pm660_gpios: gpios@c000 {
   compatible = "qcom,pm660-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm660_gpios 0 0 13>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 10 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm660l.dtsi" 1
# 10 "arch/arm64/boot/dts/qcom/pm660l.dtsi"
&spmi_bus {

 pmic@2 {
  compatible = "qcom,pm660l", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm660l_gpios: gpios@c000 {
   compatible = "qcom,pm660l-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm660l_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pm660l", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/gpio-keys.h" 1
# 14 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile.dtsi" 2

/ {

 qcom,msm-id = <318 0>;
 qcom,board-id = <8 1>;
 qcom,pmic-id = <0x1001b 0x101011a 0x00 0x00 0x1001b 0x201011a 0x00 0x00>;


 chosen {
  bootargs = "earlycon=tty0 console=tty0";

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  stdout-path = "framebuffer0";

  framebuffer0: framebuffer@9d400000 {
   compatible = "simple-framebuffer";
   reg = <0 0x9d400000 0 (1920 * 1080 * 4)>;
   width = <1080>;
   height = <1920>;
   stride = <(1080 * 4)>;
   format = "a8r8g8b8";
   status= "okay";
  };
 };

 gpio_keys {
  status = "okay";
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  #address-cells = <1>;
  #size-cells = <0>;
  autorepeat;

  camera_focus {
   label = "Camera Focus";
   gpios = <&tlmm 64 1>;
   linux,input-type = <1>;
   linux,code = <0x210>;
   debounce-interval = <15>;
  };

  camera_snapshot {
   label = "Camera Snapshot";
   gpios = <&tlmm 113 1>;
   linux,input-type = <1>;
   linux,code = <212>;
   debounce-interval = <15>;
  };

  vol_down {
   label = "Volume Down";
   gpios = <&pm660l_gpios 7 1>;
   linux,input-type = <1>;
   linux,code = <114>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ramoops@ffc00000 {
   compatible = "ramoops";
   reg = <0x0 0xffc00000 0x0 0x100000>;
   record-size = <0x10000>;
   console-size = <0x60000>;
   ftrace-size = <0x10000>;
   pmsg-size = <0x20000>;
   ecc-size = <16>;
   status = "okay";
  };

  debug_region@ffb00000 {
   reg = <0x00 0xffb00000 0x00 0x100000>;
   no-map;
  };

  removed_region@85800000 {
   reg = <0x00 0x85800000 0x00 0x3700000>;
   no-map;
  };
 };

 soc {
  sdhci@c0c4000 {
   status = "okay";

   mmc-ddr-1_8v;

   mmc-hs400-1_8v;
  };

  i2c@c175000 {
   status = "okay";


  };

  i2c@c176000 {
   status = "okay";


  };

  serial@c1af000 {
   status = "okay";
  };



  i2c@c1b6000 {
   status = "okay";


  };
 };
};
# 9 "arch/arm64/boot/dts/qcom/sdm630-sony-xperia-nile-discovery.dts" 2

/ {
 model = "Sony Xperia XA2 Ultra";
 compatible = "sony,discovery-row", "qcom,sdm630";
};
