@E: CS187 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":151:5:151:9|Expecting ,
@E: CS187 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":228:0:228:8|Expecting endmodule

