TimeQuest Timing Analyzer report for hdmi_colorbar
Thu Dec 01 12:01:58 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Signal Integrity Metrics (Slow 1200mv 0c Model)
 59. Signal Integrity Metrics (Slow 1200mv 85c Model)
 60. Signal Integrity Metrics (Fast 1200mv 0c Model)
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; hdmi_colorbar                                       ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 107.91 MHz ; 107.91 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 152.02 MHz ; 152.02 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.711  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.733 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.720  ; 0.000         ;
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.711 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.152     ; 2.552      ;
; 0.760 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.152     ; 2.503      ;
; 0.784 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.136     ; 2.495      ;
; 0.833 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.136     ; 2.446      ;
; 1.098 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.136     ; 2.637      ;
; 1.187 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.136     ; 2.548      ;
; 1.188 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.152     ; 2.531      ;
; 1.277 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.152     ; 2.442      ;
; 1.463 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.809      ;
; 1.512 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.760      ;
; 1.770 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.958      ;
; 1.859 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.869      ;
; 2.075 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.197      ;
; 2.082 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.190      ;
; 2.435 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.293      ;
; 2.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.257      ;
; 4.785 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.175     ; 3.041      ;
; 4.999 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 2.925      ;
; 5.023 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 2.901      ;
; 5.025 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 2.899      ;
; 5.047 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 2.877      ;
; 5.048 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 2.876      ;
; 5.049 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 2.875      ;
; 5.050 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 2.874      ;
; 5.363 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.077     ; 2.561      ;
; 5.371 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.546      ;
; 5.404 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.513      ;
; 5.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.510      ;
; 5.412 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.508      ;
; 5.604 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.313      ;
; 5.608 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.309      ;
; 5.608 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.309      ;
; 5.611 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.306      ;
; 5.612 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.305      ;
; 5.615 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.302      ;
; 5.615 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 2.302      ;
; 5.661 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.264      ;
; 5.725 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.195      ;
; 5.726 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.194      ;
; 5.727 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.193      ;
; 5.728 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.192      ;
; 5.730 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.190      ;
; 5.731 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.189      ;
; 5.733 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.187      ;
; 5.733 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.187      ;
; 5.734 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.186      ;
; 5.798 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.173     ; 2.030      ;
; 5.815 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.187     ; 1.999      ;
; 5.849 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.184     ; 1.968      ;
; 5.860 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.065      ;
; 5.861 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.064      ;
; 5.861 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.064      ;
; 5.862 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.063      ;
; 5.863 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.062      ;
; 5.863 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.062      ;
; 5.865 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.060      ;
; 5.868 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.057      ;
; 5.869 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.056      ;
; 6.001 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.184     ; 1.816      ;
; 6.011 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.173     ; 1.817      ;
; 6.534 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.386      ;
; 6.549 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.275      ;
; 6.551 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.273      ;
; 6.561 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.263      ;
; 6.562 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.262      ;
; 6.563 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.261      ;
; 6.563 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.261      ;
; 6.578 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.246      ;
; 6.579 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.245      ;
; 6.579 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.245      ;
; 6.579 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.245      ;
; 6.579 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.245      ;
; 6.583 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.241      ;
; 6.584 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.240      ;
; 6.584 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.240      ;
; 6.584 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.240      ;
; 6.586 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.238      ;
; 6.597 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.227      ;
; 6.597 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.324      ;
; 6.597 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.324      ;
; 6.615 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.209      ;
; 6.615 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.306      ;
; 6.616 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.208      ;
; 6.622 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.202      ;
; 6.622 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.202      ;
; 6.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.197      ;
; 6.631 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.193      ;
; 6.632 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.192      ;
; 6.647 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.273      ;
; 6.648 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.272      ;
; 6.650 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.270      ;
; 6.650 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.270      ;
; 6.656 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.264      ;
; 6.657 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.263      ;
; 6.658 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.262      ;
; 6.658 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.262      ;
; 6.658 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.262      ;
; 6.658 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.262      ;
; 6.658 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.262      ;
; 6.659 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.261      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 30.733 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.103     ; 9.165      ;
; 30.763 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.103     ; 9.135      ;
; 30.916 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 9.005      ;
; 30.946 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.975      ;
; 30.958 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.962      ;
; 31.104 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.816      ;
; 31.110 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.811      ;
; 31.116 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.805      ;
; 31.133 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.787      ;
; 31.140 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.781      ;
; 31.146 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.775      ;
; 31.203 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.711      ;
; 31.279 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.641      ;
; 31.299 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.622      ;
; 31.310 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.611      ;
; 31.329 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.592      ;
; 31.340 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.581      ;
; 31.349 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.565      ;
; 31.378 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.536      ;
; 31.408 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.103     ; 8.490      ;
; 31.448 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.473      ;
; 31.457 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.457      ;
; 31.478 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.443      ;
; 31.508 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.413      ;
; 31.524 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.390      ;
; 31.538 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.383      ;
; 31.603 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.311      ;
; 31.616 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.298      ;
; 31.642 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.279      ;
; 31.667 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.247      ;
; 31.672 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.249      ;
; 31.762 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.152      ;
; 31.790 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 8.131      ;
; 31.813 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.101      ;
; 31.842 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 8.072      ;
; 31.866 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.046      ;
; 31.896 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 8.016      ;
; 31.907 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.998      ;
; 31.959 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.961      ;
; 31.988 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.926      ;
; 31.990 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.931      ;
; 32.002 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.919      ;
; 32.032 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.889      ;
; 32.054 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.858      ;
; 32.060 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.852      ;
; 32.084 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.828      ;
; 32.090 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.822      ;
; 32.132 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.788      ;
; 32.162 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.752      ;
; 32.181 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.738      ;
; 32.188 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.733      ;
; 32.196 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.725      ;
; 32.204 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.710      ;
; 32.223 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.697      ;
; 32.226 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.695      ;
; 32.246 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.666      ;
; 32.248 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.664      ;
; 32.271 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.643      ;
; 32.273 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.646      ;
; 32.275 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.647      ;
; 32.276 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.636      ;
; 32.278 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.642      ;
; 32.278 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.634      ;
; 32.294 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.628      ;
; 32.298 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.621      ;
; 32.303 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.616      ;
; 32.303 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.619      ;
; 32.308 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.606      ;
; 32.314 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.607      ;
; 32.322 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.600      ;
; 32.322 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.599      ;
; 32.335 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.579      ;
; 32.341 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.579      ;
; 32.344 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.577      ;
; 32.362 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 7.549      ;
; 32.363 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.556      ;
; 32.369 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.551      ;
; 32.379 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.540      ;
; 32.387 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 7.524      ;
; 32.392 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 7.519      ;
; 32.393 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.526      ;
; 32.393 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.519      ;
; 32.403 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.511      ;
; 32.412 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.510      ;
; 32.415 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 7.500      ;
; 32.417 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.497      ;
; 32.423 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.489      ;
; 32.426 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 7.487      ;
; 32.431 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.491      ;
; 32.432 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.488      ;
; 32.440 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.482      ;
; 32.440 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 7.475      ;
; 32.442 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.472      ;
; 32.445 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 7.470      ;
; 32.446 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 7.468      ;
; 32.447 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.475      ;
; 32.451 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 7.461      ;
; 32.466 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[15]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.453      ;
; 32.468 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.454      ;
; 32.470 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.435      ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_isnt|cnt_v[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_isnt|cnt_v[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_isnt|cnt_v[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.500 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.520 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.527 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.531 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.824      ;
; 0.649 ; vga_pic:vga_pic_inst|pix_data[13]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.649 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.650 ; vga_pic:vga_pic_inst|pix_data[10]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.650 ; vga_pic:vga_pic_inst|pix_data[10]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.943      ;
; 0.650 ; vga_pic:vga_pic_inst|pix_data[4]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.942      ;
; 0.650 ; vga_pic:vga_pic_inst|pix_data[4]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.942      ;
; 0.651 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.943      ;
; 0.651 ; vga_pic:vga_pic_inst|pix_data[13]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.943      ;
; 0.651 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.681 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.974      ;
; 0.702 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.743 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.745 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.749 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.751 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.768 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.777 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.069      ;
; 0.779 ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.788 ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.800 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.092      ;
; 0.801 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.093      ;
; 0.815 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.856 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.149      ;
; 0.857 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.150      ;
; 0.860 ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.153      ;
; 0.904 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.197      ;
; 0.906 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.199      ;
; 0.954 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.247      ;
; 1.058 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.342      ;
; 1.058 ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.354      ;
; 1.097 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
; 1.098 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.106 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.399      ;
; 1.106 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.399      ;
; 1.115 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.140 ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.430      ;
; 1.149 ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.158 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.197 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.491      ;
; 1.219 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.228 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.521      ;
; 1.236 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.529      ;
; 1.237 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.530      ;
; 1.238 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.246 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.251 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.545      ;
; 1.255 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.255 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.281 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.306 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.600      ;
; 1.308 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.597      ;
; 1.311 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.604      ;
; 1.331 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.623      ;
; 1.355 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.644      ;
; 1.367 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.680      ;
; 1.369 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.656      ;
; 1.369 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.662      ;
; 1.377 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.670      ;
; 1.386 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.679      ;
; 1.392 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.679      ;
; 1.394 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.681      ;
; 1.394 ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.687      ;
; 1.395 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.682      ;
; 1.395 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.396 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.694      ;
; 1.404 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.702      ;
; 1.408 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.705      ;
; 1.420 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.707      ;
; 1.423 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[7]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.707      ;
; 1.423 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.715      ;
; 1.427 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.721      ;
; 1.434 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.721      ;
; 1.455 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.742      ;
; 1.482 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.775      ;
; 1.485 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.774      ;
; 1.489 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.793      ;
; 1.508 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.801      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.487 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.779      ;
; 0.493 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.785      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.797      ;
; 0.510 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.616 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.032      ;
; 0.617 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.033      ;
; 0.617 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.034      ;
; 0.617 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.034      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.034      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.035      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.035      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.035      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.035      ;
; 0.619 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.035      ;
; 0.619 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.036      ;
; 0.620 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.037      ;
; 0.623 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.040      ;
; 0.625 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.041      ;
; 0.625 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.042      ;
; 0.626 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.042      ;
; 0.626 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.043      ;
; 0.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.043      ;
; 0.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.043      ;
; 0.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.044      ;
; 0.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.044      ;
; 0.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.044      ;
; 0.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.044      ;
; 0.628 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.045      ;
; 0.642 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.646 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.739 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.750 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.763 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.787 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.790 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.084      ;
; 0.805 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.097      ;
; 0.852 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.145      ;
; 0.939 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.231      ;
; 0.982 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.275      ;
; 1.265 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 1.674      ;
; 1.273 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 1.694      ;
; 1.384 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.791      ;
; 1.422 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 1.843      ;
; 1.436 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 1.845      ;
; 1.631 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.928      ;
; 1.632 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.929      ;
; 1.636 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.933      ;
; 1.637 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.934      ;
; 1.639 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.936      ;
; 1.640 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.640 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.937      ;
; 1.662 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.959      ;
; 1.666 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.963      ;
; 1.712 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.016      ;
; 1.713 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.017      ;
; 1.714 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.018      ;
; 1.715 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.019      ;
; 1.716 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.020      ;
; 1.718 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.022      ;
; 1.719 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.023      ;
; 1.721 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.025      ;
; 1.722 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.026      ;
; 1.778 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.075      ;
; 1.830 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.119      ;
; 1.833 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.122      ;
; 1.834 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.123      ;
; 1.842 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.131      ;
; 1.843 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.132      ;
; 1.853 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.142      ;
; 1.862 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.151      ;
; 1.945 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.234      ;
; 1.978 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.267      ;
; 1.982 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.271      ;
; 2.005 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.309      ;
; 2.041 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.337      ;
; 2.260 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 2.679      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1]                                                                                 ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2]                                                                                 ;
; 3.724 ; 3.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ;
; 3.724 ; 3.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                         ;
; 3.724 ; 3.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.867 ; 4.055        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ;
; 3.867 ; 4.055        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                         ;
; 3.867 ; 4.055        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4]                                                                                 ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0]                                                                                 ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1]                                                                                 ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ;
; 3.869 ; 4.057        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------+
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                            ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[0]         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[2]         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[3]      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[0]      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[1]     ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[5]     ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[7]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[0]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[13]                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[1]     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.635 ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.635 ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.606 ; 3.596 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.606 ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.606 ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.586 ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.587 ; 3.576 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.586 ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.577 ; 3.566 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.205 ; 3.196 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.205 ; 3.196 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.204 ; 3.195 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.176 ; 3.167 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.204 ; 3.195 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.176 ; 3.167 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.149 ; 3.137 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.149 ; 3.137 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 113.68 MHz ; 113.68 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 160.46 MHz ; 160.46 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.884  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.203 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.719  ; 0.000         ;
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.715 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.884 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.137     ; 2.446      ;
; 0.947 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.137     ; 2.383      ;
; 0.965 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.123     ; 2.379      ;
; 1.028 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.123     ; 2.316      ;
; 1.237 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.123     ; 2.516      ;
; 1.319 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.137     ; 2.420      ;
; 1.333 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.123     ; 2.420      ;
; 1.415 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.137     ; 2.324      ;
; 1.617 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.719      ;
; 1.680 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.656      ;
; 1.885 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.860      ;
; 1.981 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.764      ;
; 2.220 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.117      ;
; 2.249 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.088      ;
; 2.538 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.208      ;
; 2.597 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.149      ;
; 4.940 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.155     ; 2.907      ;
; 5.155 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.779      ;
; 5.172 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.762      ;
; 5.175 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.759      ;
; 5.200 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.734      ;
; 5.202 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.732      ;
; 5.203 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.731      ;
; 5.205 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.729      ;
; 5.484 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.450      ;
; 5.498 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.428      ;
; 5.517 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.409      ;
; 5.520 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.406      ;
; 5.566 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.364      ;
; 5.699 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.227      ;
; 5.704 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.222      ;
; 5.705 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.221      ;
; 5.707 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.219      ;
; 5.708 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.218      ;
; 5.711 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.215      ;
; 5.712 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.214      ;
; 5.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 2.146      ;
; 5.840 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.090      ;
; 5.842 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.088      ;
; 5.843 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.087      ;
; 5.844 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.086      ;
; 5.846 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.084      ;
; 5.847 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.083      ;
; 5.848 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.082      ;
; 5.849 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.081      ;
; 5.850 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.080      ;
; 5.908 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.150     ; 1.944      ;
; 5.932 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.165     ; 1.905      ;
; 5.969 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.163     ; 1.870      ;
; 5.972 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.962      ;
; 5.973 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.961      ;
; 5.974 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.960      ;
; 5.975 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.959      ;
; 5.975 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.959      ;
; 5.976 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.958      ;
; 5.978 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.956      ;
; 5.981 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.953      ;
; 5.982 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.068     ; 1.952      ;
; 6.106 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.163     ; 1.733      ;
; 6.119 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.150     ; 1.733      ;
; 6.607 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.322      ;
; 6.695 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.157     ; 1.150      ;
; 6.695 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.151      ;
; 6.704 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.142      ;
; 6.705 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.141      ;
; 6.707 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.157     ; 1.138      ;
; 6.707 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.223      ;
; 6.707 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.223      ;
; 6.708 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.157     ; 1.137      ;
; 6.720 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.157     ; 1.125      ;
; 6.722 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.157     ; 1.123      ;
; 6.723 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.123      ;
; 6.723 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.123      ;
; 6.723 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.123      ;
; 6.726 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.157     ; 1.119      ;
; 6.726 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.120      ;
; 6.727 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.119      ;
; 6.728 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.118      ;
; 6.729 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.157     ; 1.116      ;
; 6.736 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.157     ; 1.109      ;
; 6.753 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.177      ;
; 6.757 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.089      ;
; 6.758 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.088      ;
; 6.766 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.080      ;
; 6.766 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.080      ;
; 6.768 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.078      ;
; 6.772 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.074      ;
; 6.773 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.073      ;
; 6.779 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.151      ;
; 6.780 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.149      ;
; 6.783 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.147      ;
; 6.783 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.147      ;
; 6.787 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.143      ;
; 6.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.142      ;
; 6.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.141      ;
; 6.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.141      ;
; 6.789 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.141      ;
; 6.789 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.141      ;
; 6.789 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 1.140      ;
; 6.790 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.140      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.203 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 8.708      ;
; 31.242 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 8.669      ;
; 31.437 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.494      ;
; 31.462 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.468      ;
; 31.476 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.455      ;
; 31.588 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.342      ;
; 31.610 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.321      ;
; 31.622 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.309      ;
; 31.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.303      ;
; 31.649 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.282      ;
; 31.661 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.270      ;
; 31.681 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 8.244      ;
; 31.756 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.175      ;
; 31.794 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.136      ;
; 31.795 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.136      ;
; 31.795 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.136      ;
; 31.798 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 8.113      ;
; 31.807 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 8.118      ;
; 31.834 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.097      ;
; 31.846 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 8.079      ;
; 31.903 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.028      ;
; 31.909 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 8.016      ;
; 31.942 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.989      ;
; 31.961 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.970      ;
; 32.000 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.931      ;
; 32.013 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.912      ;
; 32.035 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.890      ;
; 32.074 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.851      ;
; 32.078 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.847      ;
; 32.088 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.843      ;
; 32.127 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.804      ;
; 32.204 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.721      ;
; 32.229 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.702      ;
; 32.241 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.684      ;
; 32.243 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.682      ;
; 32.331 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.592      ;
; 32.370 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.553      ;
; 32.401 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.529      ;
; 32.402 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.529      ;
; 32.410 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.515      ;
; 32.506 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.425      ;
; 32.507 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.410      ;
; 32.516 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.407      ;
; 32.522 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.401      ;
; 32.545 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.386      ;
; 32.555 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.368      ;
; 32.561 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.362      ;
; 32.568 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.363      ;
; 32.568 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.357      ;
; 32.571 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.359      ;
; 32.571 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.359      ;
; 32.620 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.305      ;
; 32.673 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.252      ;
; 32.690 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.233      ;
; 32.691 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.240      ;
; 32.694 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.231      ;
; 32.695 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.236      ;
; 32.697 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.233      ;
; 32.707 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.216      ;
; 32.721 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.209      ;
; 32.729 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.194      ;
; 32.730 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.201      ;
; 32.733 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.192      ;
; 32.738 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.184      ;
; 32.741 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.181      ;
; 32.745 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.185      ;
; 32.746 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.177      ;
; 32.746 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 7.176      ;
; 32.758 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.171      ;
; 32.761 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.168      ;
; 32.766 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.163      ;
; 32.783 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.147      ;
; 32.790 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.135      ;
; 32.799 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.126      ;
; 32.804 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.126      ;
; 32.807 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.123      ;
; 32.811 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.114      ;
; 32.817 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.113      ;
; 32.818 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.105      ;
; 32.820 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.110      ;
; 32.822 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.108      ;
; 32.838 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.087      ;
; 32.847 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.083      ;
; 32.848 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.077      ;
; 32.851 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.078      ;
; 32.852 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.075      ;
; 32.854 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.075      ;
; 32.855 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.072      ;
; 32.857 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.066      ;
; 32.859 ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.069      ;
; 32.859 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.070      ;
; 32.860 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.067      ;
; 32.862 ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.066      ;
; 32.867 ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.061      ;
; 32.871 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.059      ;
; 32.872 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.058      ;
; 32.875 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 7.048      ;
; 32.888 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.042      ;
; 32.891 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.039      ;
; 32.895 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.035      ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_isnt|cnt_v[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.480 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.486 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.487 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.492 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.606 ; vga_pic:vga_pic_inst|pix_data[13]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.606 ; vga_pic:vga_pic_inst|pix_data[10]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.606 ; vga_pic:vga_pic_inst|pix_data[10]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.606 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.606 ; vga_pic:vga_pic_inst|pix_data[4]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.607 ; vga_pic:vga_pic_inst|pix_data[4]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; vga_pic:vga_pic_inst|pix_data[13]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.608 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.876      ;
; 0.633 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.648 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.689 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.692 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.695 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.702 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.714 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.718 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.722 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.722 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.724 ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.725 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.728 ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.746 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.013      ;
; 0.747 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.760 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.028      ;
; 0.781 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.049      ;
; 0.801 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.068      ;
; 0.804 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.072      ;
; 0.806 ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.073      ;
; 0.849 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.117      ;
; 0.880 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.148      ;
; 0.942 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.202      ;
; 0.960 ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.228      ;
; 1.011 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.013 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.016 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.028 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.032 ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.296      ;
; 1.047 ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.049 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.059 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.327      ;
; 1.081 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.347      ;
; 1.084 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.350      ;
; 1.113 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.381      ;
; 1.133 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.135 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.401      ;
; 1.135 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.402      ;
; 1.135 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.138 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.150 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.166 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.189 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.455      ;
; 1.194 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.461      ;
; 1.202 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.468      ;
; 1.203 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.468      ;
; 1.225 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.510      ;
; 1.227 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.488      ;
; 1.228 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.496      ;
; 1.238 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.499      ;
; 1.240 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.501      ;
; 1.241 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.502      ;
; 1.244 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.514      ;
; 1.246 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.518      ;
; 1.254 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.526      ;
; 1.258 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.526      ;
; 1.259 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.531      ;
; 1.260 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.528      ;
; 1.268 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.529      ;
; 1.268 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.538      ;
; 1.272 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[7]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.532      ;
; 1.272 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.278 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.544      ;
; 1.286 ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.288 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.549      ;
; 1.302 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.563      ;
; 1.327 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.604      ;
; 1.329 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.595      ;
; 1.342 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.608      ;
; 1.351 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.613      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.451 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.718      ;
; 0.457 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.724      ;
; 0.470 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.741      ;
; 0.478 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.577 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.954      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.955      ;
; 0.579 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.956      ;
; 0.579 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.956      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.957      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.957      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.957      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.957      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.958      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.958      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.958      ;
; 0.585 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.962      ;
; 0.587 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.964      ;
; 0.587 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.964      ;
; 0.588 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.965      ;
; 0.589 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.966      ;
; 0.590 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.967      ;
; 0.590 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.967      ;
; 0.590 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.967      ;
; 0.590 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.967      ;
; 0.591 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.968      ;
; 0.592 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.969      ;
; 0.592 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.969      ;
; 0.593 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.970      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.687 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.696 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.714 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.731 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.998      ;
; 0.735 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.736 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.747 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.014      ;
; 0.774 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.041      ;
; 0.870 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.138      ;
; 0.879 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.146      ;
; 1.131 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.501      ;
; 1.135 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 1.518      ;
; 1.234 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.604      ;
; 1.259 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 1.642      ;
; 1.288 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.658      ;
; 1.459 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.731      ;
; 1.460 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.732      ;
; 1.463 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.735      ;
; 1.465 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.737      ;
; 1.466 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.738      ;
; 1.467 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.739      ;
; 1.468 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.740      ;
; 1.482 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.754      ;
; 1.485 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.757      ;
; 1.525 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.802      ;
; 1.525 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.802      ;
; 1.526 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.803      ;
; 1.527 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.804      ;
; 1.529 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.806      ;
; 1.530 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.807      ;
; 1.532 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.809      ;
; 1.533 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.810      ;
; 1.534 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.811      ;
; 1.582 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.854      ;
; 1.637 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.900      ;
; 1.641 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.904      ;
; 1.642 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.905      ;
; 1.650 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.913      ;
; 1.651 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.914      ;
; 1.652 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.915      ;
; 1.662 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.925      ;
; 1.728 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.991      ;
; 1.762 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.025      ;
; 1.766 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.029      ;
; 1.783 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.060      ;
; 1.827 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.098      ;
; 2.024 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.165      ; 2.404      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1]                                                                                 ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2]                                                                                 ;
; 3.720 ; 3.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ;
; 3.720 ; 3.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                         ;
; 3.720 ; 3.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.876 ; 4.060        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ;
; 3.876 ; 4.060        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                         ;
; 3.876 ; 4.060        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------+
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]         ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]         ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]         ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]         ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[3]      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[0]      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[1]     ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[5]     ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[0]         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[2]         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[7]     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[0]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[13]                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3]      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[1]     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[5]     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[0]                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[1]                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.326 ; 3.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.327 ; 3.295 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.326 ; 3.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.317 ; 3.285 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.287 ; 3.258 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 2.968 ; 2.935 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.968 ; 2.935 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.967 ; 2.934 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.949 ; 2.916 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.939 ; 2.906 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.967 ; 2.934 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.939 ; 2.906 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 2.941 ; 2.911 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.941 ; 2.911 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.940 ; 2.910 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.922 ; 2.892 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.912 ; 2.882 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.940 ; 2.910 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.912 ; 2.882 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.601  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.065 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.797  ; 0.000         ;
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.796 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 1.108      ;
; 2.606 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 1.103      ;
; 2.631 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.032     ; 1.086      ;
; 2.636 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.032     ; 1.081      ;
; 2.777 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.032     ; 1.131      ;
; 2.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.032     ; 1.120      ;
; 2.811 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 1.089      ;
; 2.822 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 1.078      ;
; 2.936 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.773      ;
; 2.941 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.768      ;
; 3.078 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.822      ;
; 3.089 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.811      ;
; 3.210 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.499      ;
; 3.215 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.494      ;
; 3.371 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.529      ;
; 3.382 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.518      ;
; 6.526 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 1.383      ;
; 6.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.353      ;
; 6.604 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.350      ;
; 6.616 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.338      ;
; 6.628 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.326      ;
; 6.630 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.324      ;
; 6.631 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.323      ;
; 6.633 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.321      ;
; 6.771 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.183      ;
; 6.776 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.172      ;
; 6.790 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.156      ;
; 6.794 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.152      ;
; 6.808 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.138      ;
; 6.884 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.062      ;
; 6.886 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.060      ;
; 6.889 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.057      ;
; 6.893 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 1.061      ;
; 6.894 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.052      ;
; 6.895 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.051      ;
; 6.899 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.047      ;
; 6.900 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.041     ; 1.046      ;
; 6.934 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.014      ;
; 6.935 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.013      ;
; 6.936 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.012      ;
; 6.938 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.010      ;
; 6.939 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.009      ;
; 6.941 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.007      ;
; 6.942 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.006      ;
; 6.943 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.005      ;
; 6.944 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.004      ;
; 6.992 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.962      ;
; 6.993 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.961      ;
; 6.993 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.961      ;
; 6.994 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.960      ;
; 6.994 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.960      ;
; 6.994 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.960      ;
; 6.996 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.958      ;
; 6.998 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.902      ;
; 7.001 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.953      ;
; 7.002 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 0.899      ;
; 7.002 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 0.952      ;
; 7.005 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 0.901      ;
; 7.075 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.086     ; 0.826      ;
; 7.097 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 0.809      ;
; 7.354 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.596      ;
; 7.357 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.547      ;
; 7.360 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.543      ;
; 7.362 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.542      ;
; 7.363 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.541      ;
; 7.363 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.540      ;
; 7.364 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.539      ;
; 7.368 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.535      ;
; 7.368 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.536      ;
; 7.369 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.535      ;
; 7.370 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.534      ;
; 7.371 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.532      ;
; 7.371 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.532      ;
; 7.371 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.532      ;
; 7.374 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.529      ;
; 7.374 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.530      ;
; 7.374 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.530      ;
; 7.375 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.529      ;
; 7.385 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.519      ;
; 7.386 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.518      ;
; 7.386 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.518      ;
; 7.386 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.518      ;
; 7.389 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.515      ;
; 7.391 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.560      ;
; 7.394 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.510      ;
; 7.395 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.509      ;
; 7.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.544      ;
; 7.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.544      ;
; 7.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.543      ;
; 7.409 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.542      ;
; 7.409 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.542      ;
; 7.409 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.541      ;
; 7.409 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.541      ;
; 7.409 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.541      ;
; 7.410 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.541      ;
; 7.410 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.541      ;
; 7.410 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.541      ;
; 7.411 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.540      ;
; 7.423 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.528      ;
; 7.424 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.527      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.065 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 3.872      ;
; 36.106 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.845      ;
; 36.108 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 3.829      ;
; 36.122 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.829      ;
; 36.132 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.819      ;
; 36.149 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.802      ;
; 36.181 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.770      ;
; 36.190 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.761      ;
; 36.193 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.758      ;
; 36.222 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.722      ;
; 36.224 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.727      ;
; 36.232 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.712      ;
; 36.236 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.715      ;
; 36.263 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.688      ;
; 36.268 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.683      ;
; 36.279 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.672      ;
; 36.290 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.654      ;
; 36.300 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 3.637      ;
; 36.311 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.640      ;
; 36.318 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.626      ;
; 36.322 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.629      ;
; 36.328 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.616      ;
; 36.337 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.614      ;
; 36.354 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.597      ;
; 36.363 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.581      ;
; 36.380 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.571      ;
; 36.386 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.558      ;
; 36.397 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.554      ;
; 36.412 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.539      ;
; 36.417 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.534      ;
; 36.424 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.520      ;
; 36.434 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.510      ;
; 36.448 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.503      ;
; 36.450 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.494      ;
; 36.455 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.496      ;
; 36.459 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.485      ;
; 36.478 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.473      ;
; 36.492 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.452      ;
; 36.493 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.451      ;
; 36.504 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.447      ;
; 36.524 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.420      ;
; 36.525 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.419      ;
; 36.553 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.403      ;
; 36.565 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.379      ;
; 36.567 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.377      ;
; 36.568 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.376      ;
; 36.576 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.375      ;
; 36.578 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.366      ;
; 36.590 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.361      ;
; 36.590 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.353      ;
; 36.593 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 3.345      ;
; 36.594 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.358      ;
; 36.594 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.349      ;
; 36.595 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.349      ;
; 36.595 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.357      ;
; 36.599 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.345      ;
; 36.599 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.344      ;
; 36.608 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.343      ;
; 36.621 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.323      ;
; 36.630 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.322      ;
; 36.631 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.313      ;
; 36.636 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.311      ;
; 36.638 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.306      ;
; 36.640 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.307      ;
; 36.642 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.302      ;
; 36.645 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.302      ;
; 36.648 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.303      ;
; 36.651 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.300      ;
; 36.652 ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.295      ;
; 36.653 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.296      ;
; 36.656 ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.291      ;
; 36.661 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.291      ;
; 36.661 ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.286      ;
; 36.662 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.290      ;
; 36.663 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.284      ;
; 36.664 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[0]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.282      ;
; 36.667 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.280      ;
; 36.668 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[4]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.278      ;
; 36.670 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.274      ;
; 36.670 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.274      ;
; 36.672 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.275      ;
; 36.673 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                         ; vga_pic:vga_pic_inst|pix_data[13]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.273      ;
; 36.674 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.270      ;
; 36.689 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.255      ;
; 36.694 ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                         ; vga_pic:vga_pic_inst|pix_data[15]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.249      ;
; 36.697 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.247      ;
; 36.697 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.255      ;
; 36.698 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.253      ;
; 36.700 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.252      ;
; 36.707 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.237      ;
; 36.708 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.243      ;
; 36.713 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.231      ;
; 36.713 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.231      ;
; 36.718 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.234      ;
; 36.719 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.233      ;
; 36.729 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.223      ;
; 36.730 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.222      ;
; 36.735 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.217      ;
; 36.740 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                         ; vga_pic:vga_pic_inst|pix_data[15]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.207      ;
; 36.745 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.199      ;
+--------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_isnt|cnt_v[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_v[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.212 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.222 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.257 ; vga_pic:vga_pic_inst|pix_data[13]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; vga_pic:vga_pic_inst|pix_data[10]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; vga_pic:vga_pic_inst|pix_data[10]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; vga_pic:vga_pic_inst|pix_data[4]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; vga_pic:vga_pic_inst|pix_data[4]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; vga_pic:vga_pic_inst|pix_data[13]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.263 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.269 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.297 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.308 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.313 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.323 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.325 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.446      ;
; 0.330 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.338 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.349 ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.350 ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.357 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.478      ;
; 0.359 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.479      ;
; 0.425 ; vga_ctrl:vga_ctrl_isnt|cnt_v[2]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.545      ;
; 0.432 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.547      ;
; 0.442 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.446 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.455 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.476 ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.488 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]      ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.607      ;
; 0.491 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.610      ;
; 0.509 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.512 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.514 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.636      ;
; 0.519 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.529 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.540 ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.552 ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.672      ;
; 0.555 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.675      ;
; 0.562 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.687      ;
; 0.570 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.695      ;
; 0.570 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.685      ;
; 0.574 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.706      ;
; 0.575 ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.693      ;
; 0.578 ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.698      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.696      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.696      ;
; 0.581 ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.701      ;
; 0.585 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.700      ;
; 0.589 ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.590 ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[7]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.705      ;
; 0.592 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.716      ;
; 0.592 ; vga_ctrl:vga_ctrl_isnt|cnt_h[5]                             ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.595 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.719      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.725      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[2]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.715      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.716      ;
; 0.607 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.726      ;
; 0.615 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n1[0]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.730      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.222 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.413      ;
; 0.223 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.414      ;
; 0.223 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.415      ;
; 0.224 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.415      ;
; 0.224 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.416      ;
; 0.224 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.416      ;
; 0.224 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.415      ;
; 0.224 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.415      ;
; 0.224 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.415      ;
; 0.225 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.416      ;
; 0.226 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.417      ;
; 0.226 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.418      ;
; 0.228 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.419      ;
; 0.228 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.420      ;
; 0.228 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.419      ;
; 0.229 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.420      ;
; 0.229 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.421      ;
; 0.230 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.421      ;
; 0.230 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.421      ;
; 0.230 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.422      ;
; 0.230 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.422      ;
; 0.230 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.421      ;
; 0.231 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.422      ;
; 0.232 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.423      ;
; 0.252 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.293 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.303 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.316 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.325 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.445      ;
; 0.369 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.489      ;
; 0.382 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.503      ;
; 0.493 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.686      ;
; 0.510 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.698      ;
; 0.550 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.738      ;
; 0.558 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.751      ;
; 0.568 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.756      ;
; 0.671 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.795      ;
; 0.672 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.796      ;
; 0.674 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.798      ;
; 0.676 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.800      ;
; 0.677 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.801      ;
; 0.677 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.801      ;
; 0.678 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.802      ;
; 0.679 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.803      ;
; 0.681 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.805      ;
; 0.719 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.844      ;
; 0.720 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.845      ;
; 0.720 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.845      ;
; 0.722 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.847      ;
; 0.723 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.848      ;
; 0.724 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.849      ;
; 0.726 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.851      ;
; 0.726 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.850      ;
; 0.727 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.852      ;
; 0.728 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.853      ;
; 0.756 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.871      ;
; 0.756 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.871      ;
; 0.759 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.874      ;
; 0.761 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.876      ;
; 0.765 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.880      ;
; 0.766 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.768 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.883      ;
; 0.814 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.929      ;
; 0.814 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.929      ;
; 0.817 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.932      ;
; 0.830 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.955      ;
; 0.877 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.001      ;
; 0.956 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.153      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                         ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1]                                                                                 ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                 ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                                         ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                                         ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                                         ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[0]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[1]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[2]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[3]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_fall_s[4]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[0]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[1]                                                                                 ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|data_rise_s[2]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                 ;
; 3.801 ; 4.017        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                 ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst4|DDR:DDR_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.864 ; 4.019        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.864 ; 4.019        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|DDR:DDR_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------+
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[3] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_n1[2]  ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[3] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_in_reg[4] ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_n0[1]      ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[3]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|q_m_reg[4]     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[8]                             ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[0]                            ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[13]                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1]      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2]      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3]      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1]      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[1]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[5]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[7] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg1        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c0_reg2        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg1        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|c1_reg2        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[0]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[1]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[2]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[3]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|cnt[4]         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[0]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[1]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[2]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[3]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[4]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[5]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[6]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|data_out[8]    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg1        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst3|de_reg2        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[0]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[1]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[2]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[3]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[4]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[6]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[7]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_h[9]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[3]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[4]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[5]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_isnt|cnt_v[9]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2]      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]      ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.735 ; 1.780 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.735 ; 1.780 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.705 ; 1.750 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.754 ; 1.802 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.754 ; 1.802 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.734 ; 1.782 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.735 ; 1.783 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.734 ; 1.782 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.725 ; 1.773 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.528 ; 1.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 0.711  ; 0.187 ; N/A      ; N/A     ; 3.719               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.733 ; 0.187 ; N/A      ; N/A     ; 19.715              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.711  ; 0.187 ; N/A      ; N/A     ; 3.719               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.635 ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.635 ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.606 ; 3.596 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.606 ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.606 ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.586 ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.587 ; 3.576 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.586 ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.577 ; 3.566 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.528 ; 1.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ddc_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ddc_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 6719     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 78       ; 0        ; 16       ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 6719     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 78       ; 0        ; 16       ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 118   ; 118  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Dec 01 12:01:55 2022
Info: Command: quartus_sta hdmi_colorbar -c hdmi_colorbar
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'hdmi_colorbar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.711               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    30.733               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.720               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    19.718               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.884               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    31.203               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.719               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    19.715               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.601
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.601               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.065               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.797               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    19.796               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4676 megabytes
    Info: Processing ended: Thu Dec 01 12:01:58 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


