
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//blkdiscard_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401298 <.init>:
  401298:	stp	x29, x30, [sp, #-16]!
  40129c:	mov	x29, sp
  4012a0:	bl	401670 <ferror@plt+0x60>
  4012a4:	ldp	x29, x30, [sp], #16
  4012a8:	ret

Disassembly of section .plt:

00000000004012b0 <memcpy@plt-0x20>:
  4012b0:	stp	x16, x30, [sp, #-16]!
  4012b4:	adrp	x16, 414000 <ferror@plt+0x129f0>
  4012b8:	ldr	x17, [x16, #4088]
  4012bc:	add	x16, x16, #0xff8
  4012c0:	br	x17
  4012c4:	nop
  4012c8:	nop
  4012cc:	nop

00000000004012d0 <memcpy@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012d4:	ldr	x17, [x16]
  4012d8:	add	x16, x16, #0x0
  4012dc:	br	x17

00000000004012e0 <_exit@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012e4:	ldr	x17, [x16, #8]
  4012e8:	add	x16, x16, #0x8
  4012ec:	br	x17

00000000004012f0 <strtoul@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012f4:	ldr	x17, [x16, #16]
  4012f8:	add	x16, x16, #0x10
  4012fc:	br	x17

0000000000401300 <strlen@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401304:	ldr	x17, [x16, #24]
  401308:	add	x16, x16, #0x18
  40130c:	br	x17

0000000000401310 <fputs@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401314:	ldr	x17, [x16, #32]
  401318:	add	x16, x16, #0x20
  40131c:	br	x17

0000000000401320 <exit@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401324:	ldr	x17, [x16, #40]
  401328:	add	x16, x16, #0x28
  40132c:	br	x17

0000000000401330 <dup@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401334:	ldr	x17, [x16, #48]
  401338:	add	x16, x16, #0x30
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401344:	ldr	x17, [x16, #56]
  401348:	add	x16, x16, #0x38
  40134c:	br	x17

0000000000401350 <sysinfo@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401354:	ldr	x17, [x16, #64]
  401358:	add	x16, x16, #0x40
  40135c:	br	x17

0000000000401360 <__cxa_atexit@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401364:	ldr	x17, [x16, #72]
  401368:	add	x16, x16, #0x48
  40136c:	br	x17

0000000000401370 <fputc@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401374:	ldr	x17, [x16, #80]
  401378:	add	x16, x16, #0x50
  40137c:	br	x17

0000000000401380 <clock_gettime@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401384:	ldr	x17, [x16, #88]
  401388:	add	x16, x16, #0x58
  40138c:	br	x17

0000000000401390 <snprintf@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401394:	ldr	x17, [x16, #96]
  401398:	add	x16, x16, #0x60
  40139c:	br	x17

00000000004013a0 <localeconv@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013a4:	ldr	x17, [x16, #104]
  4013a8:	add	x16, x16, #0x68
  4013ac:	br	x17

00000000004013b0 <fileno@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013b4:	ldr	x17, [x16, #112]
  4013b8:	add	x16, x16, #0x70
  4013bc:	br	x17

00000000004013c0 <malloc@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013c4:	ldr	x17, [x16, #120]
  4013c8:	add	x16, x16, #0x78
  4013cc:	br	x17

00000000004013d0 <open@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013d4:	ldr	x17, [x16, #128]
  4013d8:	add	x16, x16, #0x80
  4013dc:	br	x17

00000000004013e0 <__strtol_internal@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013e4:	ldr	x17, [x16, #136]
  4013e8:	add	x16, x16, #0x88
  4013ec:	br	x17

00000000004013f0 <strncmp@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013f4:	ldr	x17, [x16, #144]
  4013f8:	add	x16, x16, #0x90
  4013fc:	br	x17

0000000000401400 <bindtextdomain@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401404:	ldr	x17, [x16, #152]
  401408:	add	x16, x16, #0x98
  40140c:	br	x17

0000000000401410 <__libc_start_main@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401414:	ldr	x17, [x16, #160]
  401418:	add	x16, x16, #0xa0
  40141c:	br	x17

0000000000401420 <fgetc@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401424:	ldr	x17, [x16, #168]
  401428:	add	x16, x16, #0xa8
  40142c:	br	x17

0000000000401430 <gettimeofday@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401434:	ldr	x17, [x16, #176]
  401438:	add	x16, x16, #0xb0
  40143c:	br	x17

0000000000401440 <__strtoul_internal@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401444:	ldr	x17, [x16, #184]
  401448:	add	x16, x16, #0xb8
  40144c:	br	x17

0000000000401450 <strdup@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401454:	ldr	x17, [x16, #192]
  401458:	add	x16, x16, #0xc0
  40145c:	br	x17

0000000000401460 <close@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401464:	ldr	x17, [x16, #200]
  401468:	add	x16, x16, #0xc8
  40146c:	br	x17

0000000000401470 <__gmon_start__@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401474:	ldr	x17, [x16, #208]
  401478:	add	x16, x16, #0xd0
  40147c:	br	x17

0000000000401480 <abort@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401484:	ldr	x17, [x16, #216]
  401488:	add	x16, x16, #0xd8
  40148c:	br	x17

0000000000401490 <textdomain@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401494:	ldr	x17, [x16, #224]
  401498:	add	x16, x16, #0xe0
  40149c:	br	x17

00000000004014a0 <getopt_long@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014a4:	ldr	x17, [x16, #232]
  4014a8:	add	x16, x16, #0xe8
  4014ac:	br	x17

00000000004014b0 <strcmp@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014b4:	ldr	x17, [x16, #240]
  4014b8:	add	x16, x16, #0xf0
  4014bc:	br	x17

00000000004014c0 <warn@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014c4:	ldr	x17, [x16, #248]
  4014c8:	add	x16, x16, #0xf8
  4014cc:	br	x17

00000000004014d0 <__ctype_b_loc@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014d4:	ldr	x17, [x16, #256]
  4014d8:	add	x16, x16, #0x100
  4014dc:	br	x17

00000000004014e0 <strtol@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014e4:	ldr	x17, [x16, #264]
  4014e8:	add	x16, x16, #0x108
  4014ec:	br	x17

00000000004014f0 <free@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014f4:	ldr	x17, [x16, #272]
  4014f8:	add	x16, x16, #0x110
  4014fc:	br	x17

0000000000401500 <vasprintf@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401504:	ldr	x17, [x16, #280]
  401508:	add	x16, x16, #0x118
  40150c:	br	x17

0000000000401510 <strndup@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401514:	ldr	x17, [x16, #288]
  401518:	add	x16, x16, #0x120
  40151c:	br	x17

0000000000401520 <strspn@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401524:	ldr	x17, [x16, #296]
  401528:	add	x16, x16, #0x128
  40152c:	br	x17

0000000000401530 <strchr@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401534:	ldr	x17, [x16, #304]
  401538:	add	x16, x16, #0x130
  40153c:	br	x17

0000000000401540 <fflush@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401544:	ldr	x17, [x16, #312]
  401548:	add	x16, x16, #0x138
  40154c:	br	x17

0000000000401550 <warnx@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401554:	ldr	x17, [x16, #320]
  401558:	add	x16, x16, #0x140
  40155c:	br	x17

0000000000401560 <memchr@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401564:	ldr	x17, [x16, #328]
  401568:	add	x16, x16, #0x148
  40156c:	br	x17

0000000000401570 <__fxstat@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401574:	ldr	x17, [x16, #336]
  401578:	add	x16, x16, #0x150
  40157c:	br	x17

0000000000401580 <dcgettext@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401584:	ldr	x17, [x16, #344]
  401588:	add	x16, x16, #0x158
  40158c:	br	x17

0000000000401590 <errx@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401594:	ldr	x17, [x16, #352]
  401598:	add	x16, x16, #0x160
  40159c:	br	x17

00000000004015a0 <strcspn@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015a4:	ldr	x17, [x16, #360]
  4015a8:	add	x16, x16, #0x168
  4015ac:	br	x17

00000000004015b0 <printf@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015b4:	ldr	x17, [x16, #368]
  4015b8:	add	x16, x16, #0x170
  4015bc:	br	x17

00000000004015c0 <__errno_location@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015c4:	ldr	x17, [x16, #376]
  4015c8:	add	x16, x16, #0x178
  4015cc:	br	x17

00000000004015d0 <fprintf@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015d4:	ldr	x17, [x16, #384]
  4015d8:	add	x16, x16, #0x180
  4015dc:	br	x17

00000000004015e0 <err@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015e4:	ldr	x17, [x16, #392]
  4015e8:	add	x16, x16, #0x188
  4015ec:	br	x17

00000000004015f0 <ioctl@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015f4:	ldr	x17, [x16, #400]
  4015f8:	add	x16, x16, #0x190
  4015fc:	br	x17

0000000000401600 <setlocale@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401604:	ldr	x17, [x16, #408]
  401608:	add	x16, x16, #0x198
  40160c:	br	x17

0000000000401610 <ferror@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401614:	ldr	x17, [x16, #416]
  401618:	add	x16, x16, #0x1a0
  40161c:	br	x17

Disassembly of section .text:

0000000000401620 <.text>:
  401620:	mov	x29, #0x0                   	// #0
  401624:	mov	x30, #0x0                   	// #0
  401628:	mov	x5, x0
  40162c:	ldr	x1, [sp]
  401630:	add	x2, sp, #0x8
  401634:	mov	x6, sp
  401638:	movz	x0, #0x0, lsl #48
  40163c:	movk	x0, #0x0, lsl #32
  401640:	movk	x0, #0x40, lsl #16
  401644:	movk	x0, #0x172c
  401648:	movz	x3, #0x0, lsl #48
  40164c:	movk	x3, #0x0, lsl #32
  401650:	movk	x3, #0x40, lsl #16
  401654:	movk	x3, #0x3c78
  401658:	movz	x4, #0x0, lsl #48
  40165c:	movk	x4, #0x0, lsl #32
  401660:	movk	x4, #0x40, lsl #16
  401664:	movk	x4, #0x3cf8
  401668:	bl	401410 <__libc_start_main@plt>
  40166c:	bl	401480 <abort@plt>
  401670:	adrp	x0, 414000 <ferror@plt+0x129f0>
  401674:	ldr	x0, [x0, #4064]
  401678:	cbz	x0, 401680 <ferror@plt+0x70>
  40167c:	b	401470 <__gmon_start__@plt>
  401680:	ret
  401684:	nop
  401688:	adrp	x0, 415000 <ferror@plt+0x139f0>
  40168c:	add	x0, x0, #0x1c0
  401690:	adrp	x1, 415000 <ferror@plt+0x139f0>
  401694:	add	x1, x1, #0x1c0
  401698:	cmp	x1, x0
  40169c:	b.eq	4016b4 <ferror@plt+0xa4>  // b.none
  4016a0:	adrp	x1, 403000 <ferror@plt+0x19f0>
  4016a4:	ldr	x1, [x1, #3368]
  4016a8:	cbz	x1, 4016b4 <ferror@plt+0xa4>
  4016ac:	mov	x16, x1
  4016b0:	br	x16
  4016b4:	ret
  4016b8:	adrp	x0, 415000 <ferror@plt+0x139f0>
  4016bc:	add	x0, x0, #0x1c0
  4016c0:	adrp	x1, 415000 <ferror@plt+0x139f0>
  4016c4:	add	x1, x1, #0x1c0
  4016c8:	sub	x1, x1, x0
  4016cc:	lsr	x2, x1, #63
  4016d0:	add	x1, x2, x1, asr #3
  4016d4:	cmp	xzr, x1, asr #1
  4016d8:	asr	x1, x1, #1
  4016dc:	b.eq	4016f4 <ferror@plt+0xe4>  // b.none
  4016e0:	adrp	x2, 403000 <ferror@plt+0x19f0>
  4016e4:	ldr	x2, [x2, #3376]
  4016e8:	cbz	x2, 4016f4 <ferror@plt+0xe4>
  4016ec:	mov	x16, x2
  4016f0:	br	x16
  4016f4:	ret
  4016f8:	stp	x29, x30, [sp, #-32]!
  4016fc:	mov	x29, sp
  401700:	str	x19, [sp, #16]
  401704:	adrp	x19, 415000 <ferror@plt+0x139f0>
  401708:	ldrb	w0, [x19, #488]
  40170c:	cbnz	w0, 40171c <ferror@plt+0x10c>
  401710:	bl	401688 <ferror@plt+0x78>
  401714:	mov	w0, #0x1                   	// #1
  401718:	strb	w0, [x19, #488]
  40171c:	ldr	x19, [sp, #16]
  401720:	ldp	x29, x30, [sp], #32
  401724:	ret
  401728:	b	4016b8 <ferror@plt+0xa8>
  40172c:	sub	sp, sp, #0x140
  401730:	stp	x20, x19, [sp, #304]
  401734:	mov	x19, x1
  401738:	adrp	x1, 404000 <ferror@plt+0x29f0>
  40173c:	mov	w20, w0
  401740:	add	x1, x1, #0x17b
  401744:	mov	w0, #0x6                   	// #6
  401748:	stp	x29, x30, [sp, #224]
  40174c:	stp	x28, x27, [sp, #240]
  401750:	stp	x26, x25, [sp, #256]
  401754:	stp	x24, x23, [sp, #272]
  401758:	stp	x22, x21, [sp, #288]
  40175c:	add	x29, sp, #0xe0
  401760:	bl	401600 <setlocale@plt>
  401764:	adrp	x21, 403000 <ferror@plt+0x19f0>
  401768:	add	x21, x21, #0xeef
  40176c:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401770:	add	x1, x1, #0xefa
  401774:	mov	x0, x21
  401778:	bl	401400 <bindtextdomain@plt>
  40177c:	mov	x0, x21
  401780:	bl	401490 <textdomain@plt>
  401784:	adrp	x0, 401000 <memcpy@plt-0x2d0>
  401788:	add	x0, x0, #0xe94
  40178c:	bl	403d00 <ferror@plt+0x26f0>
  401790:	adrp	x8, 403000 <ferror@plt+0x19f0>
  401794:	ldr	q0, [x8, #3392]
  401798:	adrp	x24, 403000 <ferror@plt+0x19f0>
  40179c:	adrp	x25, 403000 <ferror@plt+0x19f0>
  4017a0:	adrp	x27, 403000 <ferror@plt+0x19f0>
  4017a4:	mov	x21, xzr
  4017a8:	str	wzr, [sp, #12]
  4017ac:	mov	x22, xzr
  4017b0:	mov	w26, wzr
  4017b4:	mov	x23, #0xffffffffffffffff    	// #-1
  4017b8:	add	x24, x24, #0xf0c
  4017bc:	add	x25, x25, #0xda0
  4017c0:	add	x27, x27, #0xd50
  4017c4:	adrp	x28, 415000 <ferror@plt+0x139f0>
  4017c8:	stur	q0, [x29, #-48]
  4017cc:	mov	w8, w26
  4017d0:	mov	w0, w20
  4017d4:	mov	x1, x19
  4017d8:	mov	x2, x24
  4017dc:	mov	x3, x25
  4017e0:	mov	x4, xzr
  4017e4:	mov	w26, w8
  4017e8:	bl	4014a0 <getopt_long@plt>
  4017ec:	sub	w8, w0, #0x56
  4017f0:	cmp	w8, #0x24
  4017f4:	b.hi	4018ac <ferror@plt+0x29c>  // b.pmore
  4017f8:	adr	x9, 4017d0 <ferror@plt+0x1c0>
  4017fc:	ldrh	w10, [x27, x8, lsl #1]
  401800:	add	x9, x9, x10, lsl #2
  401804:	mov	w8, #0x2                   	// #2
  401808:	br	x9
  40180c:	mov	w8, #0x1                   	// #1
  401810:	b	4017d0 <ferror@plt+0x1c0>
  401814:	mov	w8, #0x1                   	// #1
  401818:	str	w8, [sp, #12]
  40181c:	b	4017cc <ferror@plt+0x1bc>
  401820:	ldr	x22, [x28, #456]
  401824:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401828:	mov	w2, #0x5                   	// #5
  40182c:	mov	x0, xzr
  401830:	add	x1, x1, #0xf46
  401834:	bl	401580 <dcgettext@plt>
  401838:	mov	x1, x0
  40183c:	mov	x0, x22
  401840:	bl	402d40 <ferror@plt+0x1730>
  401844:	mov	x22, x0
  401848:	b	4017cc <ferror@plt+0x1bc>
  40184c:	ldr	x21, [x28, #456]
  401850:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401854:	mov	w2, #0x5                   	// #5
  401858:	mov	x0, xzr
  40185c:	add	x1, x1, #0xf2f
  401860:	bl	401580 <dcgettext@plt>
  401864:	mov	x1, x0
  401868:	mov	x0, x21
  40186c:	bl	402d40 <ferror@plt+0x1730>
  401870:	mov	x21, x0
  401874:	stur	x0, [x29, #-48]
  401878:	b	4017cc <ferror@plt+0x1bc>
  40187c:	ldr	x23, [x28, #456]
  401880:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401884:	mov	w2, #0x5                   	// #5
  401888:	mov	x0, xzr
  40188c:	add	x1, x1, #0xf18
  401890:	bl	401580 <dcgettext@plt>
  401894:	mov	x1, x0
  401898:	mov	x0, x23
  40189c:	bl	402d40 <ferror@plt+0x1730>
  4018a0:	mov	x23, x0
  4018a4:	stur	x0, [x29, #-40]
  4018a8:	b	4017cc <ferror@plt+0x1bc>
  4018ac:	cmn	w0, #0x1
  4018b0:	b.ne	401bd4 <ferror@plt+0x5c4>  // b.any
  4018b4:	adrp	x9, 415000 <ferror@plt+0x139f0>
  4018b8:	ldrsw	x8, [x9, #464]
  4018bc:	cmp	w8, w20
  4018c0:	b.eq	401b9c <ferror@plt+0x58c>  // b.none
  4018c4:	add	w10, w8, #0x1
  4018c8:	cmp	w10, w20
  4018cc:	str	w10, [x9, #464]
  4018d0:	b.ne	401bbc <ferror@plt+0x5ac>  // b.any
  4018d4:	ldr	x19, [x19, x8, lsl #3]
  4018d8:	mov	w1, #0x1                   	// #1
  4018dc:	mov	x0, x19
  4018e0:	bl	4013d0 <open@plt>
  4018e4:	tbnz	w0, #31, 401c0c <ferror@plt+0x5fc>
  4018e8:	mov	w20, w0
  4018ec:	add	x2, sp, #0x30
  4018f0:	mov	w0, wzr
  4018f4:	mov	w1, w20
  4018f8:	bl	401570 <__fxstat@plt>
  4018fc:	cmn	w0, #0x1
  401900:	b.eq	401c18 <ferror@plt+0x608>  // b.none
  401904:	ldr	w8, [sp, #64]
  401908:	and	w8, w8, #0xf000
  40190c:	cmp	w8, #0x6, lsl #12
  401910:	b.ne	401c24 <ferror@plt+0x614>  // b.any
  401914:	mov	w1, #0x1272                	// #4722
  401918:	sub	x2, x29, #0x18
  40191c:	movk	w1, #0x8008, lsl #16
  401920:	mov	w0, w20
  401924:	bl	4015f0 <ioctl@plt>
  401928:	cbnz	w0, 401c30 <ferror@plt+0x620>
  40192c:	sub	x2, x29, #0xc
  401930:	mov	w1, #0x1268                	// #4712
  401934:	mov	w0, w20
  401938:	bl	4015f0 <ioctl@plt>
  40193c:	cbnz	w0, 401c3c <ferror@plt+0x62c>
  401940:	ldursw	x8, [x29, #-12]
  401944:	udiv	x9, x21, x8
  401948:	msub	x9, x9, x8, x21
  40194c:	cbnz	x9, 401c60 <ferror@plt+0x650>
  401950:	ldur	x9, [x29, #-24]
  401954:	cmp	x21, x9
  401958:	b.hi	401c7c <ferror@plt+0x66c>  // b.pmore
  40195c:	adds	x10, x23, x21
  401960:	cset	w11, cs  // cs = hs, nlast
  401964:	cmp	x10, x9
  401968:	cset	w12, hi  // hi = pmore
  40196c:	orr	w11, w11, w12
  401970:	cmp	w11, #0x0
  401974:	csel	x24, x9, x10, ne  // ne = any
  401978:	sub	x9, x24, x21
  40197c:	cmp	x22, #0x0
  401980:	csel	x27, x9, x22, eq  // eq = none
  401984:	udiv	x9, x27, x8
  401988:	msub	x8, x9, x8, x27
  40198c:	stur	x27, [x29, #-40]
  401990:	cbnz	x8, 401ca0 <ferror@plt+0x690>
  401994:	add	x0, sp, #0x10
  401998:	bl	402068 <ferror@plt+0xa58>
  40199c:	cmp	x24, x21
  4019a0:	b.ls	401b18 <ferror@plt+0x508>  // b.plast
  4019a4:	ldr	w8, [sp, #12]
  4019a8:	mov	x23, xzr
  4019ac:	mov	w25, w26
  4019b0:	cmp	w8, #0x0
  4019b4:	cset	w8, ne  // ne = any
  4019b8:	cmp	x22, #0x0
  4019bc:	cset	w9, ne  // ne = any
  4019c0:	and	w28, w8, w9
  4019c4:	mov	x22, x21
  4019c8:	b	401a18 <ferror@plt+0x408>
  4019cc:	adrp	x8, 403000 <ferror@plt+0x19f0>
  4019d0:	add	x8, x8, #0xec0
  4019d4:	ldr	x1, [x8, x25, lsl #3]
  4019d8:	mov	w2, #0x5                   	// #5
  4019dc:	mov	x0, xzr
  4019e0:	bl	401580 <dcgettext@plt>
  4019e4:	mov	x1, x19
  4019e8:	mov	x2, x23
  4019ec:	mov	x3, x22
  4019f0:	bl	4015b0 <printf@plt>
  4019f4:	ldr	q0, [sp, #32]
  4019f8:	add	x22, x23, x22
  4019fc:	mov	x23, xzr
  401a00:	str	q0, [sp, #16]
  401a04:	ldp	x8, x27, [x29, #-48]
  401a08:	add	x21, x8, x27
  401a0c:	cmp	x24, x21
  401a10:	stur	x21, [x29, #-48]
  401a14:	b.ls	401ac8 <ferror@plt+0x4b8>  // b.plast
  401a18:	add	x8, x27, x21
  401a1c:	cmp	x8, x24
  401a20:	b.ls	401a2c <ferror@plt+0x41c>  // b.plast
  401a24:	sub	x8, x24, x21
  401a28:	stur	x8, [x29, #-40]
  401a2c:	cbz	w26, 401a70 <ferror@plt+0x460>
  401a30:	cmp	w26, #0x2
  401a34:	b.eq	401a58 <ferror@plt+0x448>  // b.none
  401a38:	cmp	w26, #0x1
  401a3c:	b.ne	401a84 <ferror@plt+0x474>  // b.any
  401a40:	sub	x2, x29, #0x30
  401a44:	mov	w1, #0x127f                	// #4735
  401a48:	mov	w0, w20
  401a4c:	bl	4015f0 <ioctl@plt>
  401a50:	cbz	w0, 401a84 <ferror@plt+0x474>
  401a54:	b	401b78 <ferror@plt+0x568>
  401a58:	sub	x2, x29, #0x30
  401a5c:	mov	w1, #0x127d                	// #4733
  401a60:	mov	w0, w20
  401a64:	bl	4015f0 <ioctl@plt>
  401a68:	cbz	w0, 401a84 <ferror@plt+0x474>
  401a6c:	b	401b84 <ferror@plt+0x574>
  401a70:	sub	x2, x29, #0x30
  401a74:	mov	w1, #0x1277                	// #4727
  401a78:	mov	w0, w20
  401a7c:	bl	4015f0 <ioctl@plt>
  401a80:	cbnz	w0, 401b90 <ferror@plt+0x580>
  401a84:	ldur	x8, [x29, #-40]
  401a88:	add	x23, x8, x23
  401a8c:	cbz	w28, 401a04 <ferror@plt+0x3f4>
  401a90:	add	x0, sp, #0x20
  401a94:	bl	402068 <ferror@plt+0xa58>
  401a98:	ldr	x8, [sp, #32]
  401a9c:	ldr	x9, [sp, #16]
  401aa0:	cmp	x8, x9
  401aa4:	b.le	401a04 <ferror@plt+0x3f4>
  401aa8:	add	x9, x9, #0x1
  401aac:	cmp	x8, x9
  401ab0:	b.gt	4019cc <ferror@plt+0x3bc>
  401ab4:	ldr	x8, [sp, #40]
  401ab8:	ldr	x9, [sp, #24]
  401abc:	cmp	x8, x9
  401ac0:	b.lt	401a04 <ferror@plt+0x3f4>  // b.tstop
  401ac4:	b	4019cc <ferror@plt+0x3bc>
  401ac8:	ldr	w8, [sp, #12]
  401acc:	cbz	w8, 401b18 <ferror@plt+0x508>
  401ad0:	cbz	x23, 401b18 <ferror@plt+0x508>
  401ad4:	cbz	w26, 401af4 <ferror@plt+0x4e4>
  401ad8:	cmp	w26, #0x2
  401adc:	b.eq	401af4 <ferror@plt+0x4e4>  // b.none
  401ae0:	cmp	w26, #0x1
  401ae4:	b.ne	401b18 <ferror@plt+0x508>  // b.any
  401ae8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401aec:	add	x1, x1, #0x353
  401af0:	b	401afc <ferror@plt+0x4ec>
  401af4:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401af8:	add	x1, x1, #0x382
  401afc:	mov	w2, #0x5                   	// #5
  401b00:	mov	x0, xzr
  401b04:	bl	401580 <dcgettext@plt>
  401b08:	mov	x1, x19
  401b0c:	mov	x2, x23
  401b10:	mov	x3, x22
  401b14:	bl	4015b0 <printf@plt>
  401b18:	mov	w0, w20
  401b1c:	bl	401460 <close@plt>
  401b20:	ldp	x20, x19, [sp, #304]
  401b24:	ldp	x22, x21, [sp, #288]
  401b28:	ldp	x24, x23, [sp, #272]
  401b2c:	ldp	x26, x25, [sp, #256]
  401b30:	ldp	x28, x27, [sp, #240]
  401b34:	ldp	x29, x30, [sp, #224]
  401b38:	mov	w0, wzr
  401b3c:	add	sp, sp, #0x140
  401b40:	ret
  401b44:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401b48:	add	x1, x1, #0xf5b
  401b4c:	mov	w2, #0x5                   	// #5
  401b50:	mov	x0, xzr
  401b54:	bl	401580 <dcgettext@plt>
  401b58:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401b5c:	ldr	x1, [x8, #480]
  401b60:	adrp	x2, 403000 <ferror@plt+0x19f0>
  401b64:	add	x2, x2, #0xf67
  401b68:	bl	4015b0 <printf@plt>
  401b6c:	mov	w0, wzr
  401b70:	bl	401320 <exit@plt>
  401b74:	bl	401ccc <ferror@plt+0x6bc>
  401b78:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401b7c:	add	x1, x1, #0xcb
  401b80:	b	401c44 <ferror@plt+0x634>
  401b84:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401b88:	add	x1, x1, #0xe7
  401b8c:	b	401c44 <ferror@plt+0x634>
  401b90:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401b94:	add	x1, x1, #0x106
  401b98:	b	401c44 <ferror@plt+0x634>
  401b9c:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401ba0:	add	x1, x1, #0xfa0
  401ba4:	mov	w2, #0x5                   	// #5
  401ba8:	mov	x0, xzr
  401bac:	bl	401580 <dcgettext@plt>
  401bb0:	mov	x1, x0
  401bb4:	mov	w0, #0x1                   	// #1
  401bb8:	bl	401590 <errx@plt>
  401bbc:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401bc0:	add	x1, x1, #0xfb4
  401bc4:	mov	w2, #0x5                   	// #5
  401bc8:	mov	x0, xzr
  401bcc:	bl	401580 <dcgettext@plt>
  401bd0:	bl	401550 <warnx@plt>
  401bd4:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401bd8:	ldr	x19, [x8, #448]
  401bdc:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401be0:	add	x1, x1, #0xf79
  401be4:	mov	w2, #0x5                   	// #5
  401be8:	mov	x0, xzr
  401bec:	bl	401580 <dcgettext@plt>
  401bf0:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401bf4:	ldr	x2, [x8, #480]
  401bf8:	mov	x1, x0
  401bfc:	mov	x0, x19
  401c00:	bl	4015d0 <fprintf@plt>
  401c04:	mov	w0, #0x1                   	// #1
  401c08:	bl	401320 <exit@plt>
  401c0c:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401c10:	add	x1, x1, #0xfd3
  401c14:	b	401c44 <ferror@plt+0x634>
  401c18:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401c1c:	add	x1, x1, #0xfe2
  401c20:	b	401c44 <ferror@plt+0x634>
  401c24:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401c28:	add	x1, x1, #0xff4
  401c2c:	b	401c84 <ferror@plt+0x674>
  401c30:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c34:	add	x1, x1, #0xb
  401c38:	b	401c44 <ferror@plt+0x634>
  401c3c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c40:	add	x1, x1, #0x29
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, xzr
  401c4c:	bl	401580 <dcgettext@plt>
  401c50:	mov	x1, x0
  401c54:	mov	w0, #0x1                   	// #1
  401c58:	mov	x2, x19
  401c5c:	bl	4015e0 <err@plt>
  401c60:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c64:	add	x1, x1, #0x44
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	mov	x0, xzr
  401c70:	bl	401580 <dcgettext@plt>
  401c74:	ldur	x3, [x29, #-48]
  401c78:	b	401cb8 <ferror@plt+0x6a8>
  401c7c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401c80:	add	x1, x1, #0x74
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	mov	x0, xzr
  401c8c:	bl	401580 <dcgettext@plt>
  401c90:	mov	x1, x0
  401c94:	mov	w0, #0x1                   	// #1
  401c98:	mov	x2, x19
  401c9c:	bl	401590 <errx@plt>
  401ca0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ca4:	add	x1, x1, #0x9b
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	mov	x0, xzr
  401cb0:	bl	401580 <dcgettext@plt>
  401cb4:	ldur	x3, [x29, #-40]
  401cb8:	ldur	w4, [x29, #-12]
  401cbc:	mov	x1, x0
  401cc0:	mov	w0, #0x1                   	// #1
  401cc4:	mov	x2, x19
  401cc8:	bl	401590 <errx@plt>
  401ccc:	stp	x29, x30, [sp, #-32]!
  401cd0:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401cd4:	str	x19, [sp, #16]
  401cd8:	ldr	x19, [x8, #472]
  401cdc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ce0:	add	x1, x1, #0x12e
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	mov	x0, xzr
  401cec:	mov	x29, sp
  401cf0:	bl	401580 <dcgettext@plt>
  401cf4:	mov	x1, x19
  401cf8:	bl	401310 <fputs@plt>
  401cfc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401d00:	add	x1, x1, #0x137
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	mov	x0, xzr
  401d0c:	bl	401580 <dcgettext@plt>
  401d10:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401d14:	ldr	x2, [x8, #480]
  401d18:	mov	x1, x0
  401d1c:	mov	x0, x19
  401d20:	bl	4015d0 <fprintf@plt>
  401d24:	mov	w0, #0xa                   	// #10
  401d28:	mov	x1, x19
  401d2c:	bl	401370 <fputc@plt>
  401d30:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401d34:	add	x1, x1, #0x14f
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	mov	x0, xzr
  401d40:	bl	401580 <dcgettext@plt>
  401d44:	mov	x1, x19
  401d48:	bl	401310 <fputs@plt>
  401d4c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401d50:	add	x1, x1, #0x17c
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	mov	x0, xzr
  401d5c:	bl	401580 <dcgettext@plt>
  401d60:	mov	x1, x19
  401d64:	bl	401310 <fputs@plt>
  401d68:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401d6c:	add	x1, x1, #0x187
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	mov	x0, xzr
  401d78:	bl	401580 <dcgettext@plt>
  401d7c:	mov	x1, x19
  401d80:	bl	401310 <fputs@plt>
  401d84:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401d88:	add	x1, x1, #0x1bd
  401d8c:	mov	w2, #0x5                   	// #5
  401d90:	mov	x0, xzr
  401d94:	bl	401580 <dcgettext@plt>
  401d98:	mov	x1, x19
  401d9c:	bl	401310 <fputs@plt>
  401da0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401da4:	add	x1, x1, #0x1fe
  401da8:	mov	w2, #0x5                   	// #5
  401dac:	mov	x0, xzr
  401db0:	bl	401580 <dcgettext@plt>
  401db4:	mov	x1, x19
  401db8:	bl	401310 <fputs@plt>
  401dbc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401dc0:	add	x1, x1, #0x245
  401dc4:	mov	w2, #0x5                   	// #5
  401dc8:	mov	x0, xzr
  401dcc:	bl	401580 <dcgettext@plt>
  401dd0:	mov	x1, x19
  401dd4:	bl	401310 <fputs@plt>
  401dd8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ddc:	add	x1, x1, #0x272
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	mov	x0, xzr
  401de8:	bl	401580 <dcgettext@plt>
  401dec:	mov	x1, x19
  401df0:	bl	401310 <fputs@plt>
  401df4:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401df8:	add	x1, x1, #0x2a6
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, xzr
  401e04:	bl	401580 <dcgettext@plt>
  401e08:	mov	x1, x19
  401e0c:	bl	401310 <fputs@plt>
  401e10:	mov	w0, #0xa                   	// #10
  401e14:	mov	x1, x19
  401e18:	bl	401370 <fputc@plt>
  401e1c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e20:	add	x1, x1, #0x2f9
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	mov	x0, xzr
  401e2c:	bl	401580 <dcgettext@plt>
  401e30:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e34:	mov	x19, x0
  401e38:	add	x1, x1, #0x31a
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	mov	x0, xzr
  401e44:	bl	401580 <dcgettext@plt>
  401e48:	mov	x4, x0
  401e4c:	adrp	x0, 404000 <ferror@plt+0x29f0>
  401e50:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e54:	adrp	x3, 404000 <ferror@plt+0x29f0>
  401e58:	add	x0, x0, #0x2dc
  401e5c:	add	x1, x1, #0x2ed
  401e60:	add	x3, x3, #0x30b
  401e64:	mov	x2, x19
  401e68:	bl	4015b0 <printf@plt>
  401e6c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e70:	add	x1, x1, #0x32a
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	mov	x0, xzr
  401e7c:	bl	401580 <dcgettext@plt>
  401e80:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e84:	add	x1, x1, #0x345
  401e88:	bl	4015b0 <printf@plt>
  401e8c:	mov	w0, wzr
  401e90:	bl	401320 <exit@plt>
  401e94:	stp	x29, x30, [sp, #-32]!
  401e98:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401e9c:	stp	x20, x19, [sp, #16]
  401ea0:	ldr	x20, [x8, #472]
  401ea4:	mov	x29, sp
  401ea8:	bl	4015c0 <__errno_location@plt>
  401eac:	mov	x19, x0
  401eb0:	str	wzr, [x0]
  401eb4:	mov	x0, x20
  401eb8:	bl	401610 <ferror@plt>
  401ebc:	cbnz	w0, 401f5c <ferror@plt+0x94c>
  401ec0:	mov	x0, x20
  401ec4:	bl	401540 <fflush@plt>
  401ec8:	cbz	w0, 401f1c <ferror@plt+0x90c>
  401ecc:	ldr	w20, [x19]
  401ed0:	cmp	w20, #0x9
  401ed4:	b.eq	401ee0 <ferror@plt+0x8d0>  // b.none
  401ed8:	cmp	w20, #0x20
  401edc:	b.ne	401f74 <ferror@plt+0x964>  // b.any
  401ee0:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401ee4:	ldr	x20, [x8, #448]
  401ee8:	str	wzr, [x19]
  401eec:	mov	x0, x20
  401ef0:	bl	401610 <ferror@plt>
  401ef4:	cbnz	w0, 401f9c <ferror@plt+0x98c>
  401ef8:	mov	x0, x20
  401efc:	bl	401540 <fflush@plt>
  401f00:	cbz	w0, 401f3c <ferror@plt+0x92c>
  401f04:	ldr	w8, [x19]
  401f08:	cmp	w8, #0x9
  401f0c:	b.ne	401f9c <ferror@plt+0x98c>  // b.any
  401f10:	ldp	x20, x19, [sp, #16]
  401f14:	ldp	x29, x30, [sp], #32
  401f18:	ret
  401f1c:	mov	x0, x20
  401f20:	bl	4013b0 <fileno@plt>
  401f24:	tbnz	w0, #31, 401ecc <ferror@plt+0x8bc>
  401f28:	bl	401330 <dup@plt>
  401f2c:	tbnz	w0, #31, 401ecc <ferror@plt+0x8bc>
  401f30:	bl	401460 <close@plt>
  401f34:	cbnz	w0, 401ecc <ferror@plt+0x8bc>
  401f38:	b	401ee0 <ferror@plt+0x8d0>
  401f3c:	mov	x0, x20
  401f40:	bl	4013b0 <fileno@plt>
  401f44:	tbnz	w0, #31, 401f04 <ferror@plt+0x8f4>
  401f48:	bl	401330 <dup@plt>
  401f4c:	tbnz	w0, #31, 401f04 <ferror@plt+0x8f4>
  401f50:	bl	401460 <close@plt>
  401f54:	cbnz	w0, 401f04 <ferror@plt+0x8f4>
  401f58:	b	401f10 <ferror@plt+0x900>
  401f5c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401f60:	add	x1, x1, #0x122
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	mov	x0, xzr
  401f6c:	bl	401580 <dcgettext@plt>
  401f70:	b	401f8c <ferror@plt+0x97c>
  401f74:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401f78:	add	x1, x1, #0x122
  401f7c:	mov	w2, #0x5                   	// #5
  401f80:	mov	x0, xzr
  401f84:	bl	401580 <dcgettext@plt>
  401f88:	cbnz	w20, 401f98 <ferror@plt+0x988>
  401f8c:	bl	401550 <warnx@plt>
  401f90:	mov	w0, #0x1                   	// #1
  401f94:	bl	4012e0 <_exit@plt>
  401f98:	bl	4014c0 <warn@plt>
  401f9c:	mov	w0, #0x1                   	// #1
  401fa0:	bl	4012e0 <_exit@plt>
  401fa4:	sub	sp, sp, #0xb0
  401fa8:	stp	x29, x30, [sp, #144]
  401fac:	add	x29, sp, #0x90
  401fb0:	str	x19, [sp, #160]
  401fb4:	mov	x19, x0
  401fb8:	sub	x0, x29, #0x20
  401fbc:	mov	x1, xzr
  401fc0:	bl	401430 <gettimeofday@plt>
  401fc4:	cbz	w0, 401fe4 <ferror@plt+0x9d4>
  401fc8:	bl	4015c0 <__errno_location@plt>
  401fcc:	ldr	w8, [x0]
  401fd0:	neg	w0, w8
  401fd4:	ldr	x19, [sp, #160]
  401fd8:	ldp	x29, x30, [sp, #144]
  401fdc:	add	sp, sp, #0xb0
  401fe0:	ret
  401fe4:	sub	x1, x29, #0x10
  401fe8:	mov	w0, #0x7                   	// #7
  401fec:	bl	401380 <clock_gettime@plt>
  401ff0:	cbz	w0, 402014 <ferror@plt+0xa04>
  401ff4:	mov	x0, sp
  401ff8:	bl	401350 <sysinfo@plt>
  401ffc:	cbnz	w0, 401fc8 <ferror@plt+0x9b8>
  402000:	ldur	x8, [x29, #-32]
  402004:	ldr	x9, [sp]
  402008:	sub	x8, x8, x9
  40200c:	stp	x8, xzr, [x19]
  402010:	b	401fd4 <ferror@plt+0x9c4>
  402014:	ldur	x8, [x29, #-32]
  402018:	ldp	x9, x10, [x29, #-16]
  40201c:	mov	x11, #0xf7cf                	// #63439
  402020:	movk	x11, #0xe353, lsl #16
  402024:	movk	x11, #0x9ba5, lsl #32
  402028:	movk	x11, #0x20c4, lsl #48
  40202c:	sub	x9, x8, x9
  402030:	ldur	x8, [x29, #-24]
  402034:	smulh	x10, x10, x11
  402038:	asr	x11, x10, #7
  40203c:	add	x10, x11, x10, lsr #63
  402040:	subs	x8, x8, x10
  402044:	mov	w0, wzr
  402048:	stp	x9, x8, [x19]
  40204c:	b.pl	401fd4 <ferror@plt+0x9c4>  // b.nfrst
  402050:	mov	w10, #0x4240                	// #16960
  402054:	movk	w10, #0xf, lsl #16
  402058:	sub	x9, x9, #0x1
  40205c:	add	x8, x8, x10
  402060:	stp	x9, x8, [x19]
  402064:	b	401fd4 <ferror@plt+0x9c4>
  402068:	sub	sp, sp, #0x30
  40206c:	str	x19, [sp, #32]
  402070:	mov	x19, x0
  402074:	mov	x1, sp
  402078:	mov	w0, #0x4                   	// #4
  40207c:	stp	x29, x30, [sp, #16]
  402080:	add	x29, sp, #0x10
  402084:	bl	401380 <clock_gettime@plt>
  402088:	cbnz	w0, 4020b8 <ferror@plt+0xaa8>
  40208c:	ldr	x8, [sp]
  402090:	mov	x9, #0xf7cf                	// #63439
  402094:	movk	x9, #0xe353, lsl #16
  402098:	movk	x9, #0x9ba5, lsl #32
  40209c:	str	x8, [x19]
  4020a0:	ldr	x8, [sp, #8]
  4020a4:	movk	x9, #0x20c4, lsl #48
  4020a8:	smulh	x8, x8, x9
  4020ac:	asr	x9, x8, #7
  4020b0:	add	x8, x9, x8, lsr #63
  4020b4:	str	x8, [x19, #8]
  4020b8:	ldr	x19, [sp, #32]
  4020bc:	ldp	x29, x30, [sp, #16]
  4020c0:	add	sp, sp, #0x30
  4020c4:	ret
  4020c8:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4020cc:	str	w0, [x8, #440]
  4020d0:	ret
  4020d4:	sub	sp, sp, #0x70
  4020d8:	stp	x29, x30, [sp, #16]
  4020dc:	stp	x28, x27, [sp, #32]
  4020e0:	stp	x26, x25, [sp, #48]
  4020e4:	stp	x24, x23, [sp, #64]
  4020e8:	stp	x22, x21, [sp, #80]
  4020ec:	stp	x20, x19, [sp, #96]
  4020f0:	add	x29, sp, #0x10
  4020f4:	str	xzr, [x1]
  4020f8:	cbz	x0, 40213c <ferror@plt+0xb2c>
  4020fc:	ldrb	w22, [x0]
  402100:	mov	x20, x0
  402104:	cbz	x22, 40213c <ferror@plt+0xb2c>
  402108:	mov	x21, x2
  40210c:	mov	x19, x1
  402110:	bl	4014d0 <__ctype_b_loc@plt>
  402114:	ldr	x8, [x0]
  402118:	mov	x23, x0
  40211c:	ldrh	w9, [x8, x22, lsl #1]
  402120:	tbz	w9, #13, 402134 <ferror@plt+0xb24>
  402124:	add	x9, x20, #0x1
  402128:	ldrb	w22, [x9], #1
  40212c:	ldrh	w10, [x8, x22, lsl #1]
  402130:	tbnz	w10, #13, 402128 <ferror@plt+0xb18>
  402134:	cmp	w22, #0x2d
  402138:	b.ne	402170 <ferror@plt+0xb60>  // b.any
  40213c:	mov	w22, #0xffffffea            	// #-22
  402140:	neg	w19, w22
  402144:	bl	4015c0 <__errno_location@plt>
  402148:	str	w19, [x0]
  40214c:	mov	w0, w22
  402150:	ldp	x20, x19, [sp, #96]
  402154:	ldp	x22, x21, [sp, #80]
  402158:	ldp	x24, x23, [sp, #64]
  40215c:	ldp	x26, x25, [sp, #48]
  402160:	ldp	x28, x27, [sp, #32]
  402164:	ldp	x29, x30, [sp, #16]
  402168:	add	sp, sp, #0x70
  40216c:	ret
  402170:	bl	4015c0 <__errno_location@plt>
  402174:	mov	x24, x0
  402178:	str	wzr, [x0]
  40217c:	add	x1, sp, #0x8
  402180:	mov	x0, x20
  402184:	mov	w2, wzr
  402188:	mov	w3, wzr
  40218c:	str	xzr, [sp, #8]
  402190:	bl	401440 <__strtoul_internal@plt>
  402194:	ldr	x25, [sp, #8]
  402198:	ldr	w8, [x24]
  40219c:	cmp	x25, x20
  4021a0:	b.eq	402320 <ferror@plt+0xd10>  // b.none
  4021a4:	add	x9, x0, #0x1
  4021a8:	mov	x20, x0
  4021ac:	cmp	x9, #0x1
  4021b0:	b.hi	4021b8 <ferror@plt+0xba8>  // b.pmore
  4021b4:	cbnz	w8, 402324 <ferror@plt+0xd14>
  4021b8:	cbz	x25, 402330 <ferror@plt+0xd20>
  4021bc:	ldrb	w8, [x25]
  4021c0:	cbz	w8, 402330 <ferror@plt+0xd20>
  4021c4:	mov	w27, wzr
  4021c8:	mov	x28, xzr
  4021cc:	b	4021dc <ferror@plt+0xbcc>
  4021d0:	mov	x28, xzr
  4021d4:	str	x22, [sp, #8]
  4021d8:	mov	x25, x22
  4021dc:	ldrb	w8, [x25, #1]
  4021e0:	cmp	w8, #0x61
  4021e4:	b.le	402214 <ferror@plt+0xc04>
  4021e8:	cmp	w8, #0x62
  4021ec:	b.eq	40221c <ferror@plt+0xc0c>  // b.none
  4021f0:	cmp	w8, #0x69
  4021f4:	b.ne	40222c <ferror@plt+0xc1c>  // b.any
  4021f8:	ldrb	w8, [x25, #2]
  4021fc:	orr	w8, w8, #0x20
  402200:	cmp	w8, #0x62
  402204:	b.ne	40222c <ferror@plt+0xc1c>  // b.any
  402208:	ldrb	w8, [x25, #3]
  40220c:	cbnz	w8, 40222c <ferror@plt+0xc1c>
  402210:	b	402340 <ferror@plt+0xd30>
  402214:	cmp	w8, #0x42
  402218:	b.ne	402228 <ferror@plt+0xc18>  // b.any
  40221c:	ldrb	w8, [x25, #2]
  402220:	cbnz	w8, 40222c <ferror@plt+0xc1c>
  402224:	b	402348 <ferror@plt+0xd38>
  402228:	cbz	w8, 402340 <ferror@plt+0xd30>
  40222c:	bl	4013a0 <localeconv@plt>
  402230:	cbz	x0, 402250 <ferror@plt+0xc40>
  402234:	ldr	x22, [x0]
  402238:	cbz	x22, 40225c <ferror@plt+0xc4c>
  40223c:	mov	x0, x22
  402240:	bl	401300 <strlen@plt>
  402244:	mov	x26, x0
  402248:	mov	w8, #0x1                   	// #1
  40224c:	b	402264 <ferror@plt+0xc54>
  402250:	mov	w8, wzr
  402254:	mov	x22, xzr
  402258:	b	402260 <ferror@plt+0xc50>
  40225c:	mov	w8, wzr
  402260:	mov	x26, xzr
  402264:	cbnz	x28, 40213c <ferror@plt+0xb2c>
  402268:	ldrb	w9, [x25]
  40226c:	eor	w8, w8, #0x1
  402270:	cmp	w9, #0x0
  402274:	cset	w9, eq  // eq = none
  402278:	orr	w8, w8, w9
  40227c:	tbnz	w8, #0, 40213c <ferror@plt+0xb2c>
  402280:	mov	x0, x22
  402284:	mov	x1, x25
  402288:	mov	x2, x26
  40228c:	bl	4013f0 <strncmp@plt>
  402290:	cbnz	w0, 40213c <ferror@plt+0xb2c>
  402294:	add	x22, x25, x26
  402298:	ldrb	w8, [x22]
  40229c:	cmp	w8, #0x30
  4022a0:	b.ne	4022b4 <ferror@plt+0xca4>  // b.any
  4022a4:	ldrb	w8, [x22, #1]!
  4022a8:	add	w27, w27, #0x1
  4022ac:	cmp	w8, #0x30
  4022b0:	b.eq	4022a4 <ferror@plt+0xc94>  // b.none
  4022b4:	ldr	x9, [x23]
  4022b8:	sxtb	x8, w8
  4022bc:	ldrh	w8, [x9, x8, lsl #1]
  4022c0:	tbz	w8, #11, 4021d0 <ferror@plt+0xbc0>
  4022c4:	add	x1, sp, #0x8
  4022c8:	mov	x0, x22
  4022cc:	mov	w2, wzr
  4022d0:	mov	w3, wzr
  4022d4:	str	wzr, [x24]
  4022d8:	str	xzr, [sp, #8]
  4022dc:	bl	401440 <__strtoul_internal@plt>
  4022e0:	ldr	x25, [sp, #8]
  4022e4:	ldr	w8, [x24]
  4022e8:	cmp	x25, x22
  4022ec:	b.eq	402320 <ferror@plt+0xd10>  // b.none
  4022f0:	add	x9, x0, #0x1
  4022f4:	cmp	x9, #0x1
  4022f8:	b.hi	402300 <ferror@plt+0xcf0>  // b.pmore
  4022fc:	cbnz	w8, 402324 <ferror@plt+0xd14>
  402300:	mov	x28, xzr
  402304:	cbz	x0, 4021dc <ferror@plt+0xbcc>
  402308:	cbz	x25, 40213c <ferror@plt+0xb2c>
  40230c:	ldrb	w8, [x25]
  402310:	mov	w22, #0xffffffea            	// #-22
  402314:	mov	x28, x0
  402318:	cbnz	w8, 4021dc <ferror@plt+0xbcc>
  40231c:	b	402140 <ferror@plt+0xb30>
  402320:	cbz	w8, 40213c <ferror@plt+0xb2c>
  402324:	neg	w22, w8
  402328:	tbz	w22, #31, 40214c <ferror@plt+0xb3c>
  40232c:	b	402140 <ferror@plt+0xb30>
  402330:	mov	w22, wzr
  402334:	str	x20, [x19]
  402338:	tbz	w22, #31, 40214c <ferror@plt+0xb3c>
  40233c:	b	402140 <ferror@plt+0xb30>
  402340:	mov	w24, #0x400                 	// #1024
  402344:	b	40234c <ferror@plt+0xd3c>
  402348:	mov	w24, #0x3e8                 	// #1000
  40234c:	ldrsb	w22, [x25]
  402350:	adrp	x23, 404000 <ferror@plt+0x29f0>
  402354:	add	x23, x23, #0x3bb
  402358:	mov	w2, #0x9                   	// #9
  40235c:	mov	x0, x23
  402360:	mov	w1, w22
  402364:	bl	401560 <memchr@plt>
  402368:	cbnz	x0, 402388 <ferror@plt+0xd78>
  40236c:	adrp	x23, 404000 <ferror@plt+0x29f0>
  402370:	add	x23, x23, #0x3c4
  402374:	mov	w2, #0x9                   	// #9
  402378:	mov	x0, x23
  40237c:	mov	w1, w22
  402380:	bl	401560 <memchr@plt>
  402384:	cbz	x0, 40213c <ferror@plt+0xb2c>
  402388:	sub	w8, w0, w23
  40238c:	adds	w8, w8, #0x1
  402390:	b.cs	4023b4 <ferror@plt+0xda4>  // b.hs, b.nlast
  402394:	mvn	w9, w0
  402398:	add	w9, w9, w23
  40239c:	umulh	x10, x24, x20
  4023a0:	cmp	xzr, x10
  4023a4:	b.ne	4023bc <ferror@plt+0xdac>  // b.any
  4023a8:	adds	w9, w9, #0x1
  4023ac:	mul	x20, x20, x24
  4023b0:	b.cc	40239c <ferror@plt+0xd8c>  // b.lo, b.ul, b.last
  4023b4:	mov	w22, wzr
  4023b8:	b	4023c0 <ferror@plt+0xdb0>
  4023bc:	mov	w22, #0xffffffde            	// #-34
  4023c0:	cbz	x21, 4023c8 <ferror@plt+0xdb8>
  4023c4:	str	w8, [x21]
  4023c8:	cbz	x28, 402334 <ferror@plt+0xd24>
  4023cc:	cbz	w8, 402334 <ferror@plt+0xd24>
  4023d0:	mvn	w8, w0
  4023d4:	add	w9, w8, w23
  4023d8:	mov	w8, #0x1                   	// #1
  4023dc:	umulh	x10, x24, x8
  4023e0:	cmp	xzr, x10
  4023e4:	b.ne	4023f4 <ferror@plt+0xde4>  // b.any
  4023e8:	adds	w9, w9, #0x1
  4023ec:	mul	x8, x8, x24
  4023f0:	b.cc	4023dc <ferror@plt+0xdcc>  // b.lo, b.ul, b.last
  4023f4:	mov	w9, #0xa                   	// #10
  4023f8:	cmp	x28, #0xb
  4023fc:	b.cc	402410 <ferror@plt+0xe00>  // b.lo, b.ul, b.last
  402400:	add	x9, x9, x9, lsl #2
  402404:	lsl	x9, x9, #1
  402408:	cmp	x9, x28
  40240c:	b.cc	402400 <ferror@plt+0xdf0>  // b.lo, b.ul, b.last
  402410:	cmp	w27, #0x1
  402414:	b.lt	4024c0 <ferror@plt+0xeb0>  // b.tstop
  402418:	cmp	w27, #0x3
  40241c:	b.hi	402428 <ferror@plt+0xe18>  // b.pmore
  402420:	mov	w10, wzr
  402424:	b	4024ac <ferror@plt+0xe9c>
  402428:	mov	w10, #0x1                   	// #1
  40242c:	dup	v0.2d, x10
  402430:	and	w10, w27, #0xfffffffc
  402434:	mov	v1.16b, v0.16b
  402438:	mov	v1.d[0], x9
  40243c:	mov	w9, w10
  402440:	fmov	x12, d1
  402444:	mov	x11, v1.d[1]
  402448:	add	x12, x12, x12, lsl #2
  40244c:	fmov	x13, d0
  402450:	lsl	x12, x12, #1
  402454:	add	x11, x11, x11, lsl #2
  402458:	add	x13, x13, x13, lsl #2
  40245c:	mov	x14, v0.d[1]
  402460:	fmov	d1, x12
  402464:	lsl	x11, x11, #1
  402468:	lsl	x13, x13, #1
  40246c:	mov	v1.d[1], x11
  402470:	add	x11, x14, x14, lsl #2
  402474:	fmov	d0, x13
  402478:	lsl	x11, x11, #1
  40247c:	subs	w9, w9, #0x4
  402480:	mov	v0.d[1], x11
  402484:	b.ne	402440 <ferror@plt+0xe30>  // b.any
  402488:	mov	x9, v1.d[1]
  40248c:	mov	x11, v0.d[1]
  402490:	fmov	x12, d1
  402494:	fmov	x13, d0
  402498:	mul	x12, x13, x12
  40249c:	mul	x9, x11, x9
  4024a0:	cmp	w27, w10
  4024a4:	mul	x9, x12, x9
  4024a8:	b.eq	4024c0 <ferror@plt+0xeb0>  // b.none
  4024ac:	sub	w10, w27, w10
  4024b0:	add	x9, x9, x9, lsl #2
  4024b4:	subs	w10, w10, #0x1
  4024b8:	lsl	x9, x9, #1
  4024bc:	b.ne	4024b0 <ferror@plt+0xea0>  // b.any
  4024c0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4024c4:	mov	w12, #0x1                   	// #1
  4024c8:	movk	x10, #0xcccd
  4024cc:	mov	w11, #0xa                   	// #10
  4024d0:	b	4024e4 <ferror@plt+0xed4>
  4024d4:	cmp	x28, #0x9
  4024d8:	mov	x28, x13
  4024dc:	mov	x12, x14
  4024e0:	b.ls	402334 <ferror@plt+0xd24>  // b.plast
  4024e4:	umulh	x13, x28, x10
  4024e8:	lsr	x13, x13, #3
  4024ec:	add	x14, x12, x12, lsl #2
  4024f0:	msub	x15, x13, x11, x28
  4024f4:	lsl	x14, x14, #1
  4024f8:	cbz	x15, 4024d4 <ferror@plt+0xec4>
  4024fc:	udiv	x12, x9, x12
  402500:	udiv	x12, x12, x15
  402504:	udiv	x12, x8, x12
  402508:	add	x20, x12, x20
  40250c:	b	4024d4 <ferror@plt+0xec4>
  402510:	mov	x2, xzr
  402514:	b	4020d4 <ferror@plt+0xac4>
  402518:	stp	x29, x30, [sp, #-48]!
  40251c:	stp	x20, x19, [sp, #32]
  402520:	mov	x20, x1
  402524:	mov	x19, x0
  402528:	str	x21, [sp, #16]
  40252c:	mov	x29, sp
  402530:	cbz	x0, 402564 <ferror@plt+0xf54>
  402534:	ldrb	w21, [x19]
  402538:	mov	x8, x19
  40253c:	cbz	w21, 402568 <ferror@plt+0xf58>
  402540:	bl	4014d0 <__ctype_b_loc@plt>
  402544:	ldr	x9, [x0]
  402548:	mov	x8, x19
  40254c:	and	x10, x21, #0xff
  402550:	ldrh	w10, [x9, x10, lsl #1]
  402554:	tbz	w10, #11, 402568 <ferror@plt+0xf58>
  402558:	ldrb	w21, [x8, #1]!
  40255c:	cbnz	w21, 40254c <ferror@plt+0xf3c>
  402560:	b	402568 <ferror@plt+0xf58>
  402564:	mov	x8, xzr
  402568:	cbz	x20, 402570 <ferror@plt+0xf60>
  40256c:	str	x8, [x20]
  402570:	cmp	x8, x19
  402574:	b.ls	402588 <ferror@plt+0xf78>  // b.plast
  402578:	ldrb	w8, [x8]
  40257c:	cmp	w8, #0x0
  402580:	cset	w0, eq  // eq = none
  402584:	b	40258c <ferror@plt+0xf7c>
  402588:	mov	w0, wzr
  40258c:	ldp	x20, x19, [sp, #32]
  402590:	ldr	x21, [sp, #16]
  402594:	ldp	x29, x30, [sp], #48
  402598:	ret
  40259c:	stp	x29, x30, [sp, #-48]!
  4025a0:	stp	x20, x19, [sp, #32]
  4025a4:	mov	x20, x1
  4025a8:	mov	x19, x0
  4025ac:	str	x21, [sp, #16]
  4025b0:	mov	x29, sp
  4025b4:	cbz	x0, 4025e8 <ferror@plt+0xfd8>
  4025b8:	ldrb	w21, [x19]
  4025bc:	mov	x8, x19
  4025c0:	cbz	w21, 4025ec <ferror@plt+0xfdc>
  4025c4:	bl	4014d0 <__ctype_b_loc@plt>
  4025c8:	ldr	x9, [x0]
  4025cc:	mov	x8, x19
  4025d0:	and	x10, x21, #0xff
  4025d4:	ldrh	w10, [x9, x10, lsl #1]
  4025d8:	tbz	w10, #12, 4025ec <ferror@plt+0xfdc>
  4025dc:	ldrb	w21, [x8, #1]!
  4025e0:	cbnz	w21, 4025d0 <ferror@plt+0xfc0>
  4025e4:	b	4025ec <ferror@plt+0xfdc>
  4025e8:	mov	x8, xzr
  4025ec:	cbz	x20, 4025f4 <ferror@plt+0xfe4>
  4025f0:	str	x8, [x20]
  4025f4:	cmp	x8, x19
  4025f8:	b.ls	40260c <ferror@plt+0xffc>  // b.plast
  4025fc:	ldrb	w8, [x8]
  402600:	cmp	w8, #0x0
  402604:	cset	w0, eq  // eq = none
  402608:	b	402610 <ferror@plt+0x1000>
  40260c:	mov	w0, wzr
  402610:	ldp	x20, x19, [sp, #32]
  402614:	ldr	x21, [sp, #16]
  402618:	ldp	x29, x30, [sp], #48
  40261c:	ret
  402620:	sub	sp, sp, #0x110
  402624:	stp	x29, x30, [sp, #208]
  402628:	add	x29, sp, #0xd0
  40262c:	mov	x8, #0xffffffffffffffd0    	// #-48
  402630:	mov	x9, sp
  402634:	sub	x10, x29, #0x50
  402638:	stp	x28, x23, [sp, #224]
  40263c:	stp	x22, x21, [sp, #240]
  402640:	stp	x20, x19, [sp, #256]
  402644:	mov	x20, x1
  402648:	mov	x19, x0
  40264c:	movk	x8, #0xff80, lsl #32
  402650:	add	x11, x29, #0x40
  402654:	add	x9, x9, #0x80
  402658:	add	x22, x10, #0x30
  40265c:	mov	w23, #0xffffffd0            	// #-48
  402660:	stp	x2, x3, [x29, #-80]
  402664:	stp	x4, x5, [x29, #-64]
  402668:	stp	x6, x7, [x29, #-48]
  40266c:	stp	q1, q2, [sp, #16]
  402670:	stp	q3, q4, [sp, #48]
  402674:	str	q0, [sp]
  402678:	stp	q5, q6, [sp, #80]
  40267c:	str	q7, [sp, #112]
  402680:	stp	x9, x8, [x29, #-16]
  402684:	stp	x11, x22, [x29, #-32]
  402688:	tbnz	w23, #31, 402694 <ferror@plt+0x1084>
  40268c:	mov	w8, w23
  402690:	b	4026ac <ferror@plt+0x109c>
  402694:	add	w8, w23, #0x8
  402698:	cmn	w23, #0x8
  40269c:	stur	w8, [x29, #-8]
  4026a0:	b.gt	4026ac <ferror@plt+0x109c>
  4026a4:	add	x9, x22, w23, sxtw
  4026a8:	b	4026b8 <ferror@plt+0x10a8>
  4026ac:	ldur	x9, [x29, #-32]
  4026b0:	add	x10, x9, #0x8
  4026b4:	stur	x10, [x29, #-32]
  4026b8:	ldr	x1, [x9]
  4026bc:	cbz	x1, 402734 <ferror@plt+0x1124>
  4026c0:	tbnz	w8, #31, 4026cc <ferror@plt+0x10bc>
  4026c4:	mov	w23, w8
  4026c8:	b	4026e4 <ferror@plt+0x10d4>
  4026cc:	add	w23, w8, #0x8
  4026d0:	cmn	w8, #0x8
  4026d4:	stur	w23, [x29, #-8]
  4026d8:	b.gt	4026e4 <ferror@plt+0x10d4>
  4026dc:	add	x8, x22, w8, sxtw
  4026e0:	b	4026f0 <ferror@plt+0x10e0>
  4026e4:	ldur	x8, [x29, #-32]
  4026e8:	add	x9, x8, #0x8
  4026ec:	stur	x9, [x29, #-32]
  4026f0:	ldr	x21, [x8]
  4026f4:	cbz	x21, 402734 <ferror@plt+0x1124>
  4026f8:	mov	x0, x19
  4026fc:	bl	4014b0 <strcmp@plt>
  402700:	cbz	w0, 402718 <ferror@plt+0x1108>
  402704:	mov	x0, x19
  402708:	mov	x1, x21
  40270c:	bl	4014b0 <strcmp@plt>
  402710:	cbnz	w0, 402688 <ferror@plt+0x1078>
  402714:	b	40271c <ferror@plt+0x110c>
  402718:	mov	w0, #0x1                   	// #1
  40271c:	ldp	x20, x19, [sp, #256]
  402720:	ldp	x22, x21, [sp, #240]
  402724:	ldp	x28, x23, [sp, #224]
  402728:	ldp	x29, x30, [sp, #208]
  40272c:	add	sp, sp, #0x110
  402730:	ret
  402734:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402738:	ldr	w0, [x8, #440]
  40273c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402740:	add	x1, x1, #0x3cd
  402744:	mov	x2, x20
  402748:	mov	x3, x19
  40274c:	bl	401590 <errx@plt>
  402750:	cbz	x1, 402774 <ferror@plt+0x1164>
  402754:	sxtb	w8, w2
  402758:	ldrsb	w9, [x0]
  40275c:	cbz	w9, 402774 <ferror@plt+0x1164>
  402760:	cmp	w8, w9
  402764:	b.eq	402778 <ferror@plt+0x1168>  // b.none
  402768:	sub	x1, x1, #0x1
  40276c:	add	x0, x0, #0x1
  402770:	cbnz	x1, 402758 <ferror@plt+0x1148>
  402774:	mov	x0, xzr
  402778:	ret
  40277c:	stp	x29, x30, [sp, #-32]!
  402780:	stp	x20, x19, [sp, #16]
  402784:	mov	x29, sp
  402788:	mov	x20, x1
  40278c:	mov	x19, x0
  402790:	bl	4028ec <ferror@plt+0x12dc>
  402794:	cmp	x0, w0, sxtw
  402798:	b.ne	4027b0 <ferror@plt+0x11a0>  // b.any
  40279c:	cmp	w0, w0, sxth
  4027a0:	b.ne	4027b0 <ferror@plt+0x11a0>  // b.any
  4027a4:	ldp	x20, x19, [sp, #16]
  4027a8:	ldp	x29, x30, [sp], #32
  4027ac:	ret
  4027b0:	bl	4015c0 <__errno_location@plt>
  4027b4:	mov	w8, #0x22                  	// #34
  4027b8:	str	w8, [x0]
  4027bc:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4027c0:	ldr	w0, [x8, #440]
  4027c4:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4027c8:	add	x1, x1, #0x3cd
  4027cc:	mov	x2, x20
  4027d0:	mov	x3, x19
  4027d4:	bl	4015e0 <err@plt>
  4027d8:	stp	x29, x30, [sp, #-32]!
  4027dc:	stp	x20, x19, [sp, #16]
  4027e0:	mov	x29, sp
  4027e4:	mov	x20, x1
  4027e8:	mov	x19, x0
  4027ec:	bl	4028ec <ferror@plt+0x12dc>
  4027f0:	cmp	x0, w0, sxtw
  4027f4:	b.ne	402804 <ferror@plt+0x11f4>  // b.any
  4027f8:	ldp	x20, x19, [sp, #16]
  4027fc:	ldp	x29, x30, [sp], #32
  402800:	ret
  402804:	bl	4015c0 <__errno_location@plt>
  402808:	mov	w8, #0x22                  	// #34
  40280c:	str	w8, [x0]
  402810:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402814:	ldr	w0, [x8, #440]
  402818:	adrp	x1, 404000 <ferror@plt+0x29f0>
  40281c:	add	x1, x1, #0x3cd
  402820:	mov	x2, x20
  402824:	mov	x3, x19
  402828:	bl	4015e0 <err@plt>
  40282c:	stp	x29, x30, [sp, #-32]!
  402830:	mov	w2, #0xa                   	// #10
  402834:	stp	x20, x19, [sp, #16]
  402838:	mov	x29, sp
  40283c:	mov	x20, x1
  402840:	mov	x19, x0
  402844:	bl	402a5c <ferror@plt+0x144c>
  402848:	lsr	x8, x0, #32
  40284c:	cbnz	x8, 402864 <ferror@plt+0x1254>
  402850:	cmp	w0, #0x10, lsl #12
  402854:	b.cs	402864 <ferror@plt+0x1254>  // b.hs, b.nlast
  402858:	ldp	x20, x19, [sp, #16]
  40285c:	ldp	x29, x30, [sp], #32
  402860:	ret
  402864:	bl	4015c0 <__errno_location@plt>
  402868:	mov	w8, #0x22                  	// #34
  40286c:	str	w8, [x0]
  402870:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402874:	ldr	w0, [x8, #440]
  402878:	adrp	x1, 404000 <ferror@plt+0x29f0>
  40287c:	add	x1, x1, #0x3cd
  402880:	mov	x2, x20
  402884:	mov	x3, x19
  402888:	bl	4015e0 <err@plt>
  40288c:	stp	x29, x30, [sp, #-32]!
  402890:	mov	w2, #0x10                  	// #16
  402894:	stp	x20, x19, [sp, #16]
  402898:	mov	x29, sp
  40289c:	mov	x20, x1
  4028a0:	mov	x19, x0
  4028a4:	bl	402a5c <ferror@plt+0x144c>
  4028a8:	lsr	x8, x0, #32
  4028ac:	cbnz	x8, 4028c4 <ferror@plt+0x12b4>
  4028b0:	cmp	w0, #0x10, lsl #12
  4028b4:	b.cs	4028c4 <ferror@plt+0x12b4>  // b.hs, b.nlast
  4028b8:	ldp	x20, x19, [sp, #16]
  4028bc:	ldp	x29, x30, [sp], #32
  4028c0:	ret
  4028c4:	bl	4015c0 <__errno_location@plt>
  4028c8:	mov	w8, #0x22                  	// #34
  4028cc:	str	w8, [x0]
  4028d0:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4028d4:	ldr	w0, [x8, #440]
  4028d8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4028dc:	add	x1, x1, #0x3cd
  4028e0:	mov	x2, x20
  4028e4:	mov	x3, x19
  4028e8:	bl	4015e0 <err@plt>
  4028ec:	stp	x29, x30, [sp, #-48]!
  4028f0:	mov	x29, sp
  4028f4:	str	x21, [sp, #16]
  4028f8:	stp	x20, x19, [sp, #32]
  4028fc:	mov	x20, x1
  402900:	mov	x19, x0
  402904:	str	xzr, [x29, #24]
  402908:	bl	4015c0 <__errno_location@plt>
  40290c:	str	wzr, [x0]
  402910:	cbz	x19, 402964 <ferror@plt+0x1354>
  402914:	ldrb	w8, [x19]
  402918:	cbz	w8, 402964 <ferror@plt+0x1354>
  40291c:	mov	x21, x0
  402920:	add	x1, x29, #0x18
  402924:	mov	w2, #0xa                   	// #10
  402928:	mov	x0, x19
  40292c:	mov	w3, wzr
  402930:	bl	4013e0 <__strtol_internal@plt>
  402934:	ldr	w8, [x21]
  402938:	cbnz	w8, 402980 <ferror@plt+0x1370>
  40293c:	ldr	x8, [x29, #24]
  402940:	cmp	x8, x19
  402944:	b.eq	402964 <ferror@plt+0x1354>  // b.none
  402948:	cbz	x8, 402954 <ferror@plt+0x1344>
  40294c:	ldrb	w8, [x8]
  402950:	cbnz	w8, 402964 <ferror@plt+0x1354>
  402954:	ldp	x20, x19, [sp, #32]
  402958:	ldr	x21, [sp, #16]
  40295c:	ldp	x29, x30, [sp], #48
  402960:	ret
  402964:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402968:	ldr	w0, [x8, #440]
  40296c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402970:	add	x1, x1, #0x3cd
  402974:	mov	x2, x20
  402978:	mov	x3, x19
  40297c:	bl	401590 <errx@plt>
  402980:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402984:	ldr	w0, [x9, #440]
  402988:	cmp	w8, #0x22
  40298c:	b.ne	40296c <ferror@plt+0x135c>  // b.any
  402990:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402994:	add	x1, x1, #0x3cd
  402998:	mov	x2, x20
  40299c:	mov	x3, x19
  4029a0:	bl	4015e0 <err@plt>
  4029a4:	stp	x29, x30, [sp, #-32]!
  4029a8:	mov	w2, #0xa                   	// #10
  4029ac:	stp	x20, x19, [sp, #16]
  4029b0:	mov	x29, sp
  4029b4:	mov	x20, x1
  4029b8:	mov	x19, x0
  4029bc:	bl	402a5c <ferror@plt+0x144c>
  4029c0:	lsr	x8, x0, #32
  4029c4:	cbnz	x8, 4029d4 <ferror@plt+0x13c4>
  4029c8:	ldp	x20, x19, [sp, #16]
  4029cc:	ldp	x29, x30, [sp], #32
  4029d0:	ret
  4029d4:	bl	4015c0 <__errno_location@plt>
  4029d8:	mov	w8, #0x22                  	// #34
  4029dc:	str	w8, [x0]
  4029e0:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4029e4:	ldr	w0, [x8, #440]
  4029e8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4029ec:	add	x1, x1, #0x3cd
  4029f0:	mov	x2, x20
  4029f4:	mov	x3, x19
  4029f8:	bl	4015e0 <err@plt>
  4029fc:	stp	x29, x30, [sp, #-32]!
  402a00:	mov	w2, #0x10                  	// #16
  402a04:	stp	x20, x19, [sp, #16]
  402a08:	mov	x29, sp
  402a0c:	mov	x20, x1
  402a10:	mov	x19, x0
  402a14:	bl	402a5c <ferror@plt+0x144c>
  402a18:	lsr	x8, x0, #32
  402a1c:	cbnz	x8, 402a2c <ferror@plt+0x141c>
  402a20:	ldp	x20, x19, [sp, #16]
  402a24:	ldp	x29, x30, [sp], #32
  402a28:	ret
  402a2c:	bl	4015c0 <__errno_location@plt>
  402a30:	mov	w8, #0x22                  	// #34
  402a34:	str	w8, [x0]
  402a38:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402a3c:	ldr	w0, [x8, #440]
  402a40:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402a44:	add	x1, x1, #0x3cd
  402a48:	mov	x2, x20
  402a4c:	mov	x3, x19
  402a50:	bl	4015e0 <err@plt>
  402a54:	mov	w2, #0xa                   	// #10
  402a58:	b	402a5c <ferror@plt+0x144c>
  402a5c:	sub	sp, sp, #0x40
  402a60:	stp	x29, x30, [sp, #16]
  402a64:	stp	x22, x21, [sp, #32]
  402a68:	stp	x20, x19, [sp, #48]
  402a6c:	add	x29, sp, #0x10
  402a70:	mov	w21, w2
  402a74:	mov	x20, x1
  402a78:	mov	x19, x0
  402a7c:	str	xzr, [sp, #8]
  402a80:	bl	4015c0 <__errno_location@plt>
  402a84:	str	wzr, [x0]
  402a88:	cbz	x19, 402ae0 <ferror@plt+0x14d0>
  402a8c:	ldrb	w8, [x19]
  402a90:	cbz	w8, 402ae0 <ferror@plt+0x14d0>
  402a94:	mov	x22, x0
  402a98:	add	x1, sp, #0x8
  402a9c:	mov	x0, x19
  402aa0:	mov	w2, w21
  402aa4:	mov	w3, wzr
  402aa8:	bl	401440 <__strtoul_internal@plt>
  402aac:	ldr	w8, [x22]
  402ab0:	cbnz	w8, 402afc <ferror@plt+0x14ec>
  402ab4:	ldr	x8, [sp, #8]
  402ab8:	cmp	x8, x19
  402abc:	b.eq	402ae0 <ferror@plt+0x14d0>  // b.none
  402ac0:	cbz	x8, 402acc <ferror@plt+0x14bc>
  402ac4:	ldrb	w8, [x8]
  402ac8:	cbnz	w8, 402ae0 <ferror@plt+0x14d0>
  402acc:	ldp	x20, x19, [sp, #48]
  402ad0:	ldp	x22, x21, [sp, #32]
  402ad4:	ldp	x29, x30, [sp, #16]
  402ad8:	add	sp, sp, #0x40
  402adc:	ret
  402ae0:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402ae4:	ldr	w0, [x8, #440]
  402ae8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402aec:	add	x1, x1, #0x3cd
  402af0:	mov	x2, x20
  402af4:	mov	x3, x19
  402af8:	bl	401590 <errx@plt>
  402afc:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402b00:	ldr	w0, [x9, #440]
  402b04:	cmp	w8, #0x22
  402b08:	b.ne	402ae8 <ferror@plt+0x14d8>  // b.any
  402b0c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402b10:	add	x1, x1, #0x3cd
  402b14:	mov	x2, x20
  402b18:	mov	x3, x19
  402b1c:	bl	4015e0 <err@plt>
  402b20:	mov	w2, #0x10                  	// #16
  402b24:	b	402a5c <ferror@plt+0x144c>
  402b28:	stp	x29, x30, [sp, #-48]!
  402b2c:	mov	x29, sp
  402b30:	str	x21, [sp, #16]
  402b34:	stp	x20, x19, [sp, #32]
  402b38:	mov	x20, x1
  402b3c:	mov	x19, x0
  402b40:	str	xzr, [x29, #24]
  402b44:	bl	4015c0 <__errno_location@plt>
  402b48:	str	wzr, [x0]
  402b4c:	cbz	x19, 402b98 <ferror@plt+0x1588>
  402b50:	ldrb	w8, [x19]
  402b54:	cbz	w8, 402b98 <ferror@plt+0x1588>
  402b58:	mov	x21, x0
  402b5c:	add	x1, x29, #0x18
  402b60:	mov	x0, x19
  402b64:	bl	401340 <strtod@plt>
  402b68:	ldr	w8, [x21]
  402b6c:	cbnz	w8, 402bb4 <ferror@plt+0x15a4>
  402b70:	ldr	x8, [x29, #24]
  402b74:	cmp	x8, x19
  402b78:	b.eq	402b98 <ferror@plt+0x1588>  // b.none
  402b7c:	cbz	x8, 402b88 <ferror@plt+0x1578>
  402b80:	ldrb	w8, [x8]
  402b84:	cbnz	w8, 402b98 <ferror@plt+0x1588>
  402b88:	ldp	x20, x19, [sp, #32]
  402b8c:	ldr	x21, [sp, #16]
  402b90:	ldp	x29, x30, [sp], #48
  402b94:	ret
  402b98:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402b9c:	ldr	w0, [x8, #440]
  402ba0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402ba4:	add	x1, x1, #0x3cd
  402ba8:	mov	x2, x20
  402bac:	mov	x3, x19
  402bb0:	bl	401590 <errx@plt>
  402bb4:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402bb8:	ldr	w0, [x9, #440]
  402bbc:	cmp	w8, #0x22
  402bc0:	b.ne	402ba0 <ferror@plt+0x1590>  // b.any
  402bc4:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402bc8:	add	x1, x1, #0x3cd
  402bcc:	mov	x2, x20
  402bd0:	mov	x3, x19
  402bd4:	bl	4015e0 <err@plt>
  402bd8:	stp	x29, x30, [sp, #-48]!
  402bdc:	mov	x29, sp
  402be0:	str	x21, [sp, #16]
  402be4:	stp	x20, x19, [sp, #32]
  402be8:	mov	x20, x1
  402bec:	mov	x19, x0
  402bf0:	str	xzr, [x29, #24]
  402bf4:	bl	4015c0 <__errno_location@plt>
  402bf8:	str	wzr, [x0]
  402bfc:	cbz	x19, 402c4c <ferror@plt+0x163c>
  402c00:	ldrb	w8, [x19]
  402c04:	cbz	w8, 402c4c <ferror@plt+0x163c>
  402c08:	mov	x21, x0
  402c0c:	add	x1, x29, #0x18
  402c10:	mov	w2, #0xa                   	// #10
  402c14:	mov	x0, x19
  402c18:	bl	4014e0 <strtol@plt>
  402c1c:	ldr	w8, [x21]
  402c20:	cbnz	w8, 402c68 <ferror@plt+0x1658>
  402c24:	ldr	x8, [x29, #24]
  402c28:	cmp	x8, x19
  402c2c:	b.eq	402c4c <ferror@plt+0x163c>  // b.none
  402c30:	cbz	x8, 402c3c <ferror@plt+0x162c>
  402c34:	ldrb	w8, [x8]
  402c38:	cbnz	w8, 402c4c <ferror@plt+0x163c>
  402c3c:	ldp	x20, x19, [sp, #32]
  402c40:	ldr	x21, [sp, #16]
  402c44:	ldp	x29, x30, [sp], #48
  402c48:	ret
  402c4c:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402c50:	ldr	w0, [x8, #440]
  402c54:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402c58:	add	x1, x1, #0x3cd
  402c5c:	mov	x2, x20
  402c60:	mov	x3, x19
  402c64:	bl	401590 <errx@plt>
  402c68:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402c6c:	ldr	w0, [x9, #440]
  402c70:	cmp	w8, #0x22
  402c74:	b.ne	402c54 <ferror@plt+0x1644>  // b.any
  402c78:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402c7c:	add	x1, x1, #0x3cd
  402c80:	mov	x2, x20
  402c84:	mov	x3, x19
  402c88:	bl	4015e0 <err@plt>
  402c8c:	stp	x29, x30, [sp, #-48]!
  402c90:	mov	x29, sp
  402c94:	str	x21, [sp, #16]
  402c98:	stp	x20, x19, [sp, #32]
  402c9c:	mov	x20, x1
  402ca0:	mov	x19, x0
  402ca4:	str	xzr, [x29, #24]
  402ca8:	bl	4015c0 <__errno_location@plt>
  402cac:	str	wzr, [x0]
  402cb0:	cbz	x19, 402d00 <ferror@plt+0x16f0>
  402cb4:	ldrb	w8, [x19]
  402cb8:	cbz	w8, 402d00 <ferror@plt+0x16f0>
  402cbc:	mov	x21, x0
  402cc0:	add	x1, x29, #0x18
  402cc4:	mov	w2, #0xa                   	// #10
  402cc8:	mov	x0, x19
  402ccc:	bl	4012f0 <strtoul@plt>
  402cd0:	ldr	w8, [x21]
  402cd4:	cbnz	w8, 402d1c <ferror@plt+0x170c>
  402cd8:	ldr	x8, [x29, #24]
  402cdc:	cmp	x8, x19
  402ce0:	b.eq	402d00 <ferror@plt+0x16f0>  // b.none
  402ce4:	cbz	x8, 402cf0 <ferror@plt+0x16e0>
  402ce8:	ldrb	w8, [x8]
  402cec:	cbnz	w8, 402d00 <ferror@plt+0x16f0>
  402cf0:	ldp	x20, x19, [sp, #32]
  402cf4:	ldr	x21, [sp, #16]
  402cf8:	ldp	x29, x30, [sp], #48
  402cfc:	ret
  402d00:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402d04:	ldr	w0, [x8, #440]
  402d08:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402d0c:	add	x1, x1, #0x3cd
  402d10:	mov	x2, x20
  402d14:	mov	x3, x19
  402d18:	bl	401590 <errx@plt>
  402d1c:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402d20:	ldr	w0, [x9, #440]
  402d24:	cmp	w8, #0x22
  402d28:	b.ne	402d08 <ferror@plt+0x16f8>  // b.any
  402d2c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402d30:	add	x1, x1, #0x3cd
  402d34:	mov	x2, x20
  402d38:	mov	x3, x19
  402d3c:	bl	4015e0 <err@plt>
  402d40:	sub	sp, sp, #0x30
  402d44:	stp	x20, x19, [sp, #32]
  402d48:	mov	x20, x1
  402d4c:	add	x1, sp, #0x8
  402d50:	mov	x2, xzr
  402d54:	stp	x29, x30, [sp, #16]
  402d58:	add	x29, sp, #0x10
  402d5c:	mov	x19, x0
  402d60:	bl	4020d4 <ferror@plt+0xac4>
  402d64:	cbnz	w0, 402d7c <ferror@plt+0x176c>
  402d68:	ldr	x0, [sp, #8]
  402d6c:	ldp	x20, x19, [sp, #32]
  402d70:	ldp	x29, x30, [sp, #16]
  402d74:	add	sp, sp, #0x30
  402d78:	ret
  402d7c:	bl	4015c0 <__errno_location@plt>
  402d80:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402d84:	ldr	w8, [x0]
  402d88:	ldr	w0, [x9, #440]
  402d8c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402d90:	add	x1, x1, #0x3cd
  402d94:	mov	x2, x20
  402d98:	mov	x3, x19
  402d9c:	cbnz	w8, 402da4 <ferror@plt+0x1794>
  402da0:	bl	401590 <errx@plt>
  402da4:	bl	4015e0 <err@plt>
  402da8:	stp	x29, x30, [sp, #-32]!
  402dac:	str	x19, [sp, #16]
  402db0:	mov	x19, x1
  402db4:	mov	x1, x2
  402db8:	mov	x29, sp
  402dbc:	bl	402b28 <ferror@plt+0x1518>
  402dc0:	fcvtzs	x8, d0
  402dc4:	mov	x9, #0x848000000000        	// #145685290680320
  402dc8:	movk	x9, #0x412e, lsl #48
  402dcc:	scvtf	d1, x8
  402dd0:	fmov	d2, x9
  402dd4:	fsub	d0, d0, d1
  402dd8:	fmul	d0, d0, d2
  402ddc:	fcvtzs	x9, d0
  402de0:	stp	x8, x9, [x19]
  402de4:	ldr	x19, [sp, #16]
  402de8:	ldp	x29, x30, [sp], #32
  402dec:	ret
  402df0:	and	w8, w0, #0xf000
  402df4:	sub	w8, w8, #0x1, lsl #12
  402df8:	lsr	w9, w8, #12
  402dfc:	cmp	w9, #0xb
  402e00:	mov	w8, wzr
  402e04:	b.hi	402e58 <ferror@plt+0x1848>  // b.pmore
  402e08:	adrp	x10, 404000 <ferror@plt+0x29f0>
  402e0c:	add	x10, x10, #0x3af
  402e10:	adr	x11, 402e24 <ferror@plt+0x1814>
  402e14:	ldrb	w12, [x10, x9]
  402e18:	add	x11, x11, x12, lsl #2
  402e1c:	mov	w9, #0x64                  	// #100
  402e20:	br	x11
  402e24:	mov	w9, #0x70                  	// #112
  402e28:	b	402e50 <ferror@plt+0x1840>
  402e2c:	mov	w9, #0x63                  	// #99
  402e30:	b	402e50 <ferror@plt+0x1840>
  402e34:	mov	w9, #0x62                  	// #98
  402e38:	b	402e50 <ferror@plt+0x1840>
  402e3c:	mov	w9, #0x6c                  	// #108
  402e40:	b	402e50 <ferror@plt+0x1840>
  402e44:	mov	w9, #0x73                  	// #115
  402e48:	b	402e50 <ferror@plt+0x1840>
  402e4c:	mov	w9, #0x2d                  	// #45
  402e50:	mov	w8, #0x1                   	// #1
  402e54:	strb	w9, [x1]
  402e58:	tst	w0, #0x100
  402e5c:	mov	w9, #0x72                  	// #114
  402e60:	mov	w10, #0x2d                  	// #45
  402e64:	add	x11, x1, x8
  402e68:	mov	w12, #0x77                  	// #119
  402e6c:	csel	w17, w10, w9, eq  // eq = none
  402e70:	tst	w0, #0x80
  402e74:	mov	w14, #0x53                  	// #83
  402e78:	mov	w15, #0x73                  	// #115
  402e7c:	mov	w16, #0x78                  	// #120
  402e80:	strb	w17, [x11]
  402e84:	csel	w17, w10, w12, eq  // eq = none
  402e88:	tst	w0, #0x40
  402e8c:	orr	x13, x8, #0x2
  402e90:	strb	w17, [x11, #1]
  402e94:	csel	w11, w15, w14, ne  // ne = any
  402e98:	csel	w17, w16, w10, ne  // ne = any
  402e9c:	tst	w0, #0x800
  402ea0:	csel	w11, w17, w11, eq  // eq = none
  402ea4:	add	x13, x13, x1
  402ea8:	tst	w0, #0x20
  402eac:	strb	w11, [x13]
  402eb0:	csel	w11, w10, w9, eq  // eq = none
  402eb4:	tst	w0, #0x10
  402eb8:	strb	w11, [x13, #1]
  402ebc:	csel	w11, w10, w12, eq  // eq = none
  402ec0:	tst	w0, #0x8
  402ec4:	csel	w14, w15, w14, ne  // ne = any
  402ec8:	csel	w15, w16, w10, ne  // ne = any
  402ecc:	tst	w0, #0x400
  402ed0:	orr	x8, x8, #0x6
  402ed4:	csel	w14, w15, w14, eq  // eq = none
  402ed8:	tst	w0, #0x4
  402edc:	add	x8, x8, x1
  402ee0:	csel	w9, w10, w9, eq  // eq = none
  402ee4:	tst	w0, #0x2
  402ee8:	mov	w17, #0x54                  	// #84
  402eec:	strb	w11, [x13, #2]
  402ef0:	mov	w11, #0x74                  	// #116
  402ef4:	strb	w14, [x13, #3]
  402ef8:	strb	w9, [x8]
  402efc:	csel	w9, w10, w12, eq  // eq = none
  402f00:	tst	w0, #0x1
  402f04:	strb	w9, [x8, #1]
  402f08:	csel	w9, w11, w17, ne  // ne = any
  402f0c:	csel	w10, w16, w10, ne  // ne = any
  402f10:	tst	w0, #0x200
  402f14:	csel	w9, w10, w9, eq  // eq = none
  402f18:	mov	x0, x1
  402f1c:	strb	w9, [x8, #2]
  402f20:	strb	wzr, [x8, #3]
  402f24:	ret
  402f28:	sub	sp, sp, #0x50
  402f2c:	add	x8, sp, #0x8
  402f30:	stp	x29, x30, [sp, #48]
  402f34:	stp	x20, x19, [sp, #64]
  402f38:	add	x29, sp, #0x30
  402f3c:	tbz	w0, #1, 402f4c <ferror@plt+0x193c>
  402f40:	orr	x8, x8, #0x1
  402f44:	mov	w9, #0x20                  	// #32
  402f48:	strb	w9, [sp, #8]
  402f4c:	cmp	x1, #0x400
  402f50:	b.cs	402f64 <ferror@plt+0x1954>  // b.hs, b.nlast
  402f54:	mov	w9, #0x42                  	// #66
  402f58:	mov	w19, w1
  402f5c:	strh	w9, [x8]
  402f60:	b	4030c4 <ferror@plt+0x1ab4>
  402f64:	cmp	x1, #0x100, lsl #12
  402f68:	b.cs	402f74 <ferror@plt+0x1964>  // b.hs, b.nlast
  402f6c:	mov	w9, #0xa                   	// #10
  402f70:	b	402fb8 <ferror@plt+0x19a8>
  402f74:	lsr	x9, x1, #30
  402f78:	cbnz	x9, 402f84 <ferror@plt+0x1974>
  402f7c:	mov	w9, #0x14                  	// #20
  402f80:	b	402fb8 <ferror@plt+0x19a8>
  402f84:	lsr	x9, x1, #40
  402f88:	cbnz	x9, 402f94 <ferror@plt+0x1984>
  402f8c:	mov	w9, #0x1e                  	// #30
  402f90:	b	402fb8 <ferror@plt+0x19a8>
  402f94:	lsr	x9, x1, #50
  402f98:	cbnz	x9, 402fa4 <ferror@plt+0x1994>
  402f9c:	mov	w9, #0x28                  	// #40
  402fa0:	b	402fb8 <ferror@plt+0x19a8>
  402fa4:	lsr	x9, x1, #60
  402fa8:	mov	w10, #0x3c                  	// #60
  402fac:	cmp	x9, #0x0
  402fb0:	mov	w9, #0x32                  	// #50
  402fb4:	csel	w9, w9, w10, eq  // eq = none
  402fb8:	mov	w10, #0xcccd                	// #52429
  402fbc:	movk	w10, #0xcccc, lsl #16
  402fc0:	adrp	x11, 404000 <ferror@plt+0x29f0>
  402fc4:	umull	x10, w9, w10
  402fc8:	add	x11, x11, #0x3d6
  402fcc:	lsr	x10, x10, #35
  402fd0:	ldrb	w12, [x11, x10]
  402fd4:	mov	x10, #0xffffffffffffffff    	// #-1
  402fd8:	lsl	x10, x10, x9
  402fdc:	mov	x11, x8
  402fe0:	lsr	x19, x1, x9
  402fe4:	bic	x10, x1, x10
  402fe8:	strb	w12, [x11], #1
  402fec:	tbz	w0, #0, 403004 <ferror@plt+0x19f4>
  402ff0:	cmp	w9, #0xa
  402ff4:	b.cc	403004 <ferror@plt+0x19f4>  // b.lo, b.ul, b.last
  402ff8:	mov	w11, #0x4269                	// #17001
  402ffc:	sturh	w11, [x8, #1]
  403000:	add	x11, x8, #0x3
  403004:	strb	wzr, [x11]
  403008:	cbz	x10, 4030c4 <ferror@plt+0x1ab4>
  40300c:	sub	w8, w9, #0xa
  403010:	lsr	x8, x10, x8
  403014:	tbnz	w0, #2, 40302c <ferror@plt+0x1a1c>
  403018:	sub	x9, x8, #0x3b6
  40301c:	cmp	x9, #0x64
  403020:	b.cs	4030a0 <ferror@plt+0x1a90>  // b.hs, b.nlast
  403024:	add	w19, w19, #0x1
  403028:	b	4030c4 <ferror@plt+0x1ab4>
  40302c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403030:	add	x8, x8, #0x5
  403034:	movk	x9, #0xcccd
  403038:	umulh	x10, x8, x9
  40303c:	lsr	x20, x10, #3
  403040:	mul	x9, x20, x9
  403044:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403048:	ror	x9, x9, #1
  40304c:	movk	x10, #0x1999, lsl #48
  403050:	cmp	x9, x10
  403054:	b.ls	4030a4 <ferror@plt+0x1a94>  // b.plast
  403058:	cbz	x20, 4030c4 <ferror@plt+0x1ab4>
  40305c:	bl	4013a0 <localeconv@plt>
  403060:	cbz	x0, 403074 <ferror@plt+0x1a64>
  403064:	ldr	x4, [x0]
  403068:	cbz	x4, 403074 <ferror@plt+0x1a64>
  40306c:	ldrb	w8, [x4]
  403070:	cbnz	w8, 40307c <ferror@plt+0x1a6c>
  403074:	adrp	x4, 404000 <ferror@plt+0x29f0>
  403078:	add	x4, x4, #0x3de
  40307c:	adrp	x2, 404000 <ferror@plt+0x29f0>
  403080:	add	x2, x2, #0x3e0
  403084:	add	x0, sp, #0x10
  403088:	add	x6, sp, #0x8
  40308c:	mov	w1, #0x20                  	// #32
  403090:	mov	w3, w19
  403094:	mov	x5, x20
  403098:	bl	401390 <snprintf@plt>
  40309c:	b	4030e0 <ferror@plt+0x1ad0>
  4030a0:	add	x8, x8, #0x32
  4030a4:	mov	x9, #0xf5c3                	// #62915
  4030a8:	movk	x9, #0x5c28, lsl #16
  4030ac:	movk	x9, #0xc28f, lsl #32
  4030b0:	lsr	x8, x8, #2
  4030b4:	movk	x9, #0x28f5, lsl #48
  4030b8:	umulh	x8, x8, x9
  4030bc:	lsr	x20, x8, #2
  4030c0:	cbnz	x20, 40305c <ferror@plt+0x1a4c>
  4030c4:	adrp	x2, 404000 <ferror@plt+0x29f0>
  4030c8:	add	x2, x2, #0x3ea
  4030cc:	add	x0, sp, #0x10
  4030d0:	add	x4, sp, #0x8
  4030d4:	mov	w1, #0x20                  	// #32
  4030d8:	mov	w3, w19
  4030dc:	bl	401390 <snprintf@plt>
  4030e0:	add	x0, sp, #0x10
  4030e4:	bl	401450 <strdup@plt>
  4030e8:	ldp	x20, x19, [sp, #64]
  4030ec:	ldp	x29, x30, [sp, #48]
  4030f0:	add	sp, sp, #0x50
  4030f4:	ret
  4030f8:	stp	x29, x30, [sp, #-64]!
  4030fc:	stp	x24, x23, [sp, #16]
  403100:	stp	x22, x21, [sp, #32]
  403104:	stp	x20, x19, [sp, #48]
  403108:	mov	x29, sp
  40310c:	cbz	x0, 4031c0 <ferror@plt+0x1bb0>
  403110:	mov	x19, x3
  403114:	mov	x9, x0
  403118:	mov	w0, #0xffffffff            	// #-1
  40311c:	cbz	x3, 4031c4 <ferror@plt+0x1bb4>
  403120:	mov	x20, x2
  403124:	cbz	x2, 4031c4 <ferror@plt+0x1bb4>
  403128:	mov	x21, x1
  40312c:	cbz	x1, 4031c4 <ferror@plt+0x1bb4>
  403130:	ldrb	w10, [x9]
  403134:	cbz	w10, 4031c4 <ferror@plt+0x1bb4>
  403138:	mov	x23, xzr
  40313c:	mov	x8, xzr
  403140:	add	x22, x9, #0x1
  403144:	b	403158 <ferror@plt+0x1b48>
  403148:	mov	x0, x23
  40314c:	add	x22, x22, #0x1
  403150:	mov	x23, x0
  403154:	cbz	w10, 4031c4 <ferror@plt+0x1bb4>
  403158:	cmp	x23, x20
  40315c:	b.cs	4031d8 <ferror@plt+0x1bc8>  // b.hs, b.nlast
  403160:	and	w11, w10, #0xff
  403164:	ldrb	w10, [x22]
  403168:	sub	x9, x22, #0x1
  40316c:	cmp	x8, #0x0
  403170:	csel	x8, x9, x8, eq  // eq = none
  403174:	cmp	w11, #0x2c
  403178:	csel	x9, x9, xzr, eq  // eq = none
  40317c:	cmp	w10, #0x0
  403180:	csel	x24, x22, x9, eq  // eq = none
  403184:	cbz	x8, 403148 <ferror@plt+0x1b38>
  403188:	cbz	x24, 403148 <ferror@plt+0x1b38>
  40318c:	subs	x1, x24, x8
  403190:	b.ls	4031c0 <ferror@plt+0x1bb0>  // b.plast
  403194:	mov	x0, x8
  403198:	blr	x19
  40319c:	cmn	w0, #0x1
  4031a0:	b.eq	4031c0 <ferror@plt+0x1bb0>  // b.none
  4031a4:	str	w0, [x21, x23, lsl #2]
  4031a8:	ldrb	w8, [x24]
  4031ac:	add	x0, x23, #0x1
  4031b0:	cbz	w8, 4031c4 <ferror@plt+0x1bb4>
  4031b4:	ldrb	w10, [x22]
  4031b8:	mov	x8, xzr
  4031bc:	b	40314c <ferror@plt+0x1b3c>
  4031c0:	mov	w0, #0xffffffff            	// #-1
  4031c4:	ldp	x20, x19, [sp, #48]
  4031c8:	ldp	x22, x21, [sp, #32]
  4031cc:	ldp	x24, x23, [sp, #16]
  4031d0:	ldp	x29, x30, [sp], #64
  4031d4:	ret
  4031d8:	mov	w0, #0xfffffffe            	// #-2
  4031dc:	b	4031c4 <ferror@plt+0x1bb4>
  4031e0:	stp	x29, x30, [sp, #-80]!
  4031e4:	str	x25, [sp, #16]
  4031e8:	stp	x24, x23, [sp, #32]
  4031ec:	stp	x22, x21, [sp, #48]
  4031f0:	stp	x20, x19, [sp, #64]
  4031f4:	mov	x29, sp
  4031f8:	cbz	x0, 403220 <ferror@plt+0x1c10>
  4031fc:	mov	x19, x3
  403200:	mov	x9, x0
  403204:	mov	w0, #0xffffffff            	// #-1
  403208:	cbz	x3, 403224 <ferror@plt+0x1c14>
  40320c:	ldrb	w8, [x9]
  403210:	cbz	w8, 403224 <ferror@plt+0x1c14>
  403214:	ldr	x11, [x19]
  403218:	cmp	x11, x2
  40321c:	b.ls	40323c <ferror@plt+0x1c2c>  // b.plast
  403220:	mov	w0, #0xffffffff            	// #-1
  403224:	ldp	x20, x19, [sp, #64]
  403228:	ldp	x22, x21, [sp, #48]
  40322c:	ldp	x24, x23, [sp, #32]
  403230:	ldr	x25, [sp, #16]
  403234:	ldp	x29, x30, [sp], #80
  403238:	ret
  40323c:	mov	x20, x4
  403240:	cmp	w8, #0x2b
  403244:	b.ne	403250 <ferror@plt+0x1c40>  // b.any
  403248:	add	x9, x9, #0x1
  40324c:	b	403258 <ferror@plt+0x1c48>
  403250:	mov	x11, xzr
  403254:	str	xzr, [x19]
  403258:	mov	w0, #0xffffffff            	// #-1
  40325c:	cbz	x20, 403224 <ferror@plt+0x1c14>
  403260:	sub	x21, x2, x11
  403264:	cbz	x21, 403224 <ferror@plt+0x1c14>
  403268:	cbz	x1, 403224 <ferror@plt+0x1c14>
  40326c:	ldrb	w10, [x9]
  403270:	cbz	w10, 403224 <ferror@plt+0x1c14>
  403274:	mov	x24, xzr
  403278:	mov	x8, xzr
  40327c:	add	x22, x1, x11, lsl #2
  403280:	add	x23, x9, #0x1
  403284:	b	403298 <ferror@plt+0x1c88>
  403288:	mov	x0, x24
  40328c:	add	x23, x23, #0x1
  403290:	mov	x24, x0
  403294:	cbz	w10, 403300 <ferror@plt+0x1cf0>
  403298:	cmp	x24, x21
  40329c:	b.cs	403318 <ferror@plt+0x1d08>  // b.hs, b.nlast
  4032a0:	and	w11, w10, #0xff
  4032a4:	ldrb	w10, [x23]
  4032a8:	sub	x9, x23, #0x1
  4032ac:	cmp	x8, #0x0
  4032b0:	csel	x8, x9, x8, eq  // eq = none
  4032b4:	cmp	w11, #0x2c
  4032b8:	csel	x9, x9, xzr, eq  // eq = none
  4032bc:	cmp	w10, #0x0
  4032c0:	csel	x25, x23, x9, eq  // eq = none
  4032c4:	cbz	x8, 403288 <ferror@plt+0x1c78>
  4032c8:	cbz	x25, 403288 <ferror@plt+0x1c78>
  4032cc:	subs	x1, x25, x8
  4032d0:	b.ls	403220 <ferror@plt+0x1c10>  // b.plast
  4032d4:	mov	x0, x8
  4032d8:	blr	x20
  4032dc:	cmn	w0, #0x1
  4032e0:	b.eq	403220 <ferror@plt+0x1c10>  // b.none
  4032e4:	str	w0, [x22, x24, lsl #2]
  4032e8:	ldrb	w8, [x25]
  4032ec:	add	x0, x24, #0x1
  4032f0:	cbz	w8, 403300 <ferror@plt+0x1cf0>
  4032f4:	ldrb	w10, [x23]
  4032f8:	mov	x8, xzr
  4032fc:	b	40328c <ferror@plt+0x1c7c>
  403300:	cmp	w0, #0x1
  403304:	b.lt	403224 <ferror@plt+0x1c14>  // b.tstop
  403308:	ldr	x8, [x19]
  40330c:	add	x8, x8, w0, uxtw
  403310:	str	x8, [x19]
  403314:	b	403224 <ferror@plt+0x1c14>
  403318:	mov	w0, #0xfffffffe            	// #-2
  40331c:	b	403224 <ferror@plt+0x1c14>
  403320:	stp	x29, x30, [sp, #-64]!
  403324:	mov	x8, x0
  403328:	mov	w0, #0xffffffea            	// #-22
  40332c:	str	x23, [sp, #16]
  403330:	stp	x22, x21, [sp, #32]
  403334:	stp	x20, x19, [sp, #48]
  403338:	mov	x29, sp
  40333c:	cbz	x1, 4033e4 <ferror@plt+0x1dd4>
  403340:	cbz	x8, 4033e4 <ferror@plt+0x1dd4>
  403344:	mov	x19, x2
  403348:	cbz	x2, 4033e4 <ferror@plt+0x1dd4>
  40334c:	ldrb	w9, [x8]
  403350:	cbz	w9, 4033e0 <ferror@plt+0x1dd0>
  403354:	mov	x20, x1
  403358:	mov	x0, xzr
  40335c:	add	x21, x8, #0x1
  403360:	mov	w22, #0x1                   	// #1
  403364:	b	403370 <ferror@plt+0x1d60>
  403368:	add	x21, x21, #0x1
  40336c:	cbz	w9, 4033e0 <ferror@plt+0x1dd0>
  403370:	mov	x8, x21
  403374:	ldrb	w10, [x8], #-1
  403378:	and	w9, w9, #0xff
  40337c:	cmp	x0, #0x0
  403380:	csel	x0, x8, x0, eq  // eq = none
  403384:	cmp	w9, #0x2c
  403388:	csel	x8, x8, xzr, eq  // eq = none
  40338c:	cmp	w10, #0x0
  403390:	mov	w9, w10
  403394:	csel	x23, x21, x8, eq  // eq = none
  403398:	cbz	x0, 403368 <ferror@plt+0x1d58>
  40339c:	cbz	x23, 403368 <ferror@plt+0x1d58>
  4033a0:	subs	x1, x23, x0
  4033a4:	b.ls	4033f8 <ferror@plt+0x1de8>  // b.plast
  4033a8:	blr	x19
  4033ac:	tbnz	w0, #31, 4033e4 <ferror@plt+0x1dd4>
  4033b0:	mov	w8, w0
  4033b4:	lsr	x8, x8, #3
  4033b8:	ldrb	w9, [x20, x8]
  4033bc:	and	w10, w0, #0x7
  4033c0:	lsl	w10, w22, w10
  4033c4:	orr	w9, w9, w10
  4033c8:	strb	w9, [x20, x8]
  4033cc:	ldrb	w8, [x23]
  4033d0:	cbz	w8, 4033e0 <ferror@plt+0x1dd0>
  4033d4:	ldrb	w9, [x21]
  4033d8:	mov	x0, xzr
  4033dc:	b	403368 <ferror@plt+0x1d58>
  4033e0:	mov	w0, wzr
  4033e4:	ldp	x20, x19, [sp, #48]
  4033e8:	ldp	x22, x21, [sp, #32]
  4033ec:	ldr	x23, [sp, #16]
  4033f0:	ldp	x29, x30, [sp], #64
  4033f4:	ret
  4033f8:	mov	w0, #0xffffffff            	// #-1
  4033fc:	b	4033e4 <ferror@plt+0x1dd4>
  403400:	stp	x29, x30, [sp, #-48]!
  403404:	mov	x8, x0
  403408:	mov	w0, #0xffffffea            	// #-22
  40340c:	stp	x22, x21, [sp, #16]
  403410:	stp	x20, x19, [sp, #32]
  403414:	mov	x29, sp
  403418:	cbz	x1, 4034ac <ferror@plt+0x1e9c>
  40341c:	cbz	x8, 4034ac <ferror@plt+0x1e9c>
  403420:	mov	x19, x2
  403424:	cbz	x2, 4034ac <ferror@plt+0x1e9c>
  403428:	ldrb	w9, [x8]
  40342c:	cbz	w9, 4034a8 <ferror@plt+0x1e98>
  403430:	mov	x20, x1
  403434:	mov	x0, xzr
  403438:	add	x21, x8, #0x1
  40343c:	b	403448 <ferror@plt+0x1e38>
  403440:	add	x21, x21, #0x1
  403444:	cbz	w9, 4034a8 <ferror@plt+0x1e98>
  403448:	mov	x8, x21
  40344c:	ldrb	w10, [x8], #-1
  403450:	and	w9, w9, #0xff
  403454:	cmp	x0, #0x0
  403458:	csel	x0, x8, x0, eq  // eq = none
  40345c:	cmp	w9, #0x2c
  403460:	csel	x8, x8, xzr, eq  // eq = none
  403464:	cmp	w10, #0x0
  403468:	mov	w9, w10
  40346c:	csel	x22, x21, x8, eq  // eq = none
  403470:	cbz	x0, 403440 <ferror@plt+0x1e30>
  403474:	cbz	x22, 403440 <ferror@plt+0x1e30>
  403478:	subs	x1, x22, x0
  40347c:	b.ls	4034bc <ferror@plt+0x1eac>  // b.plast
  403480:	blr	x19
  403484:	tbnz	x0, #63, 4034ac <ferror@plt+0x1e9c>
  403488:	ldr	x8, [x20]
  40348c:	orr	x8, x8, x0
  403490:	str	x8, [x20]
  403494:	ldrb	w8, [x22]
  403498:	cbz	w8, 4034a8 <ferror@plt+0x1e98>
  40349c:	ldrb	w9, [x21]
  4034a0:	mov	x0, xzr
  4034a4:	b	403440 <ferror@plt+0x1e30>
  4034a8:	mov	w0, wzr
  4034ac:	ldp	x20, x19, [sp, #32]
  4034b0:	ldp	x22, x21, [sp, #16]
  4034b4:	ldp	x29, x30, [sp], #48
  4034b8:	ret
  4034bc:	mov	w0, #0xffffffff            	// #-1
  4034c0:	b	4034ac <ferror@plt+0x1e9c>
  4034c4:	stp	x29, x30, [sp, #-64]!
  4034c8:	mov	x29, sp
  4034cc:	str	x23, [sp, #16]
  4034d0:	stp	x22, x21, [sp, #32]
  4034d4:	stp	x20, x19, [sp, #48]
  4034d8:	str	xzr, [x29, #24]
  4034dc:	cbz	x0, 4035b4 <ferror@plt+0x1fa4>
  4034e0:	mov	w21, w3
  4034e4:	mov	x19, x2
  4034e8:	mov	x23, x1
  4034ec:	mov	x22, x0
  4034f0:	str	w3, [x1]
  4034f4:	str	w3, [x2]
  4034f8:	bl	4015c0 <__errno_location@plt>
  4034fc:	str	wzr, [x0]
  403500:	ldrb	w8, [x22]
  403504:	mov	x20, x0
  403508:	cmp	w8, #0x3a
  40350c:	b.ne	403518 <ferror@plt+0x1f08>  // b.any
  403510:	add	x21, x22, #0x1
  403514:	b	403574 <ferror@plt+0x1f64>
  403518:	add	x1, x29, #0x18
  40351c:	mov	w2, #0xa                   	// #10
  403520:	mov	x0, x22
  403524:	bl	4014e0 <strtol@plt>
  403528:	str	w0, [x23]
  40352c:	str	w0, [x19]
  403530:	ldr	x8, [x29, #24]
  403534:	mov	w0, #0xffffffff            	// #-1
  403538:	cmp	x8, x22
  40353c:	b.eq	4035b4 <ferror@plt+0x1fa4>  // b.none
  403540:	ldr	w9, [x20]
  403544:	cbnz	w9, 4035b4 <ferror@plt+0x1fa4>
  403548:	cbz	x8, 4035b4 <ferror@plt+0x1fa4>
  40354c:	ldrb	w9, [x8]
  403550:	cmp	w9, #0x2d
  403554:	b.eq	403568 <ferror@plt+0x1f58>  // b.none
  403558:	cmp	w9, #0x3a
  40355c:	b.ne	4035b0 <ferror@plt+0x1fa0>  // b.any
  403560:	ldrb	w9, [x8, #1]
  403564:	cbz	w9, 4035c8 <ferror@plt+0x1fb8>
  403568:	add	x21, x8, #0x1
  40356c:	str	xzr, [x29, #24]
  403570:	str	wzr, [x20]
  403574:	add	x1, x29, #0x18
  403578:	mov	w2, #0xa                   	// #10
  40357c:	mov	x0, x21
  403580:	bl	4014e0 <strtol@plt>
  403584:	str	w0, [x19]
  403588:	ldr	w8, [x20]
  40358c:	mov	w0, #0xffffffff            	// #-1
  403590:	cbnz	w8, 4035b4 <ferror@plt+0x1fa4>
  403594:	ldr	x8, [x29, #24]
  403598:	cbz	x8, 4035b4 <ferror@plt+0x1fa4>
  40359c:	cmp	x8, x21
  4035a0:	mov	w0, #0xffffffff            	// #-1
  4035a4:	b.eq	4035b4 <ferror@plt+0x1fa4>  // b.none
  4035a8:	ldrb	w8, [x8]
  4035ac:	cbnz	w8, 4035b4 <ferror@plt+0x1fa4>
  4035b0:	mov	w0, wzr
  4035b4:	ldp	x20, x19, [sp, #48]
  4035b8:	ldp	x22, x21, [sp, #32]
  4035bc:	ldr	x23, [sp, #16]
  4035c0:	ldp	x29, x30, [sp], #64
  4035c4:	ret
  4035c8:	str	w21, [x19]
  4035cc:	b	4035b0 <ferror@plt+0x1fa0>
  4035d0:	stp	x29, x30, [sp, #-48]!
  4035d4:	mov	w8, wzr
  4035d8:	str	x21, [sp, #16]
  4035dc:	stp	x20, x19, [sp, #32]
  4035e0:	mov	x29, sp
  4035e4:	cbz	x1, 403718 <ferror@plt+0x2108>
  4035e8:	cbz	x0, 403718 <ferror@plt+0x2108>
  4035ec:	ldrb	w8, [x0]
  4035f0:	and	w8, w8, #0xff
  4035f4:	cmp	w8, #0x2f
  4035f8:	mov	x19, x0
  4035fc:	b.ne	403618 <ferror@plt+0x2008>  // b.any
  403600:	mov	x0, x19
  403604:	ldrb	w8, [x0, #1]!
  403608:	cmp	w8, #0x2f
  40360c:	mov	w8, #0x2f                  	// #47
  403610:	b.eq	4035f0 <ferror@plt+0x1fe0>  // b.none
  403614:	b	403628 <ferror@plt+0x2018>
  403618:	cbnz	w8, 403628 <ferror@plt+0x2018>
  40361c:	mov	x20, xzr
  403620:	mov	x19, xzr
  403624:	b	403648 <ferror@plt+0x2038>
  403628:	mov	w20, #0x1                   	// #1
  40362c:	ldrb	w8, [x19, x20]
  403630:	cbz	w8, 403648 <ferror@plt+0x2038>
  403634:	cmp	w8, #0x2f
  403638:	b.eq	403648 <ferror@plt+0x2038>  // b.none
  40363c:	add	x20, x20, #0x1
  403640:	ldrb	w8, [x19, x20]
  403644:	cbnz	w8, 403634 <ferror@plt+0x2024>
  403648:	ldrb	w8, [x1]
  40364c:	and	w8, w8, #0xff
  403650:	cmp	w8, #0x2f
  403654:	mov	x21, x1
  403658:	b.ne	403674 <ferror@plt+0x2064>  // b.any
  40365c:	mov	x1, x21
  403660:	ldrb	w8, [x1, #1]!
  403664:	cmp	w8, #0x2f
  403668:	mov	w8, #0x2f                  	// #47
  40366c:	b.eq	40364c <ferror@plt+0x203c>  // b.none
  403670:	b	403684 <ferror@plt+0x2074>
  403674:	cbnz	w8, 403684 <ferror@plt+0x2074>
  403678:	mov	x8, xzr
  40367c:	mov	x21, xzr
  403680:	b	4036a4 <ferror@plt+0x2094>
  403684:	mov	w8, #0x1                   	// #1
  403688:	ldrb	w9, [x21, x8]
  40368c:	cbz	w9, 4036a4 <ferror@plt+0x2094>
  403690:	cmp	w9, #0x2f
  403694:	b.eq	4036a4 <ferror@plt+0x2094>  // b.none
  403698:	add	x8, x8, #0x1
  40369c:	ldrb	w9, [x21, x8]
  4036a0:	cbnz	w9, 403690 <ferror@plt+0x2080>
  4036a4:	add	x9, x8, x20
  4036a8:	cmp	x9, #0x1
  4036ac:	b.eq	4036b8 <ferror@plt+0x20a8>  // b.none
  4036b0:	cbnz	x9, 4036d8 <ferror@plt+0x20c8>
  4036b4:	b	40370c <ferror@plt+0x20fc>
  4036b8:	cbz	x19, 4036c8 <ferror@plt+0x20b8>
  4036bc:	ldrb	w9, [x19]
  4036c0:	cmp	w9, #0x2f
  4036c4:	b.eq	40370c <ferror@plt+0x20fc>  // b.none
  4036c8:	cbz	x21, 403714 <ferror@plt+0x2104>
  4036cc:	ldrb	w9, [x21]
  4036d0:	cmp	w9, #0x2f
  4036d4:	b.eq	40370c <ferror@plt+0x20fc>  // b.none
  4036d8:	cmp	x20, x8
  4036dc:	mov	w8, wzr
  4036e0:	b.ne	403718 <ferror@plt+0x2108>  // b.any
  4036e4:	cbz	x19, 403718 <ferror@plt+0x2108>
  4036e8:	cbz	x21, 403718 <ferror@plt+0x2108>
  4036ec:	mov	x0, x19
  4036f0:	mov	x1, x21
  4036f4:	mov	x2, x20
  4036f8:	bl	4013f0 <strncmp@plt>
  4036fc:	cbnz	w0, 403714 <ferror@plt+0x2104>
  403700:	add	x0, x19, x20
  403704:	add	x1, x21, x20
  403708:	b	4035ec <ferror@plt+0x1fdc>
  40370c:	mov	w8, #0x1                   	// #1
  403710:	b	403718 <ferror@plt+0x2108>
  403714:	mov	w8, wzr
  403718:	ldp	x20, x19, [sp, #32]
  40371c:	ldr	x21, [sp, #16]
  403720:	mov	w0, w8
  403724:	ldp	x29, x30, [sp], #48
  403728:	ret
  40372c:	stp	x29, x30, [sp, #-64]!
  403730:	orr	x8, x0, x1
  403734:	stp	x24, x23, [sp, #16]
  403738:	stp	x22, x21, [sp, #32]
  40373c:	stp	x20, x19, [sp, #48]
  403740:	mov	x29, sp
  403744:	cbz	x8, 403778 <ferror@plt+0x2168>
  403748:	mov	x19, x1
  40374c:	mov	x21, x0
  403750:	mov	x20, x2
  403754:	cbz	x0, 403794 <ferror@plt+0x2184>
  403758:	cbz	x19, 4037b0 <ferror@plt+0x21a0>
  40375c:	mov	x0, x21
  403760:	bl	401300 <strlen@plt>
  403764:	mvn	x8, x0
  403768:	cmp	x8, x20
  40376c:	b.cs	4037b8 <ferror@plt+0x21a8>  // b.hs, b.nlast
  403770:	mov	x22, xzr
  403774:	b	4037f4 <ferror@plt+0x21e4>
  403778:	adrp	x0, 404000 <ferror@plt+0x29f0>
  40377c:	add	x0, x0, #0x17b
  403780:	ldp	x20, x19, [sp, #48]
  403784:	ldp	x22, x21, [sp, #32]
  403788:	ldp	x24, x23, [sp, #16]
  40378c:	ldp	x29, x30, [sp], #64
  403790:	b	401450 <strdup@plt>
  403794:	mov	x0, x19
  403798:	mov	x1, x20
  40379c:	ldp	x20, x19, [sp, #48]
  4037a0:	ldp	x22, x21, [sp, #32]
  4037a4:	ldp	x24, x23, [sp, #16]
  4037a8:	ldp	x29, x30, [sp], #64
  4037ac:	b	401510 <strndup@plt>
  4037b0:	mov	x0, x21
  4037b4:	b	403780 <ferror@plt+0x2170>
  4037b8:	add	x24, x0, x20
  4037bc:	mov	x23, x0
  4037c0:	add	x0, x24, #0x1
  4037c4:	bl	4013c0 <malloc@plt>
  4037c8:	mov	x22, x0
  4037cc:	cbz	x0, 4037f4 <ferror@plt+0x21e4>
  4037d0:	mov	x0, x22
  4037d4:	mov	x1, x21
  4037d8:	mov	x2, x23
  4037dc:	bl	4012d0 <memcpy@plt>
  4037e0:	add	x0, x22, x23
  4037e4:	mov	x1, x19
  4037e8:	mov	x2, x20
  4037ec:	bl	4012d0 <memcpy@plt>
  4037f0:	strb	wzr, [x22, x24]
  4037f4:	mov	x0, x22
  4037f8:	ldp	x20, x19, [sp, #48]
  4037fc:	ldp	x22, x21, [sp, #32]
  403800:	ldp	x24, x23, [sp, #16]
  403804:	ldp	x29, x30, [sp], #64
  403808:	ret
  40380c:	stp	x29, x30, [sp, #-64]!
  403810:	stp	x20, x19, [sp, #48]
  403814:	mov	x20, x0
  403818:	stp	x24, x23, [sp, #16]
  40381c:	stp	x22, x21, [sp, #32]
  403820:	mov	x29, sp
  403824:	cbz	x1, 403858 <ferror@plt+0x2248>
  403828:	mov	x0, x1
  40382c:	mov	x19, x1
  403830:	bl	401300 <strlen@plt>
  403834:	mov	x21, x0
  403838:	cbz	x20, 403864 <ferror@plt+0x2254>
  40383c:	mov	x0, x20
  403840:	bl	401300 <strlen@plt>
  403844:	mvn	x8, x0
  403848:	cmp	x21, x8
  40384c:	b.ls	403880 <ferror@plt+0x2270>  // b.plast
  403850:	mov	x22, xzr
  403854:	b	4038bc <ferror@plt+0x22ac>
  403858:	cbz	x20, 4038d4 <ferror@plt+0x22c4>
  40385c:	mov	x0, x20
  403860:	b	4038dc <ferror@plt+0x22cc>
  403864:	mov	x0, x19
  403868:	mov	x1, x21
  40386c:	ldp	x20, x19, [sp, #48]
  403870:	ldp	x22, x21, [sp, #32]
  403874:	ldp	x24, x23, [sp, #16]
  403878:	ldp	x29, x30, [sp], #64
  40387c:	b	401510 <strndup@plt>
  403880:	add	x24, x0, x21
  403884:	mov	x23, x0
  403888:	add	x0, x24, #0x1
  40388c:	bl	4013c0 <malloc@plt>
  403890:	mov	x22, x0
  403894:	cbz	x0, 4038bc <ferror@plt+0x22ac>
  403898:	mov	x0, x22
  40389c:	mov	x1, x20
  4038a0:	mov	x2, x23
  4038a4:	bl	4012d0 <memcpy@plt>
  4038a8:	add	x0, x22, x23
  4038ac:	mov	x1, x19
  4038b0:	mov	x2, x21
  4038b4:	bl	4012d0 <memcpy@plt>
  4038b8:	strb	wzr, [x22, x24]
  4038bc:	mov	x0, x22
  4038c0:	ldp	x20, x19, [sp, #48]
  4038c4:	ldp	x22, x21, [sp, #32]
  4038c8:	ldp	x24, x23, [sp, #16]
  4038cc:	ldp	x29, x30, [sp], #64
  4038d0:	ret
  4038d4:	adrp	x0, 404000 <ferror@plt+0x29f0>
  4038d8:	add	x0, x0, #0x17b
  4038dc:	ldp	x20, x19, [sp, #48]
  4038e0:	ldp	x22, x21, [sp, #32]
  4038e4:	ldp	x24, x23, [sp, #16]
  4038e8:	ldp	x29, x30, [sp], #64
  4038ec:	b	401450 <strdup@plt>
  4038f0:	sub	sp, sp, #0x140
  4038f4:	stp	x29, x30, [sp, #240]
  4038f8:	add	x29, sp, #0xf0
  4038fc:	sub	x9, x29, #0x70
  403900:	mov	x10, sp
  403904:	mov	x11, #0xffffffffffffffd0    	// #-48
  403908:	add	x8, x29, #0x50
  40390c:	movk	x11, #0xff80, lsl #32
  403910:	add	x9, x9, #0x30
  403914:	add	x10, x10, #0x80
  403918:	stp	x8, x9, [x29, #-32]
  40391c:	stp	x10, x11, [x29, #-16]
  403920:	stp	x2, x3, [x29, #-112]
  403924:	stp	x4, x5, [x29, #-96]
  403928:	stp	x6, x7, [x29, #-80]
  40392c:	stp	q1, q2, [sp, #16]
  403930:	str	q0, [sp]
  403934:	ldp	q0, q1, [x29, #-32]
  403938:	stp	x20, x19, [sp, #304]
  40393c:	mov	x19, x0
  403940:	add	x0, x29, #0x18
  403944:	sub	x2, x29, #0x40
  403948:	str	x28, [sp, #256]
  40394c:	stp	x24, x23, [sp, #272]
  403950:	stp	x22, x21, [sp, #288]
  403954:	stp	q3, q4, [sp, #48]
  403958:	stp	q5, q6, [sp, #80]
  40395c:	str	q7, [sp, #112]
  403960:	stp	q0, q1, [x29, #-64]
  403964:	bl	401500 <vasprintf@plt>
  403968:	tbnz	w0, #31, 4039a0 <ferror@plt+0x2390>
  40396c:	ldr	x21, [x29, #24]
  403970:	orr	x8, x19, x21
  403974:	cbz	x8, 4039a8 <ferror@plt+0x2398>
  403978:	mov	w22, w0
  40397c:	cbz	x19, 4039bc <ferror@plt+0x23ac>
  403980:	cbz	x21, 4039d0 <ferror@plt+0x23c0>
  403984:	mov	x0, x19
  403988:	bl	401300 <strlen@plt>
  40398c:	mvn	x8, x0
  403990:	cmp	x8, x22
  403994:	b.cs	4039d8 <ferror@plt+0x23c8>  // b.hs, b.nlast
  403998:	mov	x20, xzr
  40399c:	b	403a14 <ferror@plt+0x2404>
  4039a0:	mov	x20, xzr
  4039a4:	b	403a1c <ferror@plt+0x240c>
  4039a8:	adrp	x0, 404000 <ferror@plt+0x29f0>
  4039ac:	add	x0, x0, #0x17b
  4039b0:	bl	401450 <strdup@plt>
  4039b4:	mov	x20, x0
  4039b8:	b	403a14 <ferror@plt+0x2404>
  4039bc:	mov	x0, x21
  4039c0:	mov	x1, x22
  4039c4:	bl	401510 <strndup@plt>
  4039c8:	mov	x20, x0
  4039cc:	b	403a14 <ferror@plt+0x2404>
  4039d0:	mov	x0, x19
  4039d4:	b	4039b0 <ferror@plt+0x23a0>
  4039d8:	add	x24, x0, x22
  4039dc:	mov	x23, x0
  4039e0:	add	x0, x24, #0x1
  4039e4:	bl	4013c0 <malloc@plt>
  4039e8:	mov	x20, x0
  4039ec:	cbz	x0, 403a14 <ferror@plt+0x2404>
  4039f0:	mov	x0, x20
  4039f4:	mov	x1, x19
  4039f8:	mov	x2, x23
  4039fc:	bl	4012d0 <memcpy@plt>
  403a00:	add	x0, x20, x23
  403a04:	mov	x1, x21
  403a08:	mov	x2, x22
  403a0c:	bl	4012d0 <memcpy@plt>
  403a10:	strb	wzr, [x20, x24]
  403a14:	ldr	x0, [x29, #24]
  403a18:	bl	4014f0 <free@plt>
  403a1c:	mov	x0, x20
  403a20:	ldp	x20, x19, [sp, #304]
  403a24:	ldp	x22, x21, [sp, #288]
  403a28:	ldp	x24, x23, [sp, #272]
  403a2c:	ldr	x28, [sp, #256]
  403a30:	ldp	x29, x30, [sp, #240]
  403a34:	add	sp, sp, #0x140
  403a38:	ret
  403a3c:	sub	sp, sp, #0x60
  403a40:	stp	x29, x30, [sp, #16]
  403a44:	stp	x26, x25, [sp, #32]
  403a48:	stp	x24, x23, [sp, #48]
  403a4c:	stp	x22, x21, [sp, #64]
  403a50:	stp	x20, x19, [sp, #80]
  403a54:	ldr	x23, [x0]
  403a58:	add	x29, sp, #0x10
  403a5c:	ldrb	w8, [x23]
  403a60:	cbz	w8, 403c10 <ferror@plt+0x2600>
  403a64:	mov	x20, x0
  403a68:	mov	x22, x1
  403a6c:	mov	x0, x23
  403a70:	mov	x1, x2
  403a74:	mov	w24, w3
  403a78:	mov	x21, x2
  403a7c:	bl	401520 <strspn@plt>
  403a80:	add	x19, x23, x0
  403a84:	ldrb	w25, [x19]
  403a88:	cbz	x25, 403c0c <ferror@plt+0x25fc>
  403a8c:	cbz	w24, 403b10 <ferror@plt+0x2500>
  403a90:	cmp	w25, #0x3f
  403a94:	b.hi	403b2c <ferror@plt+0x251c>  // b.pmore
  403a98:	mov	w8, #0x1                   	// #1
  403a9c:	mov	x9, #0x1                   	// #1
  403aa0:	lsl	x8, x8, x25
  403aa4:	movk	x9, #0x84, lsl #32
  403aa8:	and	x8, x8, x9
  403aac:	cbz	x8, 403b2c <ferror@plt+0x251c>
  403ab0:	sturb	w25, [x29, #-4]
  403ab4:	sturb	wzr, [x29, #-3]
  403ab8:	mov	x24, x19
  403abc:	ldrb	w9, [x24, #1]!
  403ac0:	cbz	w9, 403ba8 <ferror@plt+0x2598>
  403ac4:	add	x10, x0, x23
  403ac8:	mov	x26, xzr
  403acc:	mov	w8, wzr
  403ad0:	add	x23, x10, #0x2
  403ad4:	b	403af8 <ferror@plt+0x24e8>
  403ad8:	sxtb	w1, w9
  403adc:	sub	x0, x29, #0x4
  403ae0:	bl	401530 <strchr@plt>
  403ae4:	cbnz	x0, 403bbc <ferror@plt+0x25ac>
  403ae8:	mov	w8, wzr
  403aec:	ldrb	w9, [x23, x26]
  403af0:	add	x26, x26, #0x1
  403af4:	cbz	w9, 403ba4 <ferror@plt+0x2594>
  403af8:	cbnz	w8, 403ae8 <ferror@plt+0x24d8>
  403afc:	and	w8, w9, #0xff
  403b00:	cmp	w8, #0x5c
  403b04:	b.ne	403ad8 <ferror@plt+0x24c8>  // b.any
  403b08:	mov	w8, #0x1                   	// #1
  403b0c:	b	403aec <ferror@plt+0x24dc>
  403b10:	mov	x0, x19
  403b14:	mov	x1, x21
  403b18:	bl	4015a0 <strcspn@plt>
  403b1c:	add	x8, x19, x0
  403b20:	str	x0, [x22]
  403b24:	str	x8, [x20]
  403b28:	b	403c14 <ferror@plt+0x2604>
  403b2c:	add	x9, x0, x23
  403b30:	mov	x24, xzr
  403b34:	mov	w8, wzr
  403b38:	add	x23, x9, #0x1
  403b3c:	b	403b60 <ferror@plt+0x2550>
  403b40:	sxtb	w1, w25
  403b44:	mov	x0, x21
  403b48:	bl	401530 <strchr@plt>
  403b4c:	cbnz	x0, 403bb4 <ferror@plt+0x25a4>
  403b50:	mov	w8, wzr
  403b54:	ldrb	w25, [x23, x24]
  403b58:	add	x24, x24, #0x1
  403b5c:	cbz	w25, 403b78 <ferror@plt+0x2568>
  403b60:	cbnz	w8, 403b50 <ferror@plt+0x2540>
  403b64:	and	w8, w25, #0xff
  403b68:	cmp	w8, #0x5c
  403b6c:	b.ne	403b40 <ferror@plt+0x2530>  // b.any
  403b70:	mov	w8, #0x1                   	// #1
  403b74:	b	403b54 <ferror@plt+0x2544>
  403b78:	sub	w8, w24, w8
  403b7c:	sxtw	x8, w8
  403b80:	str	x8, [x22]
  403b84:	add	x22, x19, x8
  403b88:	ldrsb	w1, [x22]
  403b8c:	cbz	w1, 403b9c <ferror@plt+0x258c>
  403b90:	mov	x0, x21
  403b94:	bl	401530 <strchr@plt>
  403b98:	cbz	x0, 403c0c <ferror@plt+0x25fc>
  403b9c:	str	x22, [x20]
  403ba0:	b	403c14 <ferror@plt+0x2604>
  403ba4:	b	403bc0 <ferror@plt+0x25b0>
  403ba8:	mov	w8, wzr
  403bac:	mov	w26, wzr
  403bb0:	b	403bc0 <ferror@plt+0x25b0>
  403bb4:	mov	w8, wzr
  403bb8:	b	403b78 <ferror@plt+0x2568>
  403bbc:	mov	w8, wzr
  403bc0:	sub	w8, w26, w8
  403bc4:	sxtw	x23, w8
  403bc8:	str	x23, [x22]
  403bcc:	add	x8, x23, x19
  403bd0:	ldrb	w8, [x8, #1]
  403bd4:	cbz	w8, 403c0c <ferror@plt+0x25fc>
  403bd8:	cmp	w8, w25
  403bdc:	b.ne	403c0c <ferror@plt+0x25fc>  // b.any
  403be0:	add	x8, x23, x19
  403be4:	ldrsb	w1, [x8, #2]
  403be8:	cbz	w1, 403bf8 <ferror@plt+0x25e8>
  403bec:	mov	x0, x21
  403bf0:	bl	401530 <strchr@plt>
  403bf4:	cbz	x0, 403c0c <ferror@plt+0x25fc>
  403bf8:	add	x8, x19, x23
  403bfc:	add	x8, x8, #0x2
  403c00:	str	x8, [x20]
  403c04:	mov	x19, x24
  403c08:	b	403c14 <ferror@plt+0x2604>
  403c0c:	str	x19, [x20]
  403c10:	mov	x19, xzr
  403c14:	mov	x0, x19
  403c18:	ldp	x20, x19, [sp, #80]
  403c1c:	ldp	x22, x21, [sp, #64]
  403c20:	ldp	x24, x23, [sp, #48]
  403c24:	ldp	x26, x25, [sp, #32]
  403c28:	ldp	x29, x30, [sp, #16]
  403c2c:	add	sp, sp, #0x60
  403c30:	ret
  403c34:	stp	x29, x30, [sp, #-32]!
  403c38:	str	x19, [sp, #16]
  403c3c:	mov	x19, x0
  403c40:	mov	x29, sp
  403c44:	mov	x0, x19
  403c48:	bl	401420 <fgetc@plt>
  403c4c:	cmp	w0, #0xa
  403c50:	b.eq	403c64 <ferror@plt+0x2654>  // b.none
  403c54:	cmn	w0, #0x1
  403c58:	b.ne	403c44 <ferror@plt+0x2634>  // b.any
  403c5c:	mov	w0, #0x1                   	// #1
  403c60:	b	403c68 <ferror@plt+0x2658>
  403c64:	mov	w0, wzr
  403c68:	ldr	x19, [sp, #16]
  403c6c:	ldp	x29, x30, [sp], #32
  403c70:	ret
  403c74:	nop
  403c78:	stp	x29, x30, [sp, #-64]!
  403c7c:	mov	x29, sp
  403c80:	stp	x19, x20, [sp, #16]
  403c84:	adrp	x20, 414000 <ferror@plt+0x129f0>
  403c88:	add	x20, x20, #0xde0
  403c8c:	stp	x21, x22, [sp, #32]
  403c90:	adrp	x21, 414000 <ferror@plt+0x129f0>
  403c94:	add	x21, x21, #0xdd8
  403c98:	sub	x20, x20, x21
  403c9c:	mov	w22, w0
  403ca0:	stp	x23, x24, [sp, #48]
  403ca4:	mov	x23, x1
  403ca8:	mov	x24, x2
  403cac:	bl	401298 <memcpy@plt-0x38>
  403cb0:	cmp	xzr, x20, asr #3
  403cb4:	b.eq	403ce0 <ferror@plt+0x26d0>  // b.none
  403cb8:	asr	x20, x20, #3
  403cbc:	mov	x19, #0x0                   	// #0
  403cc0:	ldr	x3, [x21, x19, lsl #3]
  403cc4:	mov	x2, x24
  403cc8:	add	x19, x19, #0x1
  403ccc:	mov	x1, x23
  403cd0:	mov	w0, w22
  403cd4:	blr	x3
  403cd8:	cmp	x20, x19
  403cdc:	b.ne	403cc0 <ferror@plt+0x26b0>  // b.any
  403ce0:	ldp	x19, x20, [sp, #16]
  403ce4:	ldp	x21, x22, [sp, #32]
  403ce8:	ldp	x23, x24, [sp, #48]
  403cec:	ldp	x29, x30, [sp], #64
  403cf0:	ret
  403cf4:	nop
  403cf8:	ret
  403cfc:	nop
  403d00:	adrp	x2, 415000 <ferror@plt+0x139f0>
  403d04:	mov	x1, #0x0                   	// #0
  403d08:	ldr	x2, [x2, #432]
  403d0c:	b	401360 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403d10 <.fini>:
  403d10:	stp	x29, x30, [sp, #-16]!
  403d14:	mov	x29, sp
  403d18:	ldp	x29, x30, [sp], #16
  403d1c:	ret
