
labx3_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000015c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f38  0800015c  0800015c  0000115c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08003094  08003094  00004094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800309c  0800309c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800309c  0800309c  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800309c  0800309c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800309c  0800309c  0000409c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080030a0  080030a0  000040a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080030a4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  080030b0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  080030b0  00005078  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbe4  00000000  00000000  00005042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c62  00000000  00000000  00011c26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  00013888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009cf  00000000  00000000  00014548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002106b  00000000  00000000  00014f17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dbec  00000000  00000000  00035f82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d46b2  00000000  00000000  00043b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118220  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000359c  00000000  00000000  00118264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0011b800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800015c <__do_global_dtors_aux>:
 800015c:	b510      	push	{r4, lr}
 800015e:	4c05      	ldr	r4, [pc, #20]	@ (8000174 <__do_global_dtors_aux+0x18>)
 8000160:	7823      	ldrb	r3, [r4, #0]
 8000162:	b933      	cbnz	r3, 8000172 <__do_global_dtors_aux+0x16>
 8000164:	4b04      	ldr	r3, [pc, #16]	@ (8000178 <__do_global_dtors_aux+0x1c>)
 8000166:	b113      	cbz	r3, 800016e <__do_global_dtors_aux+0x12>
 8000168:	4804      	ldr	r0, [pc, #16]	@ (800017c <__do_global_dtors_aux+0x20>)
 800016a:	f3af 8000 	nop.w
 800016e:	2301      	movs	r3, #1
 8000170:	7023      	strb	r3, [r4, #0]
 8000172:	bd10      	pop	{r4, pc}
 8000174:	2000000c 	.word	0x2000000c
 8000178:	00000000 	.word	0x00000000
 800017c:	0800307c 	.word	0x0800307c

08000180 <frame_dummy>:
 8000180:	b508      	push	{r3, lr}
 8000182:	4b03      	ldr	r3, [pc, #12]	@ (8000190 <frame_dummy+0x10>)
 8000184:	b11b      	cbz	r3, 800018e <frame_dummy+0xe>
 8000186:	4903      	ldr	r1, [pc, #12]	@ (8000194 <frame_dummy+0x14>)
 8000188:	4803      	ldr	r0, [pc, #12]	@ (8000198 <frame_dummy+0x18>)
 800018a:	f3af 8000 	nop.w
 800018e:	bd08      	pop	{r3, pc}
 8000190:	00000000 	.word	0x00000000
 8000194:	20000010 	.word	0x20000010
 8000198:	0800307c 	.word	0x0800307c

0800019c <HAL_GPIO_EXTI_Rising_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint8_t active_timer = 0;

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	4603      	mov	r3, r0
 80001a4:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == B2_Pin)
 80001a6:	88fb      	ldrh	r3, [r7, #6]
 80001a8:	2b40      	cmp	r3, #64	@ 0x40
 80001aa:	d10a      	bne.n	80001c2 <HAL_GPIO_EXTI_Rising_Callback+0x26>
    {
        __HAL_TIM_SET_COUNTER(&htim1, 0);
 80001ac:	4b07      	ldr	r3, [pc, #28]	@ (80001cc <HAL_GPIO_EXTI_Rising_Callback+0x30>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	2200      	movs	r2, #0
 80001b2:	625a      	str	r2, [r3, #36]	@ 0x24
        HAL_TIM_Base_Start_IT(&htim1);
 80001b4:	4805      	ldr	r0, [pc, #20]	@ (80001cc <HAL_GPIO_EXTI_Rising_Callback+0x30>)
 80001b6:	f001 fdfd 	bl	8001db4 <HAL_TIM_Base_Start_IT>
        HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_3);
 80001ba:	2108      	movs	r1, #8
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <HAL_GPIO_EXTI_Rising_Callback+0x30>)
 80001be:	f001 fed5 	bl	8001f6c <HAL_TIM_OC_Start_IT>
    }
}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	20000028 	.word	0x20000028

080001d0 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b082      	sub	sp, #8
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a08      	ldr	r2, [pc, #32]	@ (8000200 <HAL_TIM_OC_DelayElapsedCallback+0x30>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d109      	bne.n	80001f6 <HAL_TIM_OC_DelayElapsedCallback+0x26>
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	7f1b      	ldrb	r3, [r3, #28]
 80001e6:	2b04      	cmp	r3, #4
 80001e8:	d105      	bne.n	80001f6 <HAL_TIM_OC_DelayElapsedCallback+0x26>
    {

        HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 80001ea:	2200      	movs	r2, #0
 80001ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 80001f2:	f000 ff0b 	bl	800100c <HAL_GPIO_WritePin>
    }
}
 80001f6:	bf00      	nop
 80001f8:	3708      	adds	r7, #8
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bd80      	pop	{r7, pc}
 80001fe:	bf00      	nop
 8000200:	40012c00 	.word	0x40012c00
 8000204:	42020400 	.word	0x42020400

08000208 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM1)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a09      	ldr	r2, [pc, #36]	@ (800023c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000216:	4293      	cmp	r3, r2
 8000218:	d10c      	bne.n	8000234 <HAL_TIM_PeriodElapsedCallback+0x2c>
    {
        HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 800021a:	2201      	movs	r2, #1
 800021c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000220:	4807      	ldr	r0, [pc, #28]	@ (8000240 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000222:	f000 fef3 	bl	800100c <HAL_GPIO_WritePin>
        HAL_TIM_Base_Stop_IT(&htim1);
 8000226:	4807      	ldr	r0, [pc, #28]	@ (8000244 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000228:	f001 fe18 	bl	8001e5c <HAL_TIM_Base_Stop_IT>
        HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_3);
 800022c:	2108      	movs	r1, #8
 800022e:	4805      	ldr	r0, [pc, #20]	@ (8000244 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000230:	f001 ffca 	bl	80021c8 <HAL_TIM_OC_Stop_IT>
    }
}
 8000234:	bf00      	nop
 8000236:	3708      	adds	r7, #8
 8000238:	46bd      	mov	sp, r7
 800023a:	bd80      	pop	{r7, pc}
 800023c:	40012c00 	.word	0x40012c00
 8000240:	42020400 	.word	0x42020400
 8000244:	20000028 	.word	0x20000028

08000248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024c:	f000 fb6c 	bl	8000928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000250:	f000 f810 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000254:	f000 f8fe 	bl	8000454 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000258:	f000 f856 	bl	8000308 <MX_ICACHE_Init>
  MX_TIM1_Init();
 800025c:	f000 f868 	bl	8000330 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin | LD3_Pin, GPIO_PIN_SET);
 8000260:	2201      	movs	r2, #1
 8000262:	f44f 6110 	mov.w	r1, #2304	@ 0x900
 8000266:	4802      	ldr	r0, [pc, #8]	@ (8000270 <main+0x28>)
 8000268:	f000 fed0 	bl	800100c <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800026c:	bf00      	nop
 800026e:	e7fd      	b.n	800026c <main+0x24>
 8000270:	42020400 	.word	0x42020400

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b098      	sub	sp, #96	@ 0x60
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	f107 0320 	add.w	r3, r7, #32
 800027e:	2240      	movs	r2, #64	@ 0x40
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f002 fece 	bl	8003024 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000288:	463b      	mov	r3, r7
 800028a:	2220      	movs	r2, #32
 800028c:	2100      	movs	r1, #0
 800028e:	4618      	mov	r0, r3
 8000290:	f002 fec8 	bl	8003024 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000294:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000298:	f000 ff32 	bl	8001100 <HAL_PWREx_ControlVoltageScaling>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80002a2:	f000 f985 	bl	80005b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a6:	2302      	movs	r3, #2
 80002a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002b0:	2310      	movs	r3, #16
 80002b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
 80002b4:	2300      	movs	r3, #0
 80002b6:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b8:	f107 0320 	add.w	r3, r7, #32
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 ff7d 	bl	80011bc <HAL_RCC_OscConfig>
 80002c2:	4603      	mov	r3, r0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d001      	beq.n	80002cc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002c8:	f000 f972 	bl	80005b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002cc:	233f      	movs	r3, #63	@ 0x3f
 80002ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK7|RCC_CLOCKTYPE_HCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002d0:	2300      	movs	r3, #0
 80002d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d4:	2300      	movs	r3, #0
 80002d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d8:	2300      	movs	r3, #0
 80002da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002dc:	2300      	movs	r3, #0
 80002de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB7CLKDivider = RCC_HCLK_DIV1;
 80002e0:	2300      	movs	r3, #0
 80002e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHB5_PLL1_CLKDivider = RCC_SYSCLK_PLL1_DIV1;
 80002e4:	2300      	movs	r3, #0
 80002e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHB5_HSEHSI_CLKDivider = RCC_SYSCLK_HSEHSI_DIV1;
 80002e8:	2300      	movs	r3, #0
 80002ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ec:	463b      	mov	r3, r7
 80002ee:	2100      	movs	r1, #0
 80002f0:	4618      	mov	r0, r3
 80002f2:	f001 fb73 	bl	80019dc <HAL_RCC_ClockConfig>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80002fc:	f000 f958 	bl	80005b0 <Error_Handler>
  }
}
 8000300:	bf00      	nop
 8000302:	3760      	adds	r7, #96	@ 0x60
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}

08000308 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800030c:	2000      	movs	r0, #0
 800030e:	f000 fec7 	bl	80010a0 <HAL_ICACHE_ConfigAssociativityMode>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d001      	beq.n	800031c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000318:	f000 f94a 	bl	80005b0 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800031c:	f000 fee0 	bl	80010e0 <HAL_ICACHE_Enable>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000326:	f000 f943 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b098      	sub	sp, #96	@ 0x60
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000336:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800033a:	2200      	movs	r2, #0
 800033c:	601a      	str	r2, [r3, #0]
 800033e:	605a      	str	r2, [r3, #4]
 8000340:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000342:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000346:	2200      	movs	r2, #0
 8000348:	601a      	str	r2, [r3, #0]
 800034a:	605a      	str	r2, [r3, #4]
 800034c:	609a      	str	r2, [r3, #8]
 800034e:	60da      	str	r2, [r3, #12]
 8000350:	611a      	str	r2, [r3, #16]
 8000352:	615a      	str	r2, [r3, #20]
 8000354:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	2234      	movs	r2, #52	@ 0x34
 800035a:	2100      	movs	r1, #0
 800035c:	4618      	mov	r0, r3
 800035e:	f002 fe61 	bl	8003024 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000362:	4b3a      	ldr	r3, [pc, #232]	@ (800044c <MX_TIM1_Init+0x11c>)
 8000364:	4a3a      	ldr	r2, [pc, #232]	@ (8000450 <MX_TIM1_Init+0x120>)
 8000366:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15999;
 8000368:	4b38      	ldr	r3, [pc, #224]	@ (800044c <MX_TIM1_Init+0x11c>)
 800036a:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800036e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000370:	4b36      	ldr	r3, [pc, #216]	@ (800044c <MX_TIM1_Init+0x11c>)
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 600;
 8000376:	4b35      	ldr	r3, [pc, #212]	@ (800044c <MX_TIM1_Init+0x11c>)
 8000378:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800037c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800037e:	4b33      	ldr	r3, [pc, #204]	@ (800044c <MX_TIM1_Init+0x11c>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000384:	4b31      	ldr	r3, [pc, #196]	@ (800044c <MX_TIM1_Init+0x11c>)
 8000386:	2200      	movs	r2, #0
 8000388:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800038a:	4b30      	ldr	r3, [pc, #192]	@ (800044c <MX_TIM1_Init+0x11c>)
 800038c:	2280      	movs	r2, #128	@ 0x80
 800038e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000390:	482e      	ldr	r0, [pc, #184]	@ (800044c <MX_TIM1_Init+0x11c>)
 8000392:	f001 fd93 	bl	8001ebc <HAL_TIM_OC_Init>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d001      	beq.n	80003a0 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 800039c:	f000 f908 	bl	80005b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003a0:	2300      	movs	r3, #0
 80003a2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80003a4:	2300      	movs	r3, #0
 80003a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003a8:	2300      	movs	r3, #0
 80003aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80003b0:	4619      	mov	r1, r3
 80003b2:	4826      	ldr	r0, [pc, #152]	@ (800044c <MX_TIM1_Init+0x11c>)
 80003b4:	f002 fd02 	bl	8002dbc <HAL_TIMEx_MasterConfigSynchronization>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80003be:	f000 f8f7 	bl	80005b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80003c2:	2310      	movs	r3, #16
 80003c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 500;
 80003c6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80003ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80003cc:	2302      	movs	r3, #2
 80003ce:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80003d0:	2300      	movs	r3, #0
 80003d2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003d4:	2300      	movs	r3, #0
 80003d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80003d8:	2300      	movs	r3, #0
 80003da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80003dc:	2300      	movs	r3, #0
 80003de:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80003e0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80003e4:	2208      	movs	r2, #8
 80003e6:	4619      	mov	r1, r3
 80003e8:	4818      	ldr	r0, [pc, #96]	@ (800044c <MX_TIM1_Init+0x11c>)
 80003ea:	f002 f913 	bl	8002614 <HAL_TIM_OC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80003f4:	f000 f8dc 	bl	80005b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80003f8:	2300      	movs	r3, #0
 80003fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80003fc:	2300      	movs	r3, #0
 80003fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000400:	2300      	movs	r3, #0
 8000402:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000404:	2300      	movs	r3, #0
 8000406:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000408:	2300      	movs	r3, #0
 800040a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800040c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000410:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000412:	2300      	movs	r3, #0
 8000414:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000416:	2300      	movs	r3, #0
 8000418:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800041a:	2300      	movs	r3, #0
 800041c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800041e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000422:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000424:	2300      	movs	r3, #0
 8000426:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000428:	2300      	movs	r3, #0
 800042a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800042c:	2300      	movs	r3, #0
 800042e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000430:	1d3b      	adds	r3, r7, #4
 8000432:	4619      	mov	r1, r3
 8000434:	4805      	ldr	r0, [pc, #20]	@ (800044c <MX_TIM1_Init+0x11c>)
 8000436:	f002 fd29 	bl	8002e8c <HAL_TIMEx_ConfigBreakDeadTime>
 800043a:	4603      	mov	r3, r0
 800043c:	2b00      	cmp	r3, #0
 800043e:	d001      	beq.n	8000444 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000440:	f000 f8b6 	bl	80005b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000444:	bf00      	nop
 8000446:	3760      	adds	r7, #96	@ 0x60
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}
 800044c:	20000028 	.word	0x20000028
 8000450:	40012c00 	.word	0x40012c00

08000454 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b088      	sub	sp, #32
 8000458:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045a:	f107 030c 	add.w	r3, r7, #12
 800045e:	2200      	movs	r2, #0
 8000460:	601a      	str	r2, [r3, #0]
 8000462:	605a      	str	r2, [r3, #4]
 8000464:	609a      	str	r2, [r3, #8]
 8000466:	60da      	str	r2, [r3, #12]
 8000468:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800046a:	4b4d      	ldr	r3, [pc, #308]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 800046c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000470:	4a4b      	ldr	r2, [pc, #300]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 8000472:	f043 0302 	orr.w	r3, r3, #2
 8000476:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800047a:	4b49      	ldr	r3, [pc, #292]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 800047c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000480:	f003 0302 	and.w	r3, r3, #2
 8000484:	60bb      	str	r3, [r7, #8]
 8000486:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000488:	4b45      	ldr	r3, [pc, #276]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 800048a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800048e:	4a44      	ldr	r2, [pc, #272]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 8000490:	f043 0301 	orr.w	r3, r3, #1
 8000494:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000498:	4b41      	ldr	r3, [pc, #260]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 800049a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800049e:	f003 0301 	and.w	r3, r3, #1
 80004a2:	607b      	str	r3, [r7, #4]
 80004a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004a6:	4b3e      	ldr	r3, [pc, #248]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 80004a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004ac:	4a3c      	ldr	r2, [pc, #240]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 80004ae:	f043 0304 	orr.w	r3, r3, #4
 80004b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80004b6:	4b3a      	ldr	r3, [pc, #232]	@ (80005a0 <MX_GPIO_Init+0x14c>)
 80004b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004bc:	f003 0304 	and.w	r3, r3, #4
 80004c0:	603b      	str	r3, [r7, #0]
 80004c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin, GPIO_PIN_RESET);
 80004c4:	2200      	movs	r2, #0
 80004c6:	f44f 6110 	mov.w	r1, #2304	@ 0x900
 80004ca:	4836      	ldr	r0, [pc, #216]	@ (80005a4 <MX_GPIO_Init+0x150>)
 80004cc:	f000 fd9e 	bl	800100c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USART1_TX_Pin */
  GPIO_InitStruct.Pin = USART1_TX_Pin;
 80004d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004d6:	2302      	movs	r3, #2
 80004d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004da:	2300      	movs	r3, #0
 80004dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004de:	2300      	movs	r3, #0
 80004e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80004e2:	2307      	movs	r3, #7
 80004e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 80004e6:	f107 030c 	add.w	r3, r7, #12
 80004ea:	4619      	mov	r1, r3
 80004ec:	482d      	ldr	r0, [pc, #180]	@ (80005a4 <MX_GPIO_Init+0x150>)
 80004ee:	f000 fc37 	bl	8000d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin;
 80004f2:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80004f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004f8:	2301      	movs	r3, #1
 80004fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fc:	2300      	movs	r3, #0
 80004fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000500:	2302      	movs	r3, #2
 8000502:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000504:	f107 030c 	add.w	r3, r7, #12
 8000508:	4619      	mov	r1, r3
 800050a:	4826      	ldr	r0, [pc, #152]	@ (80005a4 <MX_GPIO_Init+0x150>)
 800050c:	f000 fc28 	bl	8000d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART1_RX_Pin */
  GPIO_InitStruct.Pin = USART1_RX_Pin;
 8000510:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000514:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000516:	2302      	movs	r3, #2
 8000518:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	2300      	movs	r3, #0
 800051c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051e:	2300      	movs	r3, #0
 8000520:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000522:	2307      	movs	r3, #7
 8000524:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8000526:	f107 030c 	add.w	r3, r7, #12
 800052a:	4619      	mov	r1, r3
 800052c:	481e      	ldr	r0, [pc, #120]	@ (80005a8 <MX_GPIO_Init+0x154>)
 800052e:	f000 fc17 	bl	8000d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000532:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000536:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000538:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800053c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800053e:	2301      	movs	r3, #1
 8000540:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000542:	f107 030c 	add.w	r3, r7, #12
 8000546:	4619      	mov	r1, r3
 8000548:	4818      	ldr	r0, [pc, #96]	@ (80005ac <MX_GPIO_Init+0x158>)
 800054a:	f000 fc09 	bl	8000d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : B3_Pin B2_Pin */
  GPIO_InitStruct.Pin = B3_Pin|B2_Pin;
 800054e:	23c0      	movs	r3, #192	@ 0xc0
 8000550:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000552:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000556:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000558:	2301      	movs	r3, #1
 800055a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800055c:	f107 030c 	add.w	r3, r7, #12
 8000560:	4619      	mov	r1, r3
 8000562:	4810      	ldr	r0, [pc, #64]	@ (80005a4 <MX_GPIO_Init+0x150>)
 8000564:	f000 fbfc 	bl	8000d60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI6_IRQn, 3, 0);
 8000568:	2200      	movs	r2, #0
 800056a:	2103      	movs	r1, #3
 800056c:	2011      	movs	r0, #17
 800056e:	f000 fb51 	bl	8000c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8000572:	2011      	movs	r0, #17
 8000574:	f000 fb6b 	bl	8000c4e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI7_IRQn, 3, 0);
 8000578:	2200      	movs	r2, #0
 800057a:	2103      	movs	r1, #3
 800057c:	2012      	movs	r0, #18
 800057e:	f000 fb49 	bl	8000c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI7_IRQn);
 8000582:	2012      	movs	r0, #18
 8000584:	f000 fb63 	bl	8000c4e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI13_IRQn, 3, 0);
 8000588:	2200      	movs	r2, #0
 800058a:	2103      	movs	r1, #3
 800058c:	2018      	movs	r0, #24
 800058e:	f000 fb41 	bl	8000c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 8000592:	2018      	movs	r0, #24
 8000594:	f000 fb5b 	bl	8000c4e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000598:	bf00      	nop
 800059a:	3720      	adds	r7, #32
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	46020c00 	.word	0x46020c00
 80005a4:	42020400 	.word	0x42020400
 80005a8:	42020000 	.word	0x42020000
 80005ac:	42020800 	.word	0x42020800

080005b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b4:	b672      	cpsid	i
}
 80005b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <Error_Handler+0x8>

080005bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80005c2:	4b0a      	ldr	r3, [pc, #40]	@ (80005ec <HAL_MspInit+0x30>)
 80005c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80005c8:	4a08      	ldr	r2, [pc, #32]	@ (80005ec <HAL_MspInit+0x30>)
 80005ca:	f043 0304 	orr.w	r3, r3, #4
 80005ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80005d2:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <HAL_MspInit+0x30>)
 80005d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80005d8:	f003 0304 	and.w	r3, r3, #4
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	46020c00 	.word	0x46020c00

080005f0 <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a1a      	ldr	r2, [pc, #104]	@ (8000668 <HAL_TIM_OC_MspInit+0x78>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d12e      	bne.n	8000660 <HAL_TIM_OC_MspInit+0x70>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000602:	4b1a      	ldr	r3, [pc, #104]	@ (800066c <HAL_TIM_OC_MspInit+0x7c>)
 8000604:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000608:	4a18      	ldr	r2, [pc, #96]	@ (800066c <HAL_TIM_OC_MspInit+0x7c>)
 800060a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800060e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000612:	4b16      	ldr	r3, [pc, #88]	@ (800066c <HAL_TIM_OC_MspInit+0x7c>)
 8000614:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000618:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 8000620:	2200      	movs	r2, #0
 8000622:	2105      	movs	r1, #5
 8000624:	2025      	movs	r0, #37	@ 0x25
 8000626:	f000 faf5 	bl	8000c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800062a:	2025      	movs	r0, #37	@ 0x25
 800062c:	f000 fb0f 	bl	8000c4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8000630:	2200      	movs	r2, #0
 8000632:	2105      	movs	r1, #5
 8000634:	2026      	movs	r0, #38	@ 0x26
 8000636:	f000 faed 	bl	8000c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800063a:	2026      	movs	r0, #38	@ 0x26
 800063c:	f000 fb07 	bl	8000c4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 8000640:	2200      	movs	r2, #0
 8000642:	2105      	movs	r1, #5
 8000644:	2027      	movs	r0, #39	@ 0x27
 8000646:	f000 fae5 	bl	8000c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 800064a:	2027      	movs	r0, #39	@ 0x27
 800064c:	f000 faff 	bl	8000c4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8000650:	2200      	movs	r2, #0
 8000652:	2105      	movs	r1, #5
 8000654:	2028      	movs	r0, #40	@ 0x28
 8000656:	f000 fadd 	bl	8000c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800065a:	2028      	movs	r0, #40	@ 0x28
 800065c:	f000 faf7 	bl	8000c4e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000660:	bf00      	nop
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	40012c00 	.word	0x40012c00
 800066c:	46020c00 	.word	0x46020c00

08000670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <NMI_Handler+0x4>

08000678 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800067c:	bf00      	nop
 800067e:	e7fd      	b.n	800067c <HardFault_Handler+0x4>

08000680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <MemManage_Handler+0x4>

08000688 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <BusFault_Handler+0x4>

08000690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <UsageFault_Handler+0x4>

08000698 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr

080006a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006a6:	b480      	push	{r7}
 80006a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006aa:	bf00      	nop
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr

080006b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr

080006c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c6:	f000 f9cd 	bl	8000a64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}

080006ce <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 80006d2:	2040      	movs	r0, #64	@ 0x40
 80006d4:	f000 fcb2 	bl	800103c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 80006d8:	bf00      	nop
 80006da:	bd80      	pop	{r7, pc}

080006dc <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 80006e0:	2080      	movs	r0, #128	@ 0x80
 80006e2:	f000 fcab 	bl	800103c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}

080006ea <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80006ee:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80006f2:	f000 fca3 	bl	800103c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 Break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000700:	4802      	ldr	r0, [pc, #8]	@ (800070c <TIM1_BRK_IRQHandler+0x10>)
 8000702:	f001 fe37 	bl	8002374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000028 	.word	0x20000028

08000710 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000714:	4802      	ldr	r0, [pc, #8]	@ (8000720 <TIM1_UP_IRQHandler+0x10>)
 8000716:	f001 fe2d 	bl	8002374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	20000028 	.word	0x20000028

08000724 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 Trigger and Commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000728:	4802      	ldr	r0, [pc, #8]	@ (8000734 <TIM1_TRG_COM_IRQHandler+0x10>)
 800072a:	f001 fe23 	bl	8002374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000028 	.word	0x20000028

08000738 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 Capture Compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800073c:	4802      	ldr	r0, [pc, #8]	@ (8000748 <TIM1_CC_IRQHandler+0x10>)
 800073e:	f001 fe19 	bl	8002374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000028 	.word	0x20000028

0800074c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  __IO uint32_t tmpreg;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000750:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <SystemInit+0x24>)
 8000752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000756:	4a06      	ldr	r2, [pc, #24]	@ (8000770 <SystemInit+0x24>)
 8000758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800075c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
 8000760:	4b03      	ldr	r3, [pc, #12]	@ (8000770 <SystemInit+0x24>)
 8000762:	4a04      	ldr	r2, [pc, #16]	@ (8000774 <SystemInit+0x28>)
 8000764:	609a      	str	r2, [r3, #8]
  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, ((*(uint32_t *)(FLASH_ENGY_BASE + 0x2ABUL)) & 0x3FUL));

  /* Disable VREFBUF kernel clock */
  CLEAR_BIT(RCC->APB7ENR, RCC_APB7ENR_VREFEN);
#endif /* VREFBUF */
}
 8000766:	bf00      	nop
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	e000ed00 	.word	0xe000ed00
 8000774:	08000000 	.word	0x08000000

08000778 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b089      	sub	sp, #36	@ 0x24
 800077c:	af00      	add	r7, sp, #0
  uint32_t plln;
  float_t fracn;
  float_t pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 800077e:	4b4f      	ldr	r3, [pc, #316]	@ (80008bc <SystemCoreClockUpdate+0x144>)
 8000780:	69db      	ldr	r3, [r3, #28]
 8000782:	f003 030c 	and.w	r3, r3, #12
 8000786:	2b08      	cmp	r3, #8
 8000788:	d002      	beq.n	8000790 <SystemCoreClockUpdate+0x18>
 800078a:	2b0c      	cmp	r3, #12
 800078c:	d00b      	beq.n	80007a6 <SystemCoreClockUpdate+0x2e>
 800078e:	e07d      	b.n	800088c <SystemCoreClockUpdate+0x114>
  {
    case RCC_CFGR1_SWS_1:  /* HSE used as system clock source */
      SystemCoreClock = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8000790:	4b4a      	ldr	r3, [pc, #296]	@ (80008bc <SystemCoreClockUpdate+0x144>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	0d1b      	lsrs	r3, r3, #20
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	4a49      	ldr	r2, [pc, #292]	@ (80008c0 <SystemCoreClockUpdate+0x148>)
 800079c:	fa22 f303 	lsr.w	r3, r2, r3
 80007a0:	4a48      	ldr	r2, [pc, #288]	@ (80008c4 <SystemCoreClockUpdate+0x14c>)
 80007a2:	6013      	str	r3, [r2, #0]
      break;
 80007a4:	e076      	b.n	8000894 <SystemCoreClockUpdate+0x11c>

    case (RCC_CFGR1_SWS_0 | RCC_CFGR1_SWS_1):  /* PLL1 used as system clock source */
      /* PLL_VCO = (PLLsource / PLLM) * PLLN * FractionnalPart
          SYSCLK = PLL_VCO / PLLR */
      /* Get PLL1 CFGR and DIVR register values */
      tmp1 = RCC->PLL1CFGR;
 80007a6:	4b45      	ldr	r3, [pc, #276]	@ (80008bc <SystemCoreClockUpdate+0x144>)
 80007a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007aa:	61fb      	str	r3, [r7, #28]
      tmp2 = RCC->PLL1DIVR;
 80007ac:	4b43      	ldr	r3, [pc, #268]	@ (80008bc <SystemCoreClockUpdate+0x144>)
 80007ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007b0:	617b      	str	r3, [r7, #20]

      /* Retrieve PLL1 multiplication factor and divider */
      pllm = ((tmp1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	0a1b      	lsrs	r3, r3, #8
 80007b6:	f003 0307 	and.w	r3, r3, #7
 80007ba:	3301      	adds	r3, #1
 80007bc:	613b      	str	r3, [r7, #16]
      plln = (tmp2 & RCC_PLL1DIVR_PLL1N) + 1U;
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007c4:	3301      	adds	r3, #1
 80007c6:	60fb      	str	r3, [r7, #12]
      pllr = ((tmp2 & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	0e1b      	lsrs	r3, r3, #24
 80007cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80007d0:	3301      	adds	r3, #1
 80007d2:	60bb      	str	r3, [r7, #8]

      /* Check if fractional part is enable */
      if ((tmp1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u)
 80007d4:	69fb      	ldr	r3, [r7, #28]
 80007d6:	f003 0310 	and.w	r3, r3, #16
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d00b      	beq.n	80007f6 <SystemCoreClockUpdate+0x7e>
      {
        fracn = (float_t)((uint32_t)((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80007de:	4b37      	ldr	r3, [pc, #220]	@ (80008bc <SystemCoreClockUpdate+0x144>)
 80007e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007e2:	08db      	lsrs	r3, r3, #3
 80007e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80007e8:	ee07 3a90 	vmov	s15, r3
 80007ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007f0:	edc7 7a06 	vstr	s15, [r7, #24]
 80007f4:	e002      	b.n	80007fc <SystemCoreClockUpdate+0x84>
      }
      else
      {
        fracn = (float_t)0U;
 80007f6:	f04f 0300 	mov.w	r3, #0
 80007fa:	61bb      	str	r3, [r7, #24]
      }

      /* determine PLL source */
      pllsource = (tmp1 & RCC_PLL1CFGR_PLL1SRC);
 80007fc:	69fb      	ldr	r3, [r7, #28]
 80007fe:	f003 0303 	and.w	r3, r3, #3
 8000802:	607b      	str	r3, [r7, #4]
      switch (pllsource)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b02      	cmp	r3, #2
 8000808:	d003      	beq.n	8000812 <SystemCoreClockUpdate+0x9a>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2b03      	cmp	r3, #3
 800080e:	d003      	beq.n	8000818 <SystemCoreClockUpdate+0xa0>
 8000810:	e00c      	b.n	800082c <SystemCoreClockUpdate+0xb4>
      {
        /* HSI used as PLL1 clock source */
        case RCC_PLL1CFGR_PLL1SRC_1:
          tmp1 = HSI_VALUE;
 8000812:	4b2d      	ldr	r3, [pc, #180]	@ (80008c8 <SystemCoreClockUpdate+0x150>)
 8000814:	61fb      	str	r3, [r7, #28]
          break;
 8000816:	e00c      	b.n	8000832 <SystemCoreClockUpdate+0xba>

        /* HSE used as PLL1 clock source */
        case (RCC_PLL1CFGR_PLL1SRC_0 | RCC_PLL1CFGR_PLL1SRC_1):
          tmp1 = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8000818:	4b28      	ldr	r3, [pc, #160]	@ (80008bc <SystemCoreClockUpdate+0x144>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	0d1b      	lsrs	r3, r3, #20
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	4a27      	ldr	r2, [pc, #156]	@ (80008c0 <SystemCoreClockUpdate+0x148>)
 8000824:	fa22 f303 	lsr.w	r3, r2, r3
 8000828:	61fb      	str	r3, [r7, #28]
          break;
 800082a:	e002      	b.n	8000832 <SystemCoreClockUpdate+0xba>

        default:
          tmp1 = 0U;
 800082c:	2300      	movs	r3, #0
 800082e:	61fb      	str	r3, [r7, #28]
          break;
 8000830:	bf00      	nop
      }

      /* Compute VCO output frequency */
      pllvco = ((float_t) tmp1 / (float_t)pllm) * (((float_t)plln + (float_t)(fracn / (float_t)0x2000U)));
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	ee07 3a90 	vmov	s15, r3
 8000838:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800083c:	693b      	ldr	r3, [r7, #16]
 800083e:	ee07 3a90 	vmov	s15, r3
 8000842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	ee07 3a90 	vmov	s15, r3
 8000850:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000854:	ed97 6a06 	vldr	s12, [r7, #24]
 8000858:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80008cc <SystemCoreClockUpdate+0x154>
 800085c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8000860:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000864:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000868:	edc7 7a00 	vstr	s15, [r7]
      SystemCoreClock = (uint32_t)((float_t)(pllvco / (float_t)pllr));
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	ee07 3a90 	vmov	s15, r3
 8000872:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000876:	edd7 6a00 	vldr	s13, [r7]
 800087a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800087e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000882:	ee17 2a90 	vmov	r2, s15
 8000886:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <SystemCoreClockUpdate+0x14c>)
 8000888:	601a      	str	r2, [r3, #0]
      break;
 800088a:	e003      	b.n	8000894 <SystemCoreClockUpdate+0x11c>

    case 0x00u:  /* HSI used as system clock source */
    default:
      SystemCoreClock = HSI_VALUE;
 800088c:	4b0d      	ldr	r3, [pc, #52]	@ (80008c4 <SystemCoreClockUpdate+0x14c>)
 800088e:	4a0e      	ldr	r2, [pc, #56]	@ (80008c8 <SystemCoreClockUpdate+0x150>)
 8000890:	601a      	str	r2, [r3, #0]
      break;
 8000892:	bf00      	nop
  }

  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp1 = AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE)];
 8000894:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <SystemCoreClockUpdate+0x144>)
 8000896:	6a1b      	ldr	r3, [r3, #32]
 8000898:	f003 0307 	and.w	r3, r3, #7
 800089c:	4a0c      	ldr	r2, [pc, #48]	@ (80008d0 <SystemCoreClockUpdate+0x158>)
 800089e:	5cd3      	ldrb	r3, [r2, r3]
 80008a0:	61fb      	str	r3, [r7, #28]

  /* HCLK clock frequency */
  SystemCoreClock >>= tmp1;
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <SystemCoreClockUpdate+0x14c>)
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	69fb      	ldr	r3, [r7, #28]
 80008a8:	fa22 f303 	lsr.w	r3, r2, r3
 80008ac:	4a05      	ldr	r2, [pc, #20]	@ (80008c4 <SystemCoreClockUpdate+0x14c>)
 80008ae:	6013      	str	r3, [r2, #0]
}
 80008b0:	bf00      	nop
 80008b2:	3724      	adds	r7, #36	@ 0x24
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	46020c00 	.word	0x46020c00
 80008c0:	01e84800 	.word	0x01e84800
 80008c4:	20000000 	.word	0x20000000
 80008c8:	00f42400 	.word	0x00f42400
 80008cc:	46000000 	.word	0x46000000
 80008d0:	08003094 	.word	0x08003094

080008d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80008d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800090c <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008d8:	f7ff ff38 	bl	800074c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80008dc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80008de:	e003      	b.n	80008e8 <LoopCopyDataInit>

080008e0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80008e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000910 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80008e2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80008e4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80008e6:	3104      	adds	r1, #4

080008e8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80008e8:	480a      	ldr	r0, [pc, #40]	@ (8000914 <LoopForever+0xa>)
	ldr	r3, =_edata
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <LoopForever+0xe>)
	adds	r2, r0, r1
 80008ec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80008ee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80008f0:	d3f6      	bcc.n	80008e0 <CopyDataInit>
	ldr	r2, =_sbss
 80008f2:	4a0a      	ldr	r2, [pc, #40]	@ (800091c <LoopForever+0x12>)
	b	LoopFillZerobss
 80008f4:	e002      	b.n	80008fc <LoopFillZerobss>

080008f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80008f6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80008f8:	f842 3b04 	str.w	r3, [r2], #4

080008fc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80008fc:	4b08      	ldr	r3, [pc, #32]	@ (8000920 <LoopForever+0x16>)
	cmp	r2, r3
 80008fe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000900:	d3f9      	bcc.n	80008f6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000902:	f002 fb97 	bl	8003034 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000906:	f7ff fc9f 	bl	8000248 <main>

0800090a <LoopForever>:

LoopForever:
    b LoopForever
 800090a:	e7fe      	b.n	800090a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800090c:	20020000 	.word	0x20020000
	ldr	r3, =_sidata
 8000910:	080030a4 	.word	0x080030a4
	ldr	r0, =_sdata
 8000914:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000918:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800091c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000920:	20000078 	.word	0x20000078

08000924 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000924:	e7fe      	b.n	8000924 <ADC4_IRQHandler>
	...

08000928 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800092c:	4b0d      	ldr	r3, [pc, #52]	@ (8000964 <HAL_Init+0x3c>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a0c      	ldr	r2, [pc, #48]	@ (8000964 <HAL_Init+0x3c>)
 8000932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f960 	bl	8000bfe <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency */
  SystemCoreClockUpdate();
 800093e:	f7ff ff1b 	bl	8000778 <SystemCoreClockUpdate>

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000942:	2004      	movs	r0, #4
 8000944:	f000 f9b4 	bl	8000cb0 <HAL_SYSTICK_CLKSourceConfig>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000948:	2000      	movs	r0, #0
 800094a:	f000 f80d 	bl	8000968 <HAL_InitTick>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <HAL_Init+0x30>
  {
    return HAL_ERROR;
 8000954:	2301      	movs	r3, #1
 8000956:	e002      	b.n	800095e <HAL_Init+0x36>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000958:	f7ff fe30 	bl	80005bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800095c:	2300      	movs	r3, #0
}
 800095e:	4618      	mov	r0, r3
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40022000 	.word	0x40022000

08000968 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000970:	2300      	movs	r3, #0
 8000972:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000974:	4b36      	ldr	r3, [pc, #216]	@ (8000a50 <HAL_InitTick+0xe8>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d101      	bne.n	8000980 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800097c:	2301      	movs	r3, #1
 800097e:	e062      	b.n	8000a46 <HAL_InitTick+0xde>
  }

  /* Check Clock source to calculate the tickNumber */
  if(READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000980:	4b34      	ldr	r3, [pc, #208]	@ (8000a54 <HAL_InitTick+0xec>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f003 0304 	and.w	r3, r3, #4
 8000988:	2b04      	cmp	r3, #4
 800098a:	d10c      	bne.n	80009a6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800098c:	4b32      	ldr	r3, [pc, #200]	@ (8000a58 <HAL_InitTick+0xf0>)
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	4b2f      	ldr	r3, [pc, #188]	@ (8000a50 <HAL_InitTick+0xe8>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	4619      	mov	r1, r3
 8000996:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800099a:	fbb3 f3f1 	udiv	r3, r3, r1
 800099e:	fbb2 f3f3 	udiv	r3, r2, r3
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	e03d      	b.n	8000a22 <HAL_InitTick+0xba>
  }
  else
  {
    systicksel = __HAL_RCC_GET_SYSTICK_SOURCE();
 80009a6:	4b2d      	ldr	r3, [pc, #180]	@ (8000a5c <HAL_InitTick+0xf4>)
 80009a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ac:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80009b0:	60bb      	str	r3, [r7, #8]
    switch (systicksel)
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80009b8:	d025      	beq.n	8000a06 <HAL_InitTick+0x9e>
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80009c0:	d82e      	bhi.n	8000a20 <HAL_InitTick+0xb8>
 80009c2:	68bb      	ldr	r3, [r7, #8]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d004      	beq.n	80009d2 <HAL_InitTick+0x6a>
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80009ce:	d00d      	beq.n	80009ec <HAL_InitTick+0x84>
        break;
#endif

      default:
        /* Nothing to do */
        break;
 80009d0:	e026      	b.n	8000a20 <HAL_InitTick+0xb8>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80009d2:	4b21      	ldr	r3, [pc, #132]	@ (8000a58 <HAL_InitTick+0xf0>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a50 <HAL_InitTick+0xe8>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	4619      	mov	r1, r3
 80009dc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80009e0:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80009e8:	60fb      	str	r3, [r7, #12]
        break;
 80009ea:	e01a      	b.n	8000a22 <HAL_InitTick+0xba>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80009ec:	4b18      	ldr	r3, [pc, #96]	@ (8000a50 <HAL_InitTick+0xe8>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	461a      	mov	r2, r3
 80009f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80009fa:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80009fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a02:	60fb      	str	r3, [r7, #12]
        break;
 8000a04:	e00d      	b.n	8000a22 <HAL_InitTick+0xba>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a06:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <HAL_InitTick+0xe8>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a10:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a14:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1c:	60fb      	str	r3, [r7, #12]
        break;
 8000a1e:	e000      	b.n	8000a22 <HAL_InitTick+0xba>
        break;
 8000a20:	bf00      	nop
    }
  }

  /* Configure the SysTick */
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f000 f922 	bl	8000c6c <HAL_SYSTICK_Config>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <HAL_InitTick+0xca>
  {
    return HAL_ERROR;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	e009      	b.n	8000a46 <HAL_InitTick+0xde>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a32:	2200      	movs	r2, #0
 8000a34:	6879      	ldr	r1, [r7, #4]
 8000a36:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3a:	f000 f8eb 	bl	8000c14 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000a3e:	4a08      	ldr	r2, [pc, #32]	@ (8000a60 <HAL_InitTick+0xf8>)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3710      	adds	r7, #16
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	20000008 	.word	0x20000008
 8000a54:	e000e010 	.word	0xe000e010
 8000a58:	20000000 	.word	0x20000000
 8000a5c:	46020c00 	.word	0x46020c00
 8000a60:	20000004 	.word	0x20000004

08000a64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a68:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <HAL_IncTick+0x20>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <HAL_IncTick+0x24>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4413      	add	r3, r2
 8000a74:	4a04      	ldr	r2, [pc, #16]	@ (8000a88 <HAL_IncTick+0x24>)
 8000a76:	6013      	str	r3, [r2, #0]
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	20000008 	.word	0x20000008
 8000a88:	20000074 	.word	0x20000074

08000a8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a90:	4b03      	ldr	r3, [pc, #12]	@ (8000aa0 <HAL_GetTick+0x14>)
 8000a92:	681b      	ldr	r3, [r3, #0]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	20000074 	.word	0x20000074

08000aa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f003 0307 	and.w	r3, r3, #7
 8000ab2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab6:	68db      	ldr	r3, [r3, #12]
 8000ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aba:	68ba      	ldr	r2, [r7, #8]
 8000abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000acc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ad6:	4a04      	ldr	r2, [pc, #16]	@ (8000ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	60d3      	str	r3, [r2, #12]
}
 8000adc:	bf00      	nop
 8000ade:	3714      	adds	r7, #20
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr
 8000ae8:	e000ed00 	.word	0xe000ed00

08000aec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af0:	4b04      	ldr	r3, [pc, #16]	@ (8000b04 <__NVIC_GetPriorityGrouping+0x18>)
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	0a1b      	lsrs	r3, r3, #8
 8000af6:	f003 0307 	and.w	r3, r3, #7
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	e000ed00 	.word	0xe000ed00

08000b08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	db0b      	blt.n	8000b32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	f003 021f 	and.w	r2, r3, #31
 8000b20:	4907      	ldr	r1, [pc, #28]	@ (8000b40 <__NVIC_EnableIRQ+0x38>)
 8000b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b26:	095b      	lsrs	r3, r3, #5
 8000b28:	2001      	movs	r0, #1
 8000b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b32:	bf00      	nop
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	e000e100 	.word	0xe000e100

08000b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	6039      	str	r1, [r7, #0]
 8000b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	db0a      	blt.n	8000b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	b2da      	uxtb	r2, r3
 8000b5c:	490c      	ldr	r1, [pc, #48]	@ (8000b90 <__NVIC_SetPriority+0x4c>)
 8000b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b62:	0112      	lsls	r2, r2, #4
 8000b64:	b2d2      	uxtb	r2, r2
 8000b66:	440b      	add	r3, r1
 8000b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b6c:	e00a      	b.n	8000b84 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	b2da      	uxtb	r2, r3
 8000b72:	4908      	ldr	r1, [pc, #32]	@ (8000b94 <__NVIC_SetPriority+0x50>)
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	f003 030f 	and.w	r3, r3, #15
 8000b7a:	3b04      	subs	r3, #4
 8000b7c:	0112      	lsls	r2, r2, #4
 8000b7e:	b2d2      	uxtb	r2, r2
 8000b80:	440b      	add	r3, r1
 8000b82:	761a      	strb	r2, [r3, #24]
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000e100 	.word	0xe000e100
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b089      	sub	sp, #36	@ 0x24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	f003 0307 	and.w	r3, r3, #7
 8000baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	f1c3 0307 	rsb	r3, r3, #7
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	bf28      	it	cs
 8000bb6:	2304      	movcs	r3, #4
 8000bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	3304      	adds	r3, #4
 8000bbe:	2b06      	cmp	r3, #6
 8000bc0:	d902      	bls.n	8000bc8 <NVIC_EncodePriority+0x30>
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	3b03      	subs	r3, #3
 8000bc6:	e000      	b.n	8000bca <NVIC_EncodePriority+0x32>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd6:	43da      	mvns	r2, r3
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	401a      	ands	r2, r3
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be0:	f04f 31ff 	mov.w	r1, #4294967295
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bea:	43d9      	mvns	r1, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf0:	4313      	orrs	r3, r2
         );
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3724      	adds	r7, #36	@ 0x24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr

08000bfe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b082      	sub	sp, #8
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f7ff ff4c 	bl	8000aa4 <__NVIC_SetPriorityGrouping>
}
 8000c0c:	bf00      	nop
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
 8000c20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
 8000c22:	f7ff ff63 	bl	8000aec <__NVIC_GetPriorityGrouping>
 8000c26:	4603      	mov	r3, r0
 8000c28:	f003 0307 	and.w	r3, r3, #7
 8000c2c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	68b9      	ldr	r1, [r7, #8]
 8000c32:	6978      	ldr	r0, [r7, #20]
 8000c34:	f7ff ffb0 	bl	8000b98 <NVIC_EncodePriority>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff ff7f 	bl	8000b44 <__NVIC_SetPriority>
}
 8000c46:	bf00      	nop
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbaxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b082      	sub	sp, #8
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	4603      	mov	r3, r0
 8000c56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff ff53 	bl	8000b08 <__NVIC_EnableIRQ>
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
	...

08000c6c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	3b01      	subs	r3, #1
 8000c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c7c:	d301      	bcc.n	8000c82 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e00d      	b.n	8000c9e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000c82:	4a0a      	ldr	r2, [pc, #40]	@ (8000cac <HAL_SYSTICK_Config+0x40>)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000c8a:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <HAL_SYSTICK_Config+0x40>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <HAL_SYSTICK_Config+0x40>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a05      	ldr	r2, [pc, #20]	@ (8000cac <HAL_SYSTICK_Config+0x40>)
 8000c96:	f043 0303 	orr.w	r3, r3, #3
 8000c9a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	e000e010 	.word	0xe000e010

08000cb0 <HAL_SYSTICK_CLKSourceConfig>:
  *
  *             (*) value not defined in all devices.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	d844      	bhi.n	8000d48 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8000cc4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cc4:	08000ce7 	.word	0x08000ce7
 8000cc8:	08000d05 	.word	0x08000d05
 8000ccc:	08000d27 	.word	0x08000d27
 8000cd0:	08000d49 	.word	0x08000d49
 8000cd4:	08000cd9 	.word	0x08000cd9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d58 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a1e      	ldr	r2, [pc, #120]	@ (8000d58 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cde:	f043 0304 	orr.w	r3, r3, #4
 8000ce2:	6013      	str	r3, [r2, #0]
      break;
 8000ce4:	e031      	b.n	8000d4a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d58 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a1b      	ldr	r2, [pc, #108]	@ (8000d58 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cec:	f023 0304 	bic.w	r3, r3, #4
 8000cf0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf8:	4a18      	ldr	r2, [pc, #96]	@ (8000d5c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cfa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000cfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d02:	e022      	b.n	8000d4a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d04:	4b14      	ldr	r3, [pc, #80]	@ (8000d58 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a13      	ldr	r2, [pc, #76]	@ (8000d58 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d0a:	f023 0304 	bic.w	r3, r3, #4
 8000d0e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000d10:	4b12      	ldr	r3, [pc, #72]	@ (8000d5c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d16:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d1a:	4a10      	ldr	r2, [pc, #64]	@ (8000d5c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d1c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d24:	e011      	b.n	8000d4a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d26:	4b0c      	ldr	r3, [pc, #48]	@ (8000d58 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a0b      	ldr	r2, [pc, #44]	@ (8000d58 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d2c:	f023 0304 	bic.w	r3, r3, #4
 8000d30:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000d32:	4b0a      	ldr	r3, [pc, #40]	@ (8000d5c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d38:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d3c:	4a07      	ldr	r2, [pc, #28]	@ (8000d5c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d3e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000d42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d46:	e000      	b.n	8000d4a <HAL_SYSTICK_CLKSourceConfig+0x9a>
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (RCC_CCIPR1_SYSTICKSEL_1 | RCC_CCIPR1_SYSTICKSEL_0));
      break;
#endif
    default:
      /* Nothing to do */
      break;
 8000d48:	bf00      	nop
  }
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000e010 	.word	0xe000e010
 8000d5c:	46020c00 	.word	0x46020c00

08000d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b087      	sub	sp, #28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000d6e:	e13a      	b.n	8000fe6 <HAL_GPIO_Init+0x286>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	2101      	movs	r1, #1
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	fa01 f303 	lsl.w	r3, r1, r3
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 812c 	beq.w	8000fe0 <HAL_GPIO_Init+0x280>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f003 0303 	and.w	r3, r3, #3
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d005      	beq.n	8000da0 <HAL_GPIO_Init+0x40>
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 0303 	and.w	r3, r3, #3
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d130      	bne.n	8000e02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2203      	movs	r2, #3
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	68da      	ldr	r2, [r3, #12]
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4013      	ands	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	091b      	lsrs	r3, r3, #4
 8000dec:	f003 0201 	and.w	r2, r3, #1
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f003 0303 	and.w	r3, r3, #3
 8000e0a:	2b03      	cmp	r3, #3
 8000e0c:	d109      	bne.n	8000e22 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	d11b      	bne.n	8000e52 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d017      	beq.n	8000e52 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43db      	mvns	r3, r3
 8000e34:	693a      	ldr	r2, [r7, #16]
 8000e36:	4013      	ands	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	689a      	ldr	r2, [r3, #8]
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 0303 	and.w	r3, r3, #3
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d123      	bne.n	8000ea6 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	08da      	lsrs	r2, r3, #3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3208      	adds	r2, #8
 8000e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	220f      	movs	r2, #15
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	691a      	ldr	r2, [r3, #16]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	f003 0307 	and.w	r3, r3, #7
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	08da      	lsrs	r2, r3, #3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3208      	adds	r2, #8
 8000ea0:	6939      	ldr	r1, [r7, #16]
 8000ea2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f003 0203 	and.w	r2, r3, #3
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d07c      	beq.n	8000fe0 <HAL_GPIO_Init+0x280>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8000ee6:	4a47      	ldr	r2, [pc, #284]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	089b      	lsrs	r3, r3, #2
 8000eec:	3318      	adds	r3, #24
 8000eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	f003 0303 	and.w	r3, r3, #3
 8000efa:	00db      	lsls	r3, r3, #3
 8000efc:	220f      	movs	r2, #15
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43db      	mvns	r3, r3
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	4013      	ands	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	0a9a      	lsrs	r2, r3, #10
 8000f0e:	4b3e      	ldr	r3, [pc, #248]	@ (8001008 <HAL_GPIO_Init+0x2a8>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	f002 0203 	and.w	r2, r2, #3
 8000f18:	00d2      	lsls	r2, r2, #3
 8000f1a:	4093      	lsls	r3, r2
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8000f22:	4938      	ldr	r1, [pc, #224]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	089b      	lsrs	r3, r3, #2
 8000f28:	3318      	adds	r3, #24
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f30:	4b34      	ldr	r3, [pc, #208]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d003      	beq.n	8000f54 <HAL_GPIO_Init+0x1f4>
        {
          temp |= iocurrent;
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f54:	4a2b      	ldr	r2, [pc, #172]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	43db      	mvns	r3, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4013      	ands	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d003      	beq.n	8000f7e <HAL_GPIO_Init+0x21e>
        {
          temp |= iocurrent;
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f7e:	4a21      	ldr	r2, [pc, #132]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000f84:	4b1f      	ldr	r3, [pc, #124]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000f86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d003      	beq.n	8000faa <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000faa:	4a16      	ldr	r2, [pc, #88]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000fb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d003      	beq.n	8000fd8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fd8:	4a0a      	ldr	r2, [pc, #40]	@ (8001004 <HAL_GPIO_Init+0x2a4>)
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	fa22 f303 	lsr.w	r3, r2, r3
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	f47f aebd 	bne.w	8000d70 <HAL_GPIO_Init+0x10>
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	bf00      	nop
 8000ffa:	371c      	adds	r7, #28
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	46022000 	.word	0x46022000
 8001008:	002f7f7f 	.word	0x002f7f7f

0800100c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	807b      	strh	r3, [r7, #2]
 8001018:	4613      	mov	r3, r2
 800101a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800101c:	787b      	ldrb	r3, [r7, #1]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001022:	887a      	ldrh	r2, [r7, #2]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001028:	e002      	b.n	8001030 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800102a:	887a      	ldrh	r2, [r7, #2]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00U)
 8001046:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001048:	68da      	ldr	r2, [r3, #12]
 800104a:	88fb      	ldrh	r3, [r7, #6]
 800104c:	4013      	ands	r3, r2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d006      	beq.n	8001060 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001052:	4a0c      	ldr	r2, [pc, #48]	@ (8001084 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001054:	88fb      	ldrh	r3, [r7, #6]
 8001056:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001058:	88fb      	ldrh	r3, [r7, #6]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff f89e 	bl	800019c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00U)
 8001060:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001062:	691a      	ldr	r2, [r3, #16]
 8001064:	88fb      	ldrh	r3, [r7, #6]
 8001066:	4013      	ands	r3, r2
 8001068:	2b00      	cmp	r3, #0
 800106a:	d006      	beq.n	800107a <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800106c:	4a05      	ldr	r2, [pc, #20]	@ (8001084 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001072:	88fb      	ldrh	r3, [r7, #6]
 8001074:	4618      	mov	r0, r3
 8001076:	f000 f807 	bl	8001088 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	46022000 	.word	0x46022000

08001088 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
	...

080010a0 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010a8:	2300      	movs	r3, #0
 80010aa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d002      	beq.n	80010be <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	e007      	b.n	80010ce <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80010be:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f023 0204 	bic.w	r2, r3, #4
 80010c6:	4905      	ldr	r1, [pc, #20]	@ (80010dc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]
  }

  return status;
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	40030400 	.word	0x40030400

080010e0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80010e4:	4b05      	ldr	r3, [pc, #20]	@ (80010fc <HAL_ICACHE_Enable+0x1c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a04      	ldr	r2, [pc, #16]	@ (80010fc <HAL_ICACHE_Enable+0x1c>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	40030400 	.word	0x40030400

08001100 <HAL_PWREx_ControlVoltageScaling>:
  *        only take effect after the 2.4 GHz RADIO has entered Sleep or Deepsleep mode.
  * @note  In range 2, the 2.4 GHz RADIO shall not transmit nor receive.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  uint32_t vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001108:	4b29      	ldr	r3, [pc, #164]	@ (80011b0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800110a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800110c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001110:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	429a      	cmp	r2, r3
 8001118:	d101      	bne.n	800111e <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 800111a:	2300      	movs	r3, #0
 800111c:	e042      	b.n	80011a4 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  /* Set voltage scaling level */
  MODIFY_REG(PWR->VOSR, PWR_VOSR_VOS, VoltageScaling);
 800111e:	4b24      	ldr	r3, [pc, #144]	@ (80011b0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8001126:	4922      	ldr	r1, [pc, #136]	@ (80011b0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4313      	orrs	r3, r2
 800112c:	60cb      	str	r3, [r1, #12]


  /* Wait until VOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 800112e:	4b21      	ldr	r3, [pc, #132]	@ (80011b4 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2232      	movs	r2, #50	@ 0x32
 8001134:	fb02 f303 	mul.w	r3, r2, r3
 8001138:	4a1f      	ldr	r2, [pc, #124]	@ (80011b8 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800113a:	fba2 2303 	umull	r2, r3, r2, r3
 800113e:	0c9b      	lsrs	r3, r3, #18
 8001140:	3301      	adds	r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001144:	e002      	b.n	800114c <HAL_PWREx_ControlVoltageScaling+0x4c>
  {
    timeout--;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	3b01      	subs	r3, #1
 800114a:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800114c:	4b18      	ldr	r3, [pc, #96]	@ (80011b0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d102      	bne.n	800115e <HAL_PWREx_ControlVoltageScaling+0x5e>
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1f3      	bne.n	8001146 <HAL_PWREx_ControlVoltageScaling+0x46>
  }

  /* Check time out  */
  if (timeout == 0U)
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d101      	bne.n	8001168 <HAL_PWREx_ControlVoltageScaling+0x68>
  {
    return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e01d      	b.n	80011a4 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  /* Wait until ACTVOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 8001168:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2232      	movs	r2, #50	@ 0x32
 800116e:	fb02 f303 	mul.w	r3, r2, r3
 8001172:	4a11      	ldr	r2, [pc, #68]	@ (80011b8 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8001174:	fba2 2303 	umull	r2, r3, r2, r3
 8001178:	0c9b      	lsrs	r3, r3, #18
 800117a:	3301      	adds	r3, #1
 800117c:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800117e:	e002      	b.n	8001186 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	3b01      	subs	r3, #1
 8001184:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001186:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8001188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800118a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d102      	bne.n	8001198 <HAL_PWREx_ControlVoltageScaling+0x98>
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d1f3      	bne.n	8001180 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out  */
  if (timeout == 0U)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <HAL_PWREx_ControlVoltageScaling+0xa2>
  {
    return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e000      	b.n	80011a4 <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  return HAL_OK;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	46020800 	.word	0x46020800
 80011b4:	20000000 	.word	0x20000000
 80011b8:	431bde83 	.word	0x431bde83

080011bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08c      	sub	sp, #48	@ 0x30
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t mask;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d102      	bne.n	80011d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	f000 bc00 	b.w	80019d0 <HAL_RCC_OscConfig+0x814>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d0:	4b8f      	ldr	r3, [pc, #572]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 80011d2:	69db      	ldr	r3, [r3, #28]
 80011d4:	f003 030c 	and.w	r3, r3, #12
 80011d8:	623b      	str	r3, [r7, #32]
  pllsrc = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80011da:	4b8d      	ldr	r3, [pc, #564]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 80011dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0301 	and.w	r3, r3, #1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d072      	beq.n	80012d6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL1 in these cases it is not allowed to be disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80011f0:	6a3b      	ldr	r3, [r7, #32]
 80011f2:	2b08      	cmp	r3, #8
 80011f4:	d005      	beq.n	8001202 <HAL_RCC_OscConfig+0x46>
 80011f6:	6a3b      	ldr	r3, [r7, #32]
 80011f8:	2b0c      	cmp	r3, #12
 80011fa:	d12a      	bne.n	8001252 <HAL_RCC_OscConfig+0x96>
        ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsrc == RCC_PLLSOURCE_HSE)))
 80011fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011fe:	2b03      	cmp	r3, #3
 8001200:	d127      	bne.n	8001252 <HAL_RCC_OscConfig+0x96>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d101      	bne.n	800120e <HAL_RCC_OscConfig+0x52>
      {
        return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e3e0      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      }
      else
      {
        /* Otherwise, applying divider is allowed */
        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800120e:	6a3b      	ldr	r3, [r7, #32]
 8001210:	2b08      	cmp	r3, #8
 8001212:	d15f      	bne.n	80012d4 <HAL_RCC_OscConfig+0x118>
        {
          assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

          /* Adjust the HSE division factor */
          __HAL_RCC_HSE_CONFIG(RCC_HSE_ON | RCC_OscInitStruct->HSEDiv);
 8001214:	4b7e      	ldr	r3, [pc, #504]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	4313      	orrs	r3, r2
 8001222:	4a7b      	ldr	r2, [pc, #492]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001228:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSE value */
          SystemCoreClock = (HSE_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSEPRE)) >> RCC_CR_HSEPRE_Pos)));
 800122a:	4b79      	ldr	r3, [pc, #484]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	0d1b      	lsrs	r3, r3, #20
 8001230:	f003 0301 	and.w	r3, r3, #1
 8001234:	4a77      	ldr	r2, [pc, #476]	@ (8001414 <HAL_RCC_OscConfig+0x258>)
 8001236:	fa22 f303 	lsr.w	r3, r2, r3
 800123a:	4a77      	ldr	r2, [pc, #476]	@ (8001418 <HAL_RCC_OscConfig+0x25c>)
 800123c:	6013      	str	r3, [r2, #0]

          /* Adapt Systick interrupt period */
          if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800123e:	4b77      	ldr	r3, [pc, #476]	@ (800141c <HAL_RCC_OscConfig+0x260>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fb90 	bl	8000968 <HAL_InitTick>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d042      	beq.n	80012d4 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e3be      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      }
    }
    else
    {
      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d01f      	beq.n	800129a <HAL_RCC_OscConfig+0xde>
      {
        assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG((RCC_OscInitStruct->HSEState | RCC_OscInitStruct->HSEDiv));
 800125a:	4b6d      	ldr	r3, [pc, #436]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6859      	ldr	r1, [r3, #4]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	430b      	orrs	r3, r1
 800126c:	4968      	ldr	r1, [pc, #416]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 800126e:	4313      	orrs	r3, r2
 8001270:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001272:	f7ff fc0b 	bl	8000a8c <HAL_GetTick>
 8001276:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001278:	e008      	b.n	800128c <HAL_RCC_OscConfig+0xd0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800127a:	f7ff fc07 	bl	8000a8c <HAL_GetTick>
 800127e:	4602      	mov	r2, r0
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	2b64      	cmp	r3, #100	@ 0x64
 8001286:	d901      	bls.n	800128c <HAL_RCC_OscConfig+0xd0>
          {
            return HAL_TIMEOUT;
 8001288:	2303      	movs	r3, #3
 800128a:	e3a1      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800128c:	4b60      	ldr	r3, [pc, #384]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d0f0      	beq.n	800127a <HAL_RCC_OscConfig+0xbe>
 8001298:	e01d      	b.n	80012d6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800129a:	4b5d      	ldr	r3, [pc, #372]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	495a      	ldr	r1, [pc, #360]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 80012a8:	4313      	orrs	r3, r2
 80012aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ac:	f7ff fbee 	bl	8000a8c <HAL_GetTick>
 80012b0:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012b2:	e008      	b.n	80012c6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b4:	f7ff fbea 	bl	8000a8c <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	2b64      	cmp	r3, #100	@ 0x64
 80012c0:	d901      	bls.n	80012c6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80012c2:	2303      	movs	r3, #3
 80012c4:	e384      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012c6:	4b52      	ldr	r3, [pc, #328]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1f0      	bne.n	80012b4 <HAL_RCC_OscConfig+0xf8>
 80012d2:	e000      	b.n	80012d6 <HAL_RCC_OscConfig+0x11a>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80012d4:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d05a      	beq.n	8001398 <HAL_RCC_OscConfig+0x1dc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80012e2:	6a3b      	ldr	r3, [r7, #32]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d005      	beq.n	80012f4 <HAL_RCC_OscConfig+0x138>
 80012e8:	6a3b      	ldr	r3, [r7, #32]
 80012ea:	2b0c      	cmp	r3, #12
 80012ec:	d113      	bne.n	8001316 <HAL_RCC_OscConfig+0x15a>
        ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsrc == RCC_PLLSOURCE_HSI)))
 80012ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d110      	bne.n	8001316 <HAL_RCC_OscConfig+0x15a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	691b      	ldr	r3, [r3, #16]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d101      	bne.n	8001300 <HAL_RCC_OscConfig+0x144>
      {
        return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e367      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001300:	4b43      	ldr	r3, [pc, #268]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	041b      	lsls	r3, r3, #16
 800130e:	4940      	ldr	r1, [pc, #256]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001310:	4313      	orrs	r3, r2
 8001312:	610b      	str	r3, [r1, #16]
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001314:	e040      	b.n	8001398 <HAL_RCC_OscConfig+0x1dc>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d023      	beq.n	8001366 <HAL_RCC_OscConfig+0x1aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800131e:	4b3c      	ldr	r3, [pc, #240]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a3b      	ldr	r2, [pc, #236]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001324:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001328:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800132a:	f7ff fbaf 	bl	8000a8c <HAL_GetTick>
 800132e:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001330:	e008      	b.n	8001344 <HAL_RCC_OscConfig+0x188>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001332:	f7ff fbab 	bl	8000a8c <HAL_GetTick>
 8001336:	4602      	mov	r2, r0
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	2b02      	cmp	r3, #2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e345      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001344:	4b32      	ldr	r3, [pc, #200]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0f0      	beq.n	8001332 <HAL_RCC_OscConfig+0x176>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001350:	4b2f      	ldr	r3, [pc, #188]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	695b      	ldr	r3, [r3, #20]
 800135c:	041b      	lsls	r3, r3, #16
 800135e:	492c      	ldr	r1, [pc, #176]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001360:	4313      	orrs	r3, r2
 8001362:	610b      	str	r3, [r1, #16]
 8001364:	e018      	b.n	8001398 <HAL_RCC_OscConfig+0x1dc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001366:	4b2a      	ldr	r3, [pc, #168]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a29      	ldr	r2, [pc, #164]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 800136c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001370:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001372:	f7ff fb8b 	bl	8000a8c <HAL_GetTick>
 8001376:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800137a:	f7ff fb87 	bl	8000a8c <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e321      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800138c:	4b20      	ldr	r3, [pc, #128]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1f0      	bne.n	800137a <HAL_RCC_OscConfig+0x1be>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0308 	and.w	r3, r3, #8
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f000 80f8 	beq.w	8001596 <HAL_RCC_OscConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Update LSI1 configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 80013ac:	4b18      	ldr	r3, [pc, #96]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 80013ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013b2:	f003 0304 	and.w	r3, r3, #4
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d111      	bne.n	80013de <HAL_RCC_OscConfig+0x222>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ba:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 80013bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013c0:	4a13      	ldr	r2, [pc, #76]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 80013c2:	f043 0304 	orr.w	r3, r3, #4
 80013c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80013ca:	4b11      	ldr	r3, [pc, #68]	@ (8001410 <HAL_RCC_OscConfig+0x254>)
 80013cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013d0:	f003 0304 	and.w	r3, r3, #4
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80013d8:	2301      	movs	r3, #1
 80013da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80013de:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <HAL_RCC_OscConfig+0x264>)
 80013e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d122      	bne.n	8001430 <HAL_RCC_OscConfig+0x274>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80013ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001420 <HAL_RCC_OscConfig+0x264>)
 80013ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001420 <HAL_RCC_OscConfig+0x264>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013f6:	f7ff fb49 	bl	8000a8c <HAL_GetTick>
 80013fa:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80013fc:	e012      	b.n	8001424 <HAL_RCC_OscConfig+0x268>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013fe:	f7ff fb45 	bl	8000a8c <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d90b      	bls.n	8001424 <HAL_RCC_OscConfig+0x268>
        {
          return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e2df      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
 8001410:	46020c00 	.word	0x46020c00
 8001414:	01e84800 	.word	0x01e84800
 8001418:	20000000 	.word	0x20000000
 800141c:	20000004 	.word	0x20000004
 8001420:	46020800 	.word	0x46020800
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001424:	4ba8      	ldr	r3, [pc, #672]	@ (80016c8 <HAL_RCC_OscConfig+0x50c>)
 8001426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	2b00      	cmp	r3, #0
 800142e:	d0e6      	beq.n	80013fe <HAL_RCC_OscConfig+0x242>
        }
      }
    }

    /* Get BDCR1 register value */
    tmpreg1 = RCC->BDCR1;
 8001430:	4ba6      	ldr	r3, [pc, #664]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 8001432:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001436:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Define mask depending on LSI presence */
    mask = RCC_BDCR1_LSI1ON;
 8001438:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800143c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_LSI2_SUPPORT)
    mask |= RCC_BDCR1_LSI2ON;
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001444:	61bb      	str	r3, [r7, #24]
#endif /* RCC_LSI2_SUPPORT */

    /* Check the LSI1 State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d079      	beq.n	8001542 <HAL_RCC_OscConfig+0x386>
    {
      if ((RCC_OscInitStruct->LSIState & RCC_LSI1_ON) != 0x00u)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	699b      	ldr	r3, [r3, #24]
 8001452:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d030      	beq.n	80014bc <HAL_RCC_OscConfig+0x300>
      {
        /* Check LSI1 division factor */
        assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

        /* Check is LSIDiv is requested to be changed and LSI is already ON */
        if ((RCC_OscInitStruct->LSIDiv != (tmpreg1 & RCC_BDCR1_LSI1PREDIV)) && ((tmpreg1 & RCC_BDCR1_LSI1RDY) != 0x00u))
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	69da      	ldr	r2, [r3, #28]
 800145e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001464:	429a      	cmp	r2, r3
 8001466:	d020      	beq.n	80014aa <HAL_RCC_OscConfig+0x2ee>
 8001468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800146a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d01b      	beq.n	80014aa <HAL_RCC_OscConfig+0x2ee>
        {
          /* Disable LSI1 */
          tmpreg1 &= ~RCC_BDCR1_LSI1ON;
 8001472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001474:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001478:	62bb      	str	r3, [r7, #40]	@ 0x28
          RCC->BDCR1 = tmpreg1;
 800147a:	4a94      	ldr	r2, [pc, #592]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 800147c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800147e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001482:	f7ff fb03 	bl	8000a8c <HAL_GetTick>
 8001486:	61f8      	str	r0, [r7, #28]

          /* Wait till LSI1 is disabled */
          while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSI1RDY) != 0x00u)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x2e0>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800148a:	f7ff faff 	bl	8000a8c <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b14      	cmp	r3, #20
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x2e0>
            {
              /* LSI1 may be forced ON by IWDG */
              return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e299      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
          while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSI1RDY) != 0x00u)
 800149c:	4b8b      	ldr	r3, [pc, #556]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 800149e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1ef      	bne.n	800148a <HAL_RCC_OscConfig+0x2ce>
          HAL_Delay(1);
#endif
        }

        /* Set LSI1 division factor */
        tmpreg1 &= ~RCC_BDCR1_LSI1PREDIV;
 80014aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014b0:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmpreg1 |= RCC_OscInitStruct->LSIDiv;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014b8:	4313      	orrs	r3, r2
 80014ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Enable Concerned LSI */
      tmpreg1 |= RCC_OscInitStruct->LSIState;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014c2:	4313      	orrs	r3, r2
 80014c4:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 80014c6:	4a81      	ldr	r2, [pc, #516]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 80014c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014ce:	f7ff fadd 	bl	8000a8c <HAL_GetTick>
 80014d2:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready : LSIRDY bit is position ON shifted by 1 */
      while (READ_BIT(RCC->BDCR1, (RCC_OscInitStruct->LSIState << 1)) == 0x00u)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x32c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014d6:	f7ff fad9 	bl	8000a8c <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b14      	cmp	r3, #20
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x32c>
        {
          return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e273      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (RCC_OscInitStruct->LSIState << 1)) == 0x00u)
 80014e8:	4b78      	ldr	r3, [pc, #480]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 80014ea:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	4013      	ands	r3, r2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0ed      	beq.n	80014d6 <HAL_RCC_OscConfig+0x31a>
        }
      }

#if defined(RCC_LSI2_SUPPORT)
      /* Disable other LSI in case it was ON */
      mask ^= RCC_OscInitStruct->LSIState;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	699b      	ldr	r3, [r3, #24]
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	4053      	eors	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
      tmpreg1 &= ~mask;
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	43db      	mvns	r3, r3
 8001508:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800150a:	4013      	ands	r3, r2
 800150c:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 800150e:	4a6f      	ldr	r2, [pc, #444]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 8001510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001512:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001516:	f7ff fab9 	bl	8000a8c <HAL_GetTick>
 800151a:	61f8      	str	r0, [r7, #28]

      /* Wait till other LSI is disabled */
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x374>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800151e:	f7ff fab5 	bl	8000a8c <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b14      	cmp	r3, #20
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e24f      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 8001530:	4b66      	ldr	r3, [pc, #408]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 8001532:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4013      	ands	r3, r2
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1ee      	bne.n	800151e <HAL_RCC_OscConfig+0x362>
 8001540:	e01d      	b.n	800157e <HAL_RCC_OscConfig+0x3c2>
#endif
    }
    else
    {
      /* Disable the Internal Low Speed oscillator LSI1 and LSI2 is available */
      tmpreg1 &= ~mask;
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	43db      	mvns	r3, r3
 8001546:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001548:	4013      	ands	r3, r2
 800154a:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 800154c:	4a5f      	ldr	r2, [pc, #380]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 800154e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001550:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001554:	f7ff fa9a 	bl	8000a8c <HAL_GetTick>
 8001558:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is disabled : LSIRDY bit position is ON shifted by 1 */
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x3b2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800155c:	f7ff fa96 	bl	8000a8c <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b14      	cmp	r3, #20
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x3b2>
        {
          return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e230      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 800156e:	4b57      	ldr	r3, [pc, #348]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 8001570:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	4013      	ands	r3, r2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1ee      	bne.n	800155c <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800157e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001582:	2b01      	cmp	r3, #1
 8001584:	d107      	bne.n	8001596 <HAL_RCC_OscConfig+0x3da>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001586:	4b51      	ldr	r3, [pc, #324]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 8001588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800158c:	4a4f      	ldr	r2, [pc, #316]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 800158e:	f023 0304 	bic.w	r3, r3, #4
 8001592:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0304 	and.w	r3, r3, #4
 800159e:	2b00      	cmp	r3, #0
 80015a0:	f000 80e2 	beq.w	8001768 <HAL_RCC_OscConfig+0x5ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015a4:	2300      	movs	r3, #0
 80015a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 80015aa:	4b48      	ldr	r3, [pc, #288]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 80015ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d111      	bne.n	80015dc <HAL_RCC_OscConfig+0x420>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015b8:	4b44      	ldr	r3, [pc, #272]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 80015ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015be:	4a43      	ldr	r2, [pc, #268]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 80015c0:	f043 0304 	orr.w	r3, r3, #4
 80015c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80015c8:	4b40      	ldr	r3, [pc, #256]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 80015ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015ce:	f003 0304 	and.w	r3, r3, #4
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80015d6:	2301      	movs	r3, #1
 80015d8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80015dc:	4b3a      	ldr	r3, [pc, #232]	@ (80016c8 <HAL_RCC_OscConfig+0x50c>)
 80015de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015e0:	f003 0301 	and.w	r3, r3, #1
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d118      	bne.n	800161a <HAL_RCC_OscConfig+0x45e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80015e8:	4b37      	ldr	r3, [pc, #220]	@ (80016c8 <HAL_RCC_OscConfig+0x50c>)
 80015ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ec:	4a36      	ldr	r2, [pc, #216]	@ (80016c8 <HAL_RCC_OscConfig+0x50c>)
 80015ee:	f043 0301 	orr.w	r3, r3, #1
 80015f2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015f4:	f7ff fa4a 	bl	8000a8c <HAL_GetTick>
 80015f8:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x452>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015fc:	f7ff fa46 	bl	8000a8c <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e1e0      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800160e:	4b2e      	ldr	r3, [pc, #184]	@ (80016c8 <HAL_RCC_OscConfig+0x50c>)
 8001610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0f0      	beq.n	80015fc <HAL_RCC_OscConfig+0x440>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d056      	beq.n	80016d0 <HAL_RCC_OscConfig+0x514>
    {
      /* If LSE is already on or in bypass mode, only LSE system can be modified */
      tmpreg1 = (RCC->BDCR1 & ~RCC_BDCR1_LSESYSEN);
 8001622:	4b2a      	ldr	r3, [pc, #168]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 8001624:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001628:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800162c:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmpreg1 |= RCC_OscInitStruct->LSEState;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001634:	4313      	orrs	r3, r2
 8001636:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 8001638:	4a24      	ldr	r2, [pc, #144]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 800163a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800163c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001640:	f7ff fa24 	bl	8000a8c <HAL_GetTick>
 8001644:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) == 0U)
 8001646:	e00a      	b.n	800165e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001648:	f7ff fa20 	bl	8000a8c <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001656:	4293      	cmp	r3, r2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e1b8      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) == 0U)
 800165e:	4b1b      	ldr	r3, [pc, #108]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 8001660:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001664:	f003 0302 	and.w	r3, r3, #2
 8001668:	2b00      	cmp	r3, #0
 800166a:	d0ed      	beq.n	8001648 <HAL_RCC_OscConfig+0x48c>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR1_LSESYSEN) != 0U)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001674:	2b00      	cmp	r3, #0
 8001676:	d01e      	beq.n	80016b6 <HAL_RCC_OscConfig+0x4fa>
      {
        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) == 0U)
 8001678:	e00a      	b.n	8001690 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800167a:	f7ff fa07 	bl	8000a8c <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001688:	4293      	cmp	r3, r2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e19f      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) == 0U)
 8001690:	4b0e      	ldr	r3, [pc, #56]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 8001692:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001696:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0ed      	beq.n	800167a <HAL_RCC_OscConfig+0x4be>
 800169e:	e057      	b.n	8001750 <HAL_RCC_OscConfig+0x594>
      else
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016a0:	f7ff f9f4 	bl	8000a8c <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x4fa>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e18c      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 80016b6:	4b05      	ldr	r3, [pc, #20]	@ (80016cc <HAL_RCC_OscConfig+0x510>)
 80016b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1ed      	bne.n	80016a0 <HAL_RCC_OscConfig+0x4e4>
 80016c4:	e044      	b.n	8001750 <HAL_RCC_OscConfig+0x594>
 80016c6:	bf00      	nop
 80016c8:	46020800 	.word	0x46020800
 80016cc:	46020c00 	.word	0x46020c00
        }
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR1, (RCC_BDCR1_LSEON | RCC_BDCR1_LSESYSEN));
 80016d0:	4b8a      	ldr	r3, [pc, #552]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80016d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016d6:	4a89      	ldr	r2, [pc, #548]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80016d8:	f023 0381 	bic.w	r3, r3, #129	@ 0x81
 80016dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR1, RCC_BDCR1_LSEBYP);
 80016e0:	4b86      	ldr	r3, [pc, #536]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80016e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016e6:	4a85      	ldr	r2, [pc, #532]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80016e8:	f023 0304 	bic.w	r3, r3, #4
 80016ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016f0:	f7ff f9cc 	bl	8000a8c <HAL_GetTick>
 80016f4:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) != 0U)
 80016f6:	e00a      	b.n	800170e <HAL_RCC_OscConfig+0x552>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f8:	f7ff f9c8 	bl	8000a8c <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001706:	4293      	cmp	r3, r2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e160      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) != 0U)
 800170e:	4b7b      	ldr	r3, [pc, #492]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001710:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001714:	f003 0302 	and.w	r3, r3, #2
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1ed      	bne.n	80016f8 <HAL_RCC_OscConfig+0x53c>
        }
      }

      if (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSEN) != 0U)
 800171c:	4b77      	ldr	r3, [pc, #476]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 800171e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001726:	2b00      	cmp	r3, #0
 8001728:	d012      	beq.n	8001750 <HAL_RCC_OscConfig+0x594>
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 800172a:	e00a      	b.n	8001742 <HAL_RCC_OscConfig+0x586>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800172c:	f7ff f9ae 	bl	8000a8c <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800173a:	4293      	cmp	r3, r2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e146      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 8001742:	4b6e      	ldr	r3, [pc, #440]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001744:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001748:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1ed      	bne.n	800172c <HAL_RCC_OscConfig+0x570>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001750:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001754:	2b01      	cmp	r3, #1
 8001756:	d107      	bne.n	8001768 <HAL_RCC_OscConfig+0x5ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001758:	4b68      	ldr	r3, [pc, #416]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 800175a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800175e:	4a67      	ldr	r2, [pc, #412]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001760:	f023 0304 	bic.w	r3, r3, #4
 8001764:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if ((RCC_OscInitStruct->PLL1.PLLState) != RCC_PLL_NONE)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a1b      	ldr	r3, [r3, #32]
 800176c:	2b00      	cmp	r3, #0
 800176e:	f000 812e 	beq.w	80019ce <HAL_RCC_OscConfig+0x812>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	2b0c      	cmp	r3, #12
 8001776:	f000 80ba 	beq.w	80018ee <HAL_RCC_OscConfig+0x732>
    {
      if ((RCC_OscInitStruct->PLL1.PLLState) == RCC_PLL_ON)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a1b      	ldr	r3, [r3, #32]
 800177e:	2b02      	cmp	r3, #2
 8001780:	f040 8093 	bne.w	80018aa <HAL_RCC_OscConfig+0x6ee>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL1.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL1.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL1.PLLR));

        /* Disable the main PLL1. */
        tmpreg1 = (RCC->CR & ~RCC_CR_PLL1ON);
 8001784:	4b5d      	ldr	r3, [pc, #372]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800178c:	62bb      	str	r3, [r7, #40]	@ 0x28
        RCC->CR = tmpreg1;
 800178e:	4a5b      	ldr	r2, [pc, #364]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001792:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001794:	f7ff f97a 	bl	8000a8c <HAL_GetTick>
 8001798:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is disabled */
        do
        {
          tmpreg1 = RCC->CR;
 800179a:	4b58      	ldr	r3, [pc, #352]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	62bb      	str	r3, [r7, #40]	@ 0x28
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a0:	f7ff f974 	bl	8000a8c <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e10e      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
          }
        } while ((tmpreg1 & RCC_CR_PLL1RDY) != 0U);
 80017b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d1ee      	bne.n	800179a <HAL_RCC_OscConfig+0x5de>

        /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
        if (RCC_OscInitStruct->PLL1.PLLSource == RCC_PLLSOURCE_HSE)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c0:	2b03      	cmp	r3, #3
 80017c2:	d108      	bne.n	80017d6 <HAL_RCC_OscConfig+0x61a>
        {
          /* Clock source is HSE or HSE/2 */
          pllsrc = HSE_VALUE >> ((tmpreg1 & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos);
 80017c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017c6:	0d1b      	lsrs	r3, r3, #20
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001900 <HAL_RCC_OscConfig+0x744>)
 80017ce:	fa22 f303 	lsr.w	r3, r2, r3
 80017d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017d4:	e001      	b.n	80017da <HAL_RCC_OscConfig+0x61e>
        }
        else
        {
          /* Clock source is HSI */
          pllsrc = HSI_VALUE;
 80017d6:	4b4b      	ldr	r3, [pc, #300]	@ (8001904 <HAL_RCC_OscConfig+0x748>)
 80017d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Compute VCO input frequency depending on M divider */
        pllsrc = (pllsrc / RCC_OscInitStruct->PLL1.PLLM);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80017e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllsrc));

        if (pllsrc > PLL_INPUTRANGE0_FREQMAX)
 80017e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017e8:	4a47      	ldr	r2, [pc, #284]	@ (8001908 <HAL_RCC_OscConfig+0x74c>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d902      	bls.n	80017f4 <HAL_RCC_OscConfig+0x638>
        {
          /* Reuse pllsrc local variable to store range */
          pllsrc = RCC_PLL_VCOINPUT_RANGE1;
 80017ee:	230c      	movs	r3, #12
 80017f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017f2:	e001      	b.n	80017f8 <HAL_RCC_OscConfig+0x63c>
        }
        else
        {
          /* Reuse pllsrc local variable to store range */
          pllsrc = RCC_PLL_VCOINPUT_RANGE0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Configure PLL1 source, PLLM divider, VCO input range and enable PLL1R output. Clear also FRACEN*/
        tmpreg2 = RCC->PLL1CFGR;
 80017f8:	4b40      	ldr	r3, [pc, #256]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80017fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fc:	617b      	str	r3, [r7, #20]
        tmpreg2 &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1RGE | RCC_PLL1CFGR_PLL1FRACEN | RCC_PLL1CFGR_PLL1M);
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	f423 63e3 	bic.w	r3, r3, #1816	@ 0x718
 8001804:	f023 0307 	bic.w	r3, r3, #7
 8001808:	617b      	str	r3, [r7, #20]
        tmpreg2 |= (RCC_OscInitStruct->PLL1.PLLSource | pllsrc |
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800180e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001810:	431a      	orrs	r2, r3
                    ((RCC_OscInitStruct->PLL1.PLLM - 1u) << RCC_PLL1CFGR_PLL1M_Pos) | RCC_PLL1CFGR_PLL1REN);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001816:	3b01      	subs	r3, #1
 8001818:	021b      	lsls	r3, r3, #8
        tmpreg2 |= (RCC_OscInitStruct->PLL1.PLLSource | pllsrc |
 800181a:	431a      	orrs	r2, r3
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	4313      	orrs	r3, r2
 8001820:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001824:	617b      	str	r3, [r7, #20]
        RCC->PLL1CFGR = tmpreg2;
 8001826:	4a35      	ldr	r2, [pc, #212]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLLN multiplication factor and PLLP, PLLQ, PLLR dividers */
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001830:	1e5a      	subs	r2, r3, #1
                   ((RCC_OscInitStruct->PLL1.PLLP - 1u) << RCC_PLL1DIVR_PLL1P_Pos) |
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	3b01      	subs	r3, #1
 8001838:	025b      	lsls	r3, r3, #9
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 800183a:	431a      	orrs	r2, r3
                   ((RCC_OscInitStruct->PLL1.PLLQ - 1u) << RCC_PLL1DIVR_PLL1Q_Pos) |
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001840:	3b01      	subs	r3, #1
 8001842:	041b      	lsls	r3, r3, #16
                   ((RCC_OscInitStruct->PLL1.PLLP - 1u) << RCC_PLL1DIVR_PLL1P_Pos) |
 8001844:	431a      	orrs	r2, r3
                   ((RCC_OscInitStruct->PLL1.PLLR - 1u) << RCC_PLL1DIVR_PLL1R_Pos));
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800184a:	3b01      	subs	r3, #1
 800184c:	061b      	lsls	r3, r3, #24
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 800184e:	4313      	orrs	r3, r2
 8001850:	617b      	str	r3, [r7, #20]
        RCC->PLL1DIVR = tmpreg2;
 8001852:	4a2a      	ldr	r2, [pc, #168]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	6353      	str	r3, [r2, #52]	@ 0x34

        if (RCC_OscInitStruct->PLL1.PLLFractional != 0x00u)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00a      	beq.n	8001876 <HAL_RCC_OscConfig+0x6ba>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001864:	4a25      	ldr	r2, [pc, #148]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	6393      	str	r3, [r2, #56]	@ 0x38

          /* Enable PLL1FRACEN */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 800186a:	4b24      	ldr	r3, [pc, #144]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 800186c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800186e:	4a23      	ldr	r2, [pc, #140]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001870:	f043 0310 	orr.w	r3, r3, #16
 8001874:	6293      	str	r3, [r2, #40]	@ 0x28
        }

        /* Enable the main PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001876:	4b21      	ldr	r3, [pc, #132]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a20      	ldr	r2, [pc, #128]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 800187c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001880:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001882:	f7ff f903 	bl	8000a8c <HAL_GetTick>
 8001886:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001888:	e008      	b.n	800189c <HAL_RCC_OscConfig+0x6e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800188a:	f7ff f8ff 	bl	8000a8c <HAL_GetTick>
 800188e:	4602      	mov	r2, r0
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e099      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800189c:	4b17      	ldr	r3, [pc, #92]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d0f0      	beq.n	800188a <HAL_RCC_OscConfig+0x6ce>
 80018a8:	e091      	b.n	80019ce <HAL_RCC_OscConfig+0x812>
        }
      }
      else
      {
        /* Disable the main PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80018aa:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a13      	ldr	r2, [pc, #76]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80018b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b6:	f7ff f8e9 	bl	8000a8c <HAL_GetTick>
 80018ba:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x714>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018be:	f7ff f8e5 	bl	8000a8c <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e07f      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80018d0:	4b0a      	ldr	r3, [pc, #40]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1f0      	bne.n	80018be <HAL_RCC_OscConfig+0x702>
          }
        }

        /* CLear the PLL1 source and disable outputs to save power when PLL1 is off */
        CLEAR_BIT(RCC->PLL1CFGR, (RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | \
 80018dc:	4b07      	ldr	r3, [pc, #28]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80018de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e0:	4a06      	ldr	r2, [pc, #24]	@ (80018fc <HAL_RCC_OscConfig+0x740>)
 80018e2:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80018e6:	f023 0303 	bic.w	r3, r3, #3
 80018ea:	6293      	str	r3, [r2, #40]	@ 0x28
 80018ec:	e06f      	b.n	80019ce <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL1 used as System clock source */
      if ((RCC_OscInitStruct->PLL1.PLLState) == RCC_PLL_OFF)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d10a      	bne.n	800190c <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e06a      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
 80018fa:	bf00      	nop
 80018fc:	46020c00 	.word	0x46020c00
 8001900:	01e84800 	.word	0x01e84800
 8001904:	00f42400 	.word	0x00f42400
 8001908:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        tmpreg1 = RCC->PLL1CFGR;
 800190c:	4b32      	ldr	r3, [pc, #200]	@ (80019d8 <HAL_RCC_OscConfig+0x81c>)
 800190e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001910:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmpreg2 = RCC->PLL1DIVR;
 8001912:	4b31      	ldr	r3, [pc, #196]	@ (80019d8 <HAL_RCC_OscConfig+0x81c>)
 8001914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001916:	617b      	str	r3, [r7, #20]

        if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) ||
 8001918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800191a:	f003 0203 	and.w	r2, r3, #3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001922:	429a      	cmp	r2, r3
 8001924:	d12b      	bne.n	800197e <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) != (RCC_OscInitStruct->PLL1.PLLM - 1u)) ||
 8001926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0207 	and.w	r2, r3, #7
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001932:	3b01      	subs	r3, #1
        if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) ||
 8001934:	429a      	cmp	r2, r3
 8001936:	d122      	bne.n	800197e <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) != (RCC_OscInitStruct->PLL1.PLLN - 1u)) ||
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001942:	3b01      	subs	r3, #1
            (((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) != (RCC_OscInitStruct->PLL1.PLLM - 1u)) ||
 8001944:	429a      	cmp	r2, r3
 8001946:	d11a      	bne.n	800197e <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) != (RCC_OscInitStruct->PLL1.PLLP - 1u)) ||
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	0a5b      	lsrs	r3, r3, #9
 800194c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001954:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) != (RCC_OscInitStruct->PLL1.PLLN - 1u)) ||
 8001956:	429a      	cmp	r2, r3
 8001958:	d111      	bne.n	800197e <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) != (RCC_OscInitStruct->PLL1.PLLQ - 1u)) ||
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	0c1b      	lsrs	r3, r3, #16
 800195e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001966:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) != (RCC_OscInitStruct->PLL1.PLLP - 1u)) ||
 8001968:	429a      	cmp	r2, r3
 800196a:	d108      	bne.n	800197e <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) != (RCC_OscInitStruct->PLL1.PLLR - 1u)))
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	0e1b      	lsrs	r3, r3, #24
 8001970:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001978:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) != (RCC_OscInitStruct->PLL1.PLLQ - 1u)) ||
 800197a:	429a      	cmp	r2, r3
 800197c:	d001      	beq.n	8001982 <HAL_RCC_OscConfig+0x7c6>
        {
          return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e026      	b.n	80019d0 <HAL_RCC_OscConfig+0x814>
        }
        else
        {
          /* Check if only fractional part needs to be updated  */
          tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos);
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <HAL_RCC_OscConfig+0x81c>)
 8001984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001986:	08db      	lsrs	r3, r3, #3
 8001988:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800198c:	62bb      	str	r3, [r7, #40]	@ 0x28

          if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001992:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001994:	429a      	cmp	r2, r3
 8001996:	d01a      	beq.n	80019ce <HAL_RCC_OscConfig+0x812>
          {
            assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

            /* Disable PLL1FRACEN */
            __HAL_RCC_PLL1_FRACN_DISABLE();
 8001998:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <HAL_RCC_OscConfig+0x81c>)
 800199a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800199c:	4a0e      	ldr	r2, [pc, #56]	@ (80019d8 <HAL_RCC_OscConfig+0x81c>)
 800199e:	f023 0310 	bic.w	r3, r3, #16
 80019a2:	6293      	str	r3, [r2, #40]	@ 0x28

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019a4:	f7ff f872 	bl	8000a8c <HAL_GetTick>
 80019a8:	61f8      	str	r0, [r7, #28]

            /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
            while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80019aa:	bf00      	nop
 80019ac:	f7ff f86e 	bl	8000a8c <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d0f9      	beq.n	80019ac <HAL_RCC_OscConfig+0x7f0>
            {
            }

            /* Configure PLL1 PLL1FRACN */
            __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019bc:	4a06      	ldr	r2, [pc, #24]	@ (80019d8 <HAL_RCC_OscConfig+0x81c>)
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	6393      	str	r3, [r2, #56]	@ 0x38

            /* Enable PLL1FRACEN to latch new value. */
            __HAL_RCC_PLL1_FRACN_ENABLE();
 80019c2:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <HAL_RCC_OscConfig+0x81c>)
 80019c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c6:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <HAL_RCC_OscConfig+0x81c>)
 80019c8:	f043 0310 	orr.w	r3, r3, #16
 80019cc:	6293      	str	r3, [r2, #40]	@ 0x28
          }
        }
      }
    }
  }
  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3730      	adds	r7, #48	@ 0x30
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	46020c00 	.word	0x46020c00

080019dc <HAL_RCC_ClockConfig>:
  *         HCLK5 prescaler is switched automatically by hardware, but configuration shall
  *         always be performed before setting new PLL1 source as Sysclk source.
  * @retval None
  */
HAL_StatusTypeDef  HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t update;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e115      	b.n	8001c1c <HAL_RCC_ClockConfig+0x240>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019f0:	4b8c      	ldr	r3, [pc, #560]	@ (8001c24 <HAL_RCC_ClockConfig+0x248>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 030f 	and.w	r3, r3, #15
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d910      	bls.n	8001a20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fe:	4b89      	ldr	r3, [pc, #548]	@ (8001c24 <HAL_RCC_ClockConfig+0x248>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f023 020f 	bic.w	r2, r3, #15
 8001a06:	4987      	ldr	r1, [pc, #540]	@ (8001c24 <HAL_RCC_ClockConfig+0x248>)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a0e:	4b85      	ldr	r3, [pc, #532]	@ (8001c24 <HAL_RCC_ClockConfig+0x248>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 030f 	and.w	r3, r3, #15
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d001      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e0fd      	b.n	8001c1c <HAL_RCC_ClockConfig+0x240>
  }

  /*-------------------------- HCLK5 Configuration --------------------------*/
  /* HCLK5 prescaler is switched automatically by hardware, but configuration shall
    always be performed before setting new PLL1 source as Sysclk source. */
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK5) == RCC_CLOCKTYPE_HCLK5)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0320 	and.w	r3, r3, #32
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d00d      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x6c>
  {
    assert_param(IS_RCC_HCLK5_HSEHSI(RCC_ClkInitStruct->AHB5_HSEHSI_CLKDivider));
    assert_param(IS_RCC_HCLK5_PLL1(RCC_ClkInitStruct->AHB5_PLL1_CLKDivider));
    MODIFY_REG(RCC->CFGR4, (RCC_CFGR4_HDIV5 | RCC_CFGR4_HPRE5),
 8001a2c:	4b7e      	ldr	r3, [pc, #504]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001a2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001a32:	f023 0217 	bic.w	r2, r3, #23
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6999      	ldr	r1, [r3, #24]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	430b      	orrs	r3, r1
 8001a40:	4979      	ldr	r1, [pc, #484]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	f8c1 3200 	str.w	r3, [r1, #512]	@ 0x200
               (RCC_ClkInitStruct->AHB5_PLL1_CLKDivider | RCC_ClkInitStruct->AHB5_HSEHSI_CLKDivider));
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d06f      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* Read CR register */
    tmpreg1 = RCC->CR;
 8001a54:	4b74      	ldr	r3, [pc, #464]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	617b      	str	r3, [r7, #20]

    /* PLL1 is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d118      	bne.n	8001a94 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the PLL1 ready flag */
      if ((tmpreg1 & RCC_CR_PLL1RDY) == 0U)
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d101      	bne.n	8001a70 <HAL_RCC_ClockConfig+0x94>
      {
        return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e0d5      	b.n	8001c1c <HAL_RCC_ClockConfig+0x240>
      }
      else
      {
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001a70:	4b6d      	ldr	r3, [pc, #436]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	f003 020c 	and.w	r2, r3, #12
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d01a      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0xdc>
        {
          /* Whatever is PLL frequency, use step prediv to reach maximum frequency. */
          /* Select pll1r to be prediv with 2-step divider when selected as Sysclk source */
          MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RCLKPRESTEP, RCC_PLL1CFGR_PLL1RCLKPRE);
 8001a82:	4b69      	ldr	r3, [pc, #420]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a86:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001a8a:	4a67      	ldr	r2, [pc, #412]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001a8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a90:	6293      	str	r3, [r2, #40]	@ 0x28
 8001a92:	e011      	b.n	8001ab8 <HAL_RCC_ClockConfig+0xdc>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d106      	bne.n	8001aaa <HAL_RCC_ClockConfig+0xce>
      {
        /* Check the HSE ready flag */
        if ((tmpreg1 & RCC_CR_HSERDY) == 0U)
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d108      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e0b8      	b.n	8001c1c <HAL_RCC_ClockConfig+0x240>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if ((tmpreg1 & RCC_CR_HSIRDY) == 0U)
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e0b1      	b.n	8001c1c <HAL_RCC_ClockConfig+0x240>
        }
      }
    }

    /* Switch System clock source */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ab8:	4b5b      	ldr	r3, [pc, #364]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	f023 0203 	bic.w	r2, r3, #3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	4958      	ldr	r1, [pc, #352]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001aca:	f7fe ffdf 	bl	8000a8c <HAL_GetTick>
 8001ace:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001ad0:	e00a      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x10c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad2:	f7fe ffdb 	bl	8000a8c <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e099      	b.n	8001c1c <HAL_RCC_ClockConfig+0x240>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001ae8:	4b4f      	ldr	r3, [pc, #316]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001aea:	69db      	ldr	r3, [r3, #28]
 8001aec:	f003 020c 	and.w	r2, r3, #12
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d1eb      	bne.n	8001ad2 <HAL_RCC_ClockConfig+0xf6>
      }
    }

    /* If PLL1rCLK is asked to be SYSCLK source, clear prediv. */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b03      	cmp	r3, #3
 8001b00:	d118      	bne.n	8001b34 <HAL_RCC_ClockConfig+0x158>
    {
      /* Set PLL1R prediv to not divided */
      CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RCLKPRE);
 8001b02:	4b49      	ldr	r3, [pc, #292]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b06:	4a48      	ldr	r2, [pc, #288]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001b08:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001b0c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b0e:	f7fe ffbd 	bl	8000a8c <HAL_GetTick>
 8001b12:	60f8      	str	r0, [r7, #12]

      /* Wait until PLL1 not divided is ready */
      while ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1RCLKPRERDY) == 0x00u)
 8001b14:	e008      	b.n	8001b28 <HAL_RCC_ClockConfig+0x14c>
      {
        if ((HAL_GetTick() - tickstart) > PLL1_NDIV_TIMEOUT_VALUE)
 8001b16:	f7fe ffb9 	bl	8000a8c <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b0a      	cmp	r3, #10
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_ClockConfig+0x14c>
        {
          return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e079      	b.n	8001c1c <HAL_RCC_ClockConfig+0x240>
      while ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1RCLKPRERDY) == 0x00u)
 8001b28:	4b3f      	ldr	r3, [pc, #252]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d0f0      	beq.n	8001b16 <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Get CFGR2 content value, and reset update variable */
  tmpreg1 = RCC->CFGR2;
 8001b34:	4b3c      	ldr	r3, [pc, #240]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	617b      	str	r3, [r7, #20]
  update = 0x00u;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d00a      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    /* update HCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_HPRE;
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	f023 0307 	bic.w	r3, r3, #7
 8001b50:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->AHBCLKDivider;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	697a      	ldr	r2, [r7, #20]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	613b      	str	r3, [r7, #16]
  }


  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d00a      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));

    /* update PCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE1;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b72:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->APB1CLKDivider;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	613b      	str	r3, [r7, #16]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0308 	and.w	r3, r3, #8
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d00b      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0x1ca>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));

    /* update PCLK2 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE2;
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b94:	617b      	str	r3, [r7, #20]
    tmpreg1 |= (RCC_ClkInitStruct->APB2CLKDivider << (RCC_CFGR2_PPRE2_Pos - RCC_CFGR2_PPRE1_Pos));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	011b      	lsls	r3, r3, #4
 8001b9c:	697a      	ldr	r2, [r7, #20]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	613b      	str	r3, [r7, #16]
  }

  /* update CFGR2 if required */
  if (update != 0x00u)
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d002      	beq.n	8001bb2 <HAL_RCC_ClockConfig+0x1d6>
  {
    RCC->CFGR2 = tmpreg1;
 8001bac:	4a1e      	ldr	r2, [pc, #120]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	6213      	str	r3, [r2, #32]
  }

  /*-------------------------- PCLK7 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK7) == RCC_CLOCKTYPE_PCLK7)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0310 	and.w	r3, r3, #16
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB7CLKDivider));
    WRITE_REG(RCC->CFGR3, RCC_ClkInitStruct->APB7CLKDivider);
 8001bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bc6:	4b17      	ldr	r3, [pc, #92]	@ (8001c24 <HAL_RCC_ClockConfig+0x248>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d210      	bcs.n	8001bf6 <HAL_RCC_ClockConfig+0x21a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd4:	4b13      	ldr	r3, [pc, #76]	@ (8001c24 <HAL_RCC_ClockConfig+0x248>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f023 020f 	bic.w	r2, r3, #15
 8001bdc:	4911      	ldr	r1, [pc, #68]	@ (8001c24 <HAL_RCC_ClockConfig+0x248>)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c24 <HAL_RCC_ClockConfig+0x248>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 030f 	and.w	r3, r3, #15
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d001      	beq.n	8001bf6 <HAL_RCC_ClockConfig+0x21a>
    {
      return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e012      	b.n	8001c1c <HAL_RCC_ClockConfig+0x240>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001bf6:	f000 f81f 	bl	8001c38 <HAL_RCC_GetSysClockFreq>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <HAL_RCC_ClockConfig+0x24c>)
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	4909      	ldr	r1, [pc, #36]	@ (8001c2c <HAL_RCC_ClockConfig+0x250>)
 8001c06:	5ccb      	ldrb	r3, [r1, r3]
 8001c08:	fa22 f303 	lsr.w	r3, r2, r3
 8001c0c:	4a08      	ldr	r2, [pc, #32]	@ (8001c30 <HAL_RCC_ClockConfig+0x254>)
 8001c0e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c10:	4b08      	ldr	r3, [pc, #32]	@ (8001c34 <HAL_RCC_ClockConfig+0x258>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe fea7 	bl	8000968 <HAL_InitTick>
 8001c1a:	4603      	mov	r3, r0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40022000 	.word	0x40022000
 8001c28:	46020c00 	.word	0x46020c00
 8001c2c:	08003094 	.word	0x08003094
 8001c30:	20000000 	.word	0x20000000
 8001c34:	20000004 	.word	0x20000004

08001c38 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
  uint32_t sysclk;

  /* Get SYSCLK source */
  sysclk = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c3e:	4b10      	ldr	r3, [pc, #64]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0x48>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	607b      	str	r3, [r7, #4]

  if (sysclk == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d102      	bne.n	8001c54 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSI used as system clock source */
    sysclk = HSI_VALUE;
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c84 <HAL_RCC_GetSysClockFreq+0x4c>)
 8001c50:	607b      	str	r3, [r7, #4]
 8001c52:	e00f      	b.n	8001c74 <HAL_RCC_GetSysClockFreq+0x3c>
  }
  else if (sysclk == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b08      	cmp	r3, #8
 8001c58:	d109      	bne.n	8001c6e <HAL_RCC_GetSysClockFreq+0x36>
  {
    /* HSE used as system clock source. Check if HSE is divided by 2 */
    sysclk = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8001c5a:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0x48>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	0d1b      	lsrs	r3, r3, #20
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	4a08      	ldr	r2, [pc, #32]	@ (8001c88 <HAL_RCC_GetSysClockFreq+0x50>)
 8001c66:	fa22 f303 	lsr.w	r3, r2, r3
 8001c6a:	607b      	str	r3, [r7, #4]
 8001c6c:	e002      	b.n	8001c74 <HAL_RCC_GetSysClockFreq+0x3c>
  }
  else
  {
    /* PLL1 used as system clock source */
    sysclk = HAL_RCC_GetPLL1RFreq();
 8001c6e:	f000 f80d 	bl	8001c8c <HAL_RCC_GetPLL1RFreq>
 8001c72:	6078      	str	r0, [r7, #4]
  }

  return sysclk;
 8001c74:	687b      	ldr	r3, [r7, #4]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	46020c00 	.word	0x46020c00
 8001c84:	00f42400 	.word	0x00f42400
 8001c88:	01e84800 	.word	0x01e84800

08001c8c <HAL_RCC_GetPLL1RFreq>:
/**
  * @brief  Return the PLL1R frequency.
  * @retval PLL1R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1RFreq(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL1R divider */
  pllr = ((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
 8001c92:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc0 <HAL_RCC_GetPLL1RFreq+0x34>)
 8001c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c96:	0e1b      	lsrs	r3, r3, #24
 8001c98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1R one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllr);
 8001ca0:	f000 f810 	bl	8001cc4 <RCC_PLL1_GetVCOOutputFreq>
 8001ca4:	eef0 7a40 	vmov.f32	s15, s0
 8001ca8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cac:	ee17 2a90 	vmov	r2, s15
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	46020c00 	.word	0x46020c00

08001cc4 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static float_t RCC_PLL1_GetVCOOutputFreq(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
  float_t pllm;
  float_t plln;
  float_t pllfracn;

  /* Get PLL1 DIVR register value */
  tmpreg1 = RCC->PLL1DIVR;
 8001cca:	4b36      	ldr	r3, [pc, #216]	@ (8001da4 <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8001ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cce:	60fb      	str	r3, [r7, #12]

  /* Retrieve PLL1 multiplication factor */
  tmp = (tmpreg1 & RCC_PLL1DIVR_PLL1N) + 1U;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	617b      	str	r3, [r7, #20]
  plln = (float_t) tmp;
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	ee07 3a90 	vmov	s15, r3
 8001ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ce4:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Get PLL1 CFGR register value */
  tmpreg1 = RCC->PLL1CFGR;
 8001ce8:	4b2e      	ldr	r3, [pc, #184]	@ (8001da4 <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8001cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cec:	60fb      	str	r3, [r7, #12]

  /* Retrieve PLL1 divider */
  tmp = ((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	617b      	str	r3, [r7, #20]
  pllm = (float_t) tmp;
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	ee07 3a90 	vmov	s15, r3
 8001d00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d04:	edc7 7a01 	vstr	s15, [r7, #4]

  /* Check if fractional part is enable */
  if ((tmpreg1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d006      	beq.n	8001d20 <RCC_PLL1_GetVCOOutputFreq+0x5c>
  {
    tmp = ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos);
 8001d12:	4b24      	ldr	r3, [pc, #144]	@ (8001da4 <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8001d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d16:	08db      	lsrs	r3, r3, #3
 8001d18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d1c:	617b      	str	r3, [r7, #20]
 8001d1e:	e001      	b.n	8001d24 <RCC_PLL1_GetVCOOutputFreq+0x60>
  }
  else
  {
    tmp = 0u;
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
  }
  pllfracn = (float_t)tmp;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	ee07 3a90 	vmov	s15, r3
 8001d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d2e:	edc7 7a00 	vstr	s15, [r7]

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLL1CFGR_PLL1SRC)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d002      	beq.n	8001d42 <RCC_PLL1_GetVCOOutputFreq+0x7e>
 8001d3c:	2b03      	cmp	r3, #3
 8001d3e:	d003      	beq.n	8001d48 <RCC_PLL1_GetVCOOutputFreq+0x84>
 8001d40:	e013      	b.n	8001d6a <RCC_PLL1_GetVCOOutputFreq+0xa6>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      pllsrc = (float_t)HSI_VALUE;
 8001d42:	4b19      	ldr	r3, [pc, #100]	@ (8001da8 <RCC_PLL1_GetVCOOutputFreq+0xe4>)
 8001d44:	613b      	str	r3, [r7, #16]
      break;
 8001d46:	e014      	b.n	8001d72 <RCC_PLL1_GetVCOOutputFreq+0xae>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      tmp = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8001d48:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	0d1b      	lsrs	r3, r3, #20
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	4a16      	ldr	r2, [pc, #88]	@ (8001dac <RCC_PLL1_GetVCOOutputFreq+0xe8>)
 8001d54:	fa22 f303 	lsr.w	r3, r2, r3
 8001d58:	617b      	str	r3, [r7, #20]
      pllsrc = (float_t)tmp;
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	ee07 3a90 	vmov	s15, r3
 8001d60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d64:	edc7 7a04 	vstr	s15, [r7, #16]
      break;
 8001d68:	e003      	b.n	8001d72 <RCC_PLL1_GetVCOOutputFreq+0xae>

    default:
      pllsrc = (float_t)0;
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	613b      	str	r3, [r7, #16]
      break;
 8001d70:	bf00      	nop
  }

  /* Compute VCO output frequency */
  return ((pllsrc / pllm) * (plln + (pllfracn / (float_t)0x2000u)));
 8001d72:	edd7 6a04 	vldr	s13, [r7, #16]
 8001d76:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d7e:	edd7 7a00 	vldr	s15, [r7]
 8001d82:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8001db0 <RCC_PLL1_GetVCOOutputFreq+0xec>
 8001d86:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001d8a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d92:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001d96:	eeb0 0a67 	vmov.f32	s0, s15
 8001d9a:	371c      	adds	r7, #28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	46020c00 	.word	0x46020c00
 8001da8:	4b742400 	.word	0x4b742400
 8001dac:	01e84800 	.word	0x01e84800
 8001db0:	46000000 	.word	0x46000000

08001db4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d001      	beq.n	8001dcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e03b      	b.n	8001e44 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2202      	movs	r2, #2
 8001dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68da      	ldr	r2, [r3, #12]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f042 0201 	orr.w	r2, r2, #1
 8001de2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a19      	ldr	r2, [pc, #100]	@ (8001e50 <HAL_TIM_Base_Start_IT+0x9c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d009      	beq.n	8001e02 <HAL_TIM_Base_Start_IT+0x4e>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001df6:	d004      	beq.n	8001e02 <HAL_TIM_Base_Start_IT+0x4e>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a15      	ldr	r2, [pc, #84]	@ (8001e54 <HAL_TIM_Base_Start_IT+0xa0>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d115      	bne.n	8001e2e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <HAL_TIM_Base_Start_IT+0xa4>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2b06      	cmp	r3, #6
 8001e12:	d015      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x8c>
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e1a:	d011      	beq.n	8001e40 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0201 	orr.w	r2, r2, #1
 8001e2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e2c:	e008      	b.n	8001e40 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f042 0201 	orr.w	r2, r2, #1
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	e000      	b.n	8001e42 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	40012c00 	.word	0x40012c00
 8001e54:	40000400 	.word	0x40000400
 8001e58:	00010007 	.word	0x00010007

08001e5c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68da      	ldr	r2, [r3, #12]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 0201 	bic.w	r2, r2, #1
 8001e72:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 8001e7e:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d10f      	bne.n	8001ea6 <HAL_TIM_Base_Stop_IT+0x4a>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6a1a      	ldr	r2, [r3, #32]
 8001e8c:	f244 4344 	movw	r3, #17476	@ 0x4444
 8001e90:	4013      	ands	r3, r2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d107      	bne.n	8001ea6 <HAL_TIM_Base_Stop_IT+0x4a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0201 	bic.w	r2, r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e049      	b.n	8001f62 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d106      	bne.n	8001ee8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7fe fb84 	bl	80005f0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2202      	movs	r2, #2
 8001eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	3304      	adds	r3, #4
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4610      	mov	r0, r2
 8001efc:	f000 fc22 	bl	8002744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f76:	2300      	movs	r3, #0
 8001f78:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d109      	bne.n	8001f94 <HAL_TIM_OC_Start_IT+0x28>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	bf14      	ite	ne
 8001f8c:	2301      	movne	r3, #1
 8001f8e:	2300      	moveq	r3, #0
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	e03c      	b.n	800200e <HAL_TIM_OC_Start_IT+0xa2>
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	d109      	bne.n	8001fae <HAL_TIM_OC_Start_IT+0x42>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	bf14      	ite	ne
 8001fa6:	2301      	movne	r3, #1
 8001fa8:	2300      	moveq	r3, #0
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	e02f      	b.n	800200e <HAL_TIM_OC_Start_IT+0xa2>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b08      	cmp	r3, #8
 8001fb2:	d109      	bne.n	8001fc8 <HAL_TIM_OC_Start_IT+0x5c>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	bf14      	ite	ne
 8001fc0:	2301      	movne	r3, #1
 8001fc2:	2300      	moveq	r3, #0
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	e022      	b.n	800200e <HAL_TIM_OC_Start_IT+0xa2>
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	2b0c      	cmp	r3, #12
 8001fcc:	d109      	bne.n	8001fe2 <HAL_TIM_OC_Start_IT+0x76>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	bf14      	ite	ne
 8001fda:	2301      	movne	r3, #1
 8001fdc:	2300      	moveq	r3, #0
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	e015      	b.n	800200e <HAL_TIM_OC_Start_IT+0xa2>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	2b10      	cmp	r3, #16
 8001fe6:	d109      	bne.n	8001ffc <HAL_TIM_OC_Start_IT+0x90>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	bf14      	ite	ne
 8001ff4:	2301      	movne	r3, #1
 8001ff6:	2300      	moveq	r3, #0
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	e008      	b.n	800200e <HAL_TIM_OC_Start_IT+0xa2>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2b01      	cmp	r3, #1
 8002006:	bf14      	ite	ne
 8002008:	2301      	movne	r3, #1
 800200a:	2300      	moveq	r3, #0
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e0c9      	b.n	80021aa <HAL_TIM_OC_Start_IT+0x23e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d104      	bne.n	8002026 <HAL_TIM_OC_Start_IT+0xba>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2202      	movs	r2, #2
 8002020:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002024:	e023      	b.n	800206e <HAL_TIM_OC_Start_IT+0x102>
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	2b04      	cmp	r3, #4
 800202a:	d104      	bne.n	8002036 <HAL_TIM_OC_Start_IT+0xca>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002034:	e01b      	b.n	800206e <HAL_TIM_OC_Start_IT+0x102>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	2b08      	cmp	r3, #8
 800203a:	d104      	bne.n	8002046 <HAL_TIM_OC_Start_IT+0xda>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2202      	movs	r2, #2
 8002040:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002044:	e013      	b.n	800206e <HAL_TIM_OC_Start_IT+0x102>
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	2b0c      	cmp	r3, #12
 800204a:	d104      	bne.n	8002056 <HAL_TIM_OC_Start_IT+0xea>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2202      	movs	r2, #2
 8002050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002054:	e00b      	b.n	800206e <HAL_TIM_OC_Start_IT+0x102>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2b10      	cmp	r3, #16
 800205a:	d104      	bne.n	8002066 <HAL_TIM_OC_Start_IT+0xfa>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2202      	movs	r2, #2
 8002060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002064:	e003      	b.n	800206e <HAL_TIM_OC_Start_IT+0x102>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2202      	movs	r2, #2
 800206a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	2b0c      	cmp	r3, #12
 8002072:	d841      	bhi.n	80020f8 <HAL_TIM_OC_Start_IT+0x18c>
 8002074:	a201      	add	r2, pc, #4	@ (adr r2, 800207c <HAL_TIM_OC_Start_IT+0x110>)
 8002076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207a:	bf00      	nop
 800207c:	080020b1 	.word	0x080020b1
 8002080:	080020f9 	.word	0x080020f9
 8002084:	080020f9 	.word	0x080020f9
 8002088:	080020f9 	.word	0x080020f9
 800208c:	080020c3 	.word	0x080020c3
 8002090:	080020f9 	.word	0x080020f9
 8002094:	080020f9 	.word	0x080020f9
 8002098:	080020f9 	.word	0x080020f9
 800209c:	080020d5 	.word	0x080020d5
 80020a0:	080020f9 	.word	0x080020f9
 80020a4:	080020f9 	.word	0x080020f9
 80020a8:	080020f9 	.word	0x080020f9
 80020ac:	080020e7 	.word	0x080020e7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68da      	ldr	r2, [r3, #12]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f042 0202 	orr.w	r2, r2, #2
 80020be:	60da      	str	r2, [r3, #12]
      break;
 80020c0:	e01d      	b.n	80020fe <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68da      	ldr	r2, [r3, #12]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f042 0204 	orr.w	r2, r2, #4
 80020d0:	60da      	str	r2, [r3, #12]
      break;
 80020d2:	e014      	b.n	80020fe <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0208 	orr.w	r2, r2, #8
 80020e2:	60da      	str	r2, [r3, #12]
      break;
 80020e4:	e00b      	b.n	80020fe <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f042 0210 	orr.w	r2, r2, #16
 80020f4:	60da      	str	r2, [r3, #12]
      break;
 80020f6:	e002      	b.n	80020fe <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	73fb      	strb	r3, [r7, #15]
      break;
 80020fc:	bf00      	nop
  }

  if (status == HAL_OK)
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d151      	bne.n	80021a8 <HAL_TIM_OC_Start_IT+0x23c>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2201      	movs	r2, #1
 800210a:	6839      	ldr	r1, [r7, #0]
 800210c:	4618      	mov	r0, r3
 800210e:	f000 fe2f 	bl	8002d70 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a27      	ldr	r2, [pc, #156]	@ (80021b4 <HAL_TIM_OC_Start_IT+0x248>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d009      	beq.n	8002130 <HAL_TIM_OC_Start_IT+0x1c4>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a25      	ldr	r2, [pc, #148]	@ (80021b8 <HAL_TIM_OC_Start_IT+0x24c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d004      	beq.n	8002130 <HAL_TIM_OC_Start_IT+0x1c4>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a24      	ldr	r2, [pc, #144]	@ (80021bc <HAL_TIM_OC_Start_IT+0x250>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d101      	bne.n	8002134 <HAL_TIM_OC_Start_IT+0x1c8>
 8002130:	2301      	movs	r3, #1
 8002132:	e000      	b.n	8002136 <HAL_TIM_OC_Start_IT+0x1ca>
 8002134:	2300      	movs	r3, #0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d007      	beq.n	800214a <HAL_TIM_OC_Start_IT+0x1de>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002148:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a19      	ldr	r2, [pc, #100]	@ (80021b4 <HAL_TIM_OC_Start_IT+0x248>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d009      	beq.n	8002168 <HAL_TIM_OC_Start_IT+0x1fc>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800215c:	d004      	beq.n	8002168 <HAL_TIM_OC_Start_IT+0x1fc>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a17      	ldr	r2, [pc, #92]	@ (80021c0 <HAL_TIM_OC_Start_IT+0x254>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d115      	bne.n	8002194 <HAL_TIM_OC_Start_IT+0x228>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	4b15      	ldr	r3, [pc, #84]	@ (80021c4 <HAL_TIM_OC_Start_IT+0x258>)
 8002170:	4013      	ands	r3, r2
 8002172:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2b06      	cmp	r3, #6
 8002178:	d015      	beq.n	80021a6 <HAL_TIM_OC_Start_IT+0x23a>
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002180:	d011      	beq.n	80021a6 <HAL_TIM_OC_Start_IT+0x23a>
      {
        __HAL_TIM_ENABLE(htim);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f042 0201 	orr.w	r2, r2, #1
 8002190:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002192:	e008      	b.n	80021a6 <HAL_TIM_OC_Start_IT+0x23a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f042 0201 	orr.w	r2, r2, #1
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	e000      	b.n	80021a8 <HAL_TIM_OC_Start_IT+0x23c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a6:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40012c00 	.word	0x40012c00
 80021b8:	40014400 	.word	0x40014400
 80021bc:	40014800 	.word	0x40014800
 80021c0:	40000400 	.word	0x40000400
 80021c4:	00010007 	.word	0x00010007

080021c8 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021d2:	2300      	movs	r3, #0
 80021d4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	2b0c      	cmp	r3, #12
 80021da:	d841      	bhi.n	8002260 <HAL_TIM_OC_Stop_IT+0x98>
 80021dc:	a201      	add	r2, pc, #4	@ (adr r2, 80021e4 <HAL_TIM_OC_Stop_IT+0x1c>)
 80021de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e2:	bf00      	nop
 80021e4:	08002219 	.word	0x08002219
 80021e8:	08002261 	.word	0x08002261
 80021ec:	08002261 	.word	0x08002261
 80021f0:	08002261 	.word	0x08002261
 80021f4:	0800222b 	.word	0x0800222b
 80021f8:	08002261 	.word	0x08002261
 80021fc:	08002261 	.word	0x08002261
 8002200:	08002261 	.word	0x08002261
 8002204:	0800223d 	.word	0x0800223d
 8002208:	08002261 	.word	0x08002261
 800220c:	08002261 	.word	0x08002261
 8002210:	08002261 	.word	0x08002261
 8002214:	0800224f 	.word	0x0800224f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68da      	ldr	r2, [r3, #12]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f022 0202 	bic.w	r2, r2, #2
 8002226:	60da      	str	r2, [r3, #12]
      break;
 8002228:	e01d      	b.n	8002266 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68da      	ldr	r2, [r3, #12]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 0204 	bic.w	r2, r2, #4
 8002238:	60da      	str	r2, [r3, #12]
      break;
 800223a:	e014      	b.n	8002266 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 0208 	bic.w	r2, r2, #8
 800224a:	60da      	str	r2, [r3, #12]
      break;
 800224c:	e00b      	b.n	8002266 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68da      	ldr	r2, [r3, #12]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 0210 	bic.w	r2, r2, #16
 800225c:	60da      	str	r2, [r3, #12]
      break;
 800225e:	e002      	b.n	8002266 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	73fb      	strb	r3, [r7, #15]
      break;
 8002264:	bf00      	nop
  }

  if (status == HAL_OK)
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d178      	bne.n	800235e <HAL_TIM_OC_Stop_IT+0x196>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2200      	movs	r2, #0
 8002272:	6839      	ldr	r1, [r7, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fd7b 	bl	8002d70 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a3a      	ldr	r2, [pc, #232]	@ (8002368 <HAL_TIM_OC_Stop_IT+0x1a0>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d009      	beq.n	8002298 <HAL_TIM_OC_Stop_IT+0xd0>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a38      	ldr	r2, [pc, #224]	@ (800236c <HAL_TIM_OC_Stop_IT+0x1a4>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d004      	beq.n	8002298 <HAL_TIM_OC_Stop_IT+0xd0>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a37      	ldr	r2, [pc, #220]	@ (8002370 <HAL_TIM_OC_Stop_IT+0x1a8>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d101      	bne.n	800229c <HAL_TIM_OC_Stop_IT+0xd4>
 8002298:	2301      	movs	r3, #1
 800229a:	e000      	b.n	800229e <HAL_TIM_OC_Stop_IT+0xd6>
 800229c:	2300      	movs	r3, #0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d018      	beq.n	80022d4 <HAL_TIM_OC_Stop_IT+0x10c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 80022ac:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10f      	bne.n	80022d4 <HAL_TIM_OC_Stop_IT+0x10c>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6a1a      	ldr	r2, [r3, #32]
 80022ba:	f244 4344 	movw	r3, #17476	@ 0x4444
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d107      	bne.n	80022d4 <HAL_TIM_OC_Stop_IT+0x10c>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022d2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 80022de:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d10f      	bne.n	8002306 <HAL_TIM_OC_Stop_IT+0x13e>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6a1a      	ldr	r2, [r3, #32]
 80022ec:	f244 4344 	movw	r3, #17476	@ 0x4444
 80022f0:	4013      	ands	r3, r2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d107      	bne.n	8002306 <HAL_TIM_OC_Stop_IT+0x13e>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 0201 	bic.w	r2, r2, #1
 8002304:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d104      	bne.n	8002316 <HAL_TIM_OC_Stop_IT+0x14e>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002314:	e023      	b.n	800235e <HAL_TIM_OC_Stop_IT+0x196>
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	2b04      	cmp	r3, #4
 800231a:	d104      	bne.n	8002326 <HAL_TIM_OC_Stop_IT+0x15e>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002324:	e01b      	b.n	800235e <HAL_TIM_OC_Stop_IT+0x196>
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	2b08      	cmp	r3, #8
 800232a:	d104      	bne.n	8002336 <HAL_TIM_OC_Stop_IT+0x16e>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002334:	e013      	b.n	800235e <HAL_TIM_OC_Stop_IT+0x196>
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	2b0c      	cmp	r3, #12
 800233a:	d104      	bne.n	8002346 <HAL_TIM_OC_Stop_IT+0x17e>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002344:	e00b      	b.n	800235e <HAL_TIM_OC_Stop_IT+0x196>
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	2b10      	cmp	r3, #16
 800234a:	d104      	bne.n	8002356 <HAL_TIM_OC_Stop_IT+0x18e>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002354:	e003      	b.n	800235e <HAL_TIM_OC_Stop_IT+0x196>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800235e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40012c00 	.word	0x40012c00
 800236c:	40014400 	.word	0x40014400
 8002370:	40014800 	.word	0x40014800

08002374 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d020      	beq.n	80023d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d01b      	beq.n	80023d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f06f 0202 	mvn.w	r2, #2
 80023a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d003      	beq.n	80023c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 f9a2 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 80023c4:	e005      	b.n	80023d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7fd ff02 	bl	80001d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 f9a5 	bl	800271c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f003 0304 	and.w	r3, r3, #4
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d020      	beq.n	8002424 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d01b      	beq.n	8002424 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f06f 0204 	mvn.w	r2, #4
 80023f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2202      	movs	r2, #2
 80023fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f97c 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 8002410:	e005      	b.n	800241e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7fd fedc 	bl	80001d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f000 f97f 	bl	800271c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d020      	beq.n	8002470 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d01b      	beq.n	8002470 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f06f 0208 	mvn.w	r2, #8
 8002440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2204      	movs	r2, #4
 8002446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 f956 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 800245c:	e005      	b.n	800246a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7fd feb6 	bl	80001d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f959 	bl	800271c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	2b00      	cmp	r3, #0
 8002478:	d020      	beq.n	80024bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f003 0310 	and.w	r3, r3, #16
 8002480:	2b00      	cmp	r3, #0
 8002482:	d01b      	beq.n	80024bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f06f 0210 	mvn.w	r2, #16
 800248c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2208      	movs	r2, #8
 8002492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	69db      	ldr	r3, [r3, #28]
 800249a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f930 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 80024a8:	e005      	b.n	80024b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7fd fe90 	bl	80001d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f933 	bl	800271c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00c      	beq.n	80024e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d007      	beq.n	80024e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0201 	mvn.w	r2, #1
 80024d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7fd fe94 	bl	8000208 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d104      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00c      	beq.n	800250e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d007      	beq.n	800250e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 fd4f 	bl	8002fac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002514:	2b00      	cmp	r3, #0
 8002516:	d00c      	beq.n	8002532 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800251e:	2b00      	cmp	r3, #0
 8002520:	d007      	beq.n	8002532 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800252a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 fd47 	bl	8002fc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00c      	beq.n	8002556 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002542:	2b00      	cmp	r3, #0
 8002544:	d007      	beq.n	8002556 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800254e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 f8ed 	bl	8002730 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	f003 0320 	and.w	r3, r3, #32
 800255c:	2b00      	cmp	r3, #0
 800255e:	d00c      	beq.n	800257a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 0320 	and.w	r3, r3, #32
 8002566:	2b00      	cmp	r3, #0
 8002568:	d007      	beq.n	800257a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f06f 0220 	mvn.w	r2, #32
 8002572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f000 fd0f 	bl	8002f98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00c      	beq.n	800259e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d007      	beq.n	800259e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002596:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 fd1b 	bl	8002fd4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d00c      	beq.n	80025c2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d007      	beq.n	80025c2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80025ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f000 fd13 	bl	8002fe8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00c      	beq.n	80025e6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d007      	beq.n	80025e6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80025de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 fd0b 	bl	8002ffc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00c      	beq.n	800260a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d007      	beq.n	800260a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8002602:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 fd03 	bl	8003010 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800260a:	bf00      	nop
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
	...

08002614 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002620:	2300      	movs	r3, #0
 8002622:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800262a:	2b01      	cmp	r3, #1
 800262c:	d101      	bne.n	8002632 <HAL_TIM_OC_ConfigChannel+0x1e>
 800262e:	2302      	movs	r3, #2
 8002630:	e066      	b.n	8002700 <HAL_TIM_OC_ConfigChannel+0xec>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2201      	movs	r2, #1
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b14      	cmp	r3, #20
 800263e:	d857      	bhi.n	80026f0 <HAL_TIM_OC_ConfigChannel+0xdc>
 8002640:	a201      	add	r2, pc, #4	@ (adr r2, 8002648 <HAL_TIM_OC_ConfigChannel+0x34>)
 8002642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002646:	bf00      	nop
 8002648:	0800269d 	.word	0x0800269d
 800264c:	080026f1 	.word	0x080026f1
 8002650:	080026f1 	.word	0x080026f1
 8002654:	080026f1 	.word	0x080026f1
 8002658:	080026ab 	.word	0x080026ab
 800265c:	080026f1 	.word	0x080026f1
 8002660:	080026f1 	.word	0x080026f1
 8002664:	080026f1 	.word	0x080026f1
 8002668:	080026b9 	.word	0x080026b9
 800266c:	080026f1 	.word	0x080026f1
 8002670:	080026f1 	.word	0x080026f1
 8002674:	080026f1 	.word	0x080026f1
 8002678:	080026c7 	.word	0x080026c7
 800267c:	080026f1 	.word	0x080026f1
 8002680:	080026f1 	.word	0x080026f1
 8002684:	080026f1 	.word	0x080026f1
 8002688:	080026d5 	.word	0x080026d5
 800268c:	080026f1 	.word	0x080026f1
 8002690:	080026f1 	.word	0x080026f1
 8002694:	080026f1 	.word	0x080026f1
 8002698:	080026e3 	.word	0x080026e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68b9      	ldr	r1, [r7, #8]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f000 f8c2 	bl	800282c <TIM_OC1_SetConfig>
      break;
 80026a8:	e025      	b.n	80026f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68b9      	ldr	r1, [r7, #8]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 f939 	bl	8002928 <TIM_OC2_SetConfig>
      break;
 80026b6:	e01e      	b.n	80026f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68b9      	ldr	r1, [r7, #8]
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 f9ae 	bl	8002a20 <TIM_OC3_SetConfig>
      break;
 80026c4:	e017      	b.n	80026f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68b9      	ldr	r1, [r7, #8]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 fa21 	bl	8002b14 <TIM_OC4_SetConfig>
      break;
 80026d2:	e010      	b.n	80026f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68b9      	ldr	r1, [r7, #8]
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 fa96 	bl	8002c0c <TIM_OC5_SetConfig>
      break;
 80026e0:	e009      	b.n	80026f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68b9      	ldr	r1, [r7, #8]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f000 fae7 	bl	8002cbc <TIM_OC6_SetConfig>
      break;
 80026ee:	e002      	b.n	80026f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	75fb      	strb	r3, [r7, #23]
      break;
 80026f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80026fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3718      	adds	r7, #24
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002744:	b480      	push	{r7}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a31      	ldr	r2, [pc, #196]	@ (800281c <TIM_Base_SetConfig+0xd8>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d007      	beq.n	800276c <TIM_Base_SetConfig+0x28>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002762:	d003      	beq.n	800276c <TIM_Base_SetConfig+0x28>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a2e      	ldr	r2, [pc, #184]	@ (8002820 <TIM_Base_SetConfig+0xdc>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d108      	bne.n	800277e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002772:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	4313      	orrs	r3, r2
 800277c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a26      	ldr	r2, [pc, #152]	@ (800281c <TIM_Base_SetConfig+0xd8>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d00f      	beq.n	80027a6 <TIM_Base_SetConfig+0x62>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800278c:	d00b      	beq.n	80027a6 <TIM_Base_SetConfig+0x62>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a23      	ldr	r2, [pc, #140]	@ (8002820 <TIM_Base_SetConfig+0xdc>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d007      	beq.n	80027a6 <TIM_Base_SetConfig+0x62>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a22      	ldr	r2, [pc, #136]	@ (8002824 <TIM_Base_SetConfig+0xe0>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d003      	beq.n	80027a6 <TIM_Base_SetConfig+0x62>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a21      	ldr	r2, [pc, #132]	@ (8002828 <TIM_Base_SetConfig+0xe4>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d108      	bne.n	80027b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a10      	ldr	r2, [pc, #64]	@ (800281c <TIM_Base_SetConfig+0xd8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d007      	beq.n	80027ee <TIM_Base_SetConfig+0xaa>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a10      	ldr	r2, [pc, #64]	@ (8002824 <TIM_Base_SetConfig+0xe0>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d003      	beq.n	80027ee <TIM_Base_SetConfig+0xaa>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a0f      	ldr	r2, [pc, #60]	@ (8002828 <TIM_Base_SetConfig+0xe4>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d103      	bne.n	80027f6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	691a      	ldr	r2, [r3, #16]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f043 0204 	orr.w	r2, r3, #4
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2201      	movs	r2, #1
 8002806:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	601a      	str	r2, [r3, #0]
}
 800280e:	bf00      	nop
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40012c00 	.word	0x40012c00
 8002820:	40000400 	.word	0x40000400
 8002824:	40014400 	.word	0x40014400
 8002828:	40014800 	.word	0x40014800

0800282c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800282c:	b480      	push	{r7}
 800282e:	b087      	sub	sp, #28
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	f023 0201 	bic.w	r2, r3, #1
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800285a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800285e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f023 0303 	bic.w	r3, r3, #3
 8002866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	4313      	orrs	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f023 0302 	bic.w	r3, r3, #2
 8002878:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	4313      	orrs	r3, r2
 8002882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a25      	ldr	r2, [pc, #148]	@ (800291c <TIM_OC1_SetConfig+0xf0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d007      	beq.n	800289c <TIM_OC1_SetConfig+0x70>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a24      	ldr	r2, [pc, #144]	@ (8002920 <TIM_OC1_SetConfig+0xf4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d003      	beq.n	800289c <TIM_OC1_SetConfig+0x70>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a23      	ldr	r2, [pc, #140]	@ (8002924 <TIM_OC1_SetConfig+0xf8>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d10e      	bne.n	80028ba <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	f023 0204 	bic.w	r2, r3, #4
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	f023 0308 	bic.w	r3, r3, #8
 80028ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	697a      	ldr	r2, [r7, #20]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a17      	ldr	r2, [pc, #92]	@ (800291c <TIM_OC1_SetConfig+0xf0>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d007      	beq.n	80028d2 <TIM_OC1_SetConfig+0xa6>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a16      	ldr	r2, [pc, #88]	@ (8002920 <TIM_OC1_SetConfig+0xf4>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d003      	beq.n	80028d2 <TIM_OC1_SetConfig+0xa6>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a15      	ldr	r2, [pc, #84]	@ (8002924 <TIM_OC1_SetConfig+0xf8>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d111      	bne.n	80028f6 <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80028e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	621a      	str	r2, [r3, #32]
}
 8002910:	bf00      	nop
 8002912:	371c      	adds	r7, #28
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	40012c00 	.word	0x40012c00
 8002920:	40014400 	.word	0x40014400
 8002924:	40014800 	.word	0x40014800

08002928 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002928:	b480      	push	{r7}
 800292a:	b087      	sub	sp, #28
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	f023 0210 	bic.w	r2, r3, #16
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	699b      	ldr	r3, [r3, #24]
 800294e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002956:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800295a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002962:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	021b      	lsls	r3, r3, #8
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	4313      	orrs	r3, r2
 800296e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	f023 0320 	bic.w	r3, r3, #32
 8002976:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	011b      	lsls	r3, r3, #4
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	4313      	orrs	r3, r2
 8002982:	617b      	str	r3, [r7, #20]

#if defined(TIM_CCER_CC2NE)
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a23      	ldr	r2, [pc, #140]	@ (8002a14 <TIM_OC2_SetConfig+0xec>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d10f      	bne.n	80029ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800299e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	011b      	lsls	r3, r3, #4
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CCER_CC2NE */

#if defined(TIM_CR2_OIS2)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a19      	ldr	r2, [pc, #100]	@ (8002a14 <TIM_OC2_SetConfig+0xec>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d007      	beq.n	80029c4 <TIM_OC2_SetConfig+0x9c>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a18      	ldr	r2, [pc, #96]	@ (8002a18 <TIM_OC2_SetConfig+0xf0>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d003      	beq.n	80029c4 <TIM_OC2_SetConfig+0x9c>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a17      	ldr	r2, [pc, #92]	@ (8002a1c <TIM_OC2_SetConfig+0xf4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d113      	bne.n	80029ec <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80029ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80029d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	695b      	ldr	r3, [r3, #20]
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	4313      	orrs	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS2 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	621a      	str	r2, [r3, #32]
}
 8002a06:	bf00      	nop
 8002a08:	371c      	adds	r7, #28
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40012c00 	.word	0x40012c00
 8002a18:	40014400 	.word	0x40014400
 8002a1c:	40014800 	.word	0x40014800

08002a20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f023 0303 	bic.w	r3, r3, #3
 8002a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002a6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	617b      	str	r3, [r7, #20]

#if defined(TIM_CCER_CC3NE)
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a22      	ldr	r2, [pc, #136]	@ (8002b08 <TIM_OC3_SetConfig+0xe8>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d10f      	bne.n	8002aa2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002a94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	021b      	lsls	r3, r3, #8
 8002a9c:	697a      	ldr	r2, [r7, #20]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CCER_CC3NE */

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a18      	ldr	r2, [pc, #96]	@ (8002b08 <TIM_OC3_SetConfig+0xe8>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d007      	beq.n	8002aba <TIM_OC3_SetConfig+0x9a>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a17      	ldr	r2, [pc, #92]	@ (8002b0c <TIM_OC3_SetConfig+0xec>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d003      	beq.n	8002aba <TIM_OC3_SetConfig+0x9a>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a16      	ldr	r2, [pc, #88]	@ (8002b10 <TIM_OC3_SetConfig+0xf0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d113      	bne.n	8002ae2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	011b      	lsls	r3, r3, #4
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	621a      	str	r2, [r3, #32]
}
 8002afc:	bf00      	nop
 8002afe:	371c      	adds	r7, #28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	40012c00 	.word	0x40012c00
 8002b0c:	40014400 	.word	0x40014400
 8002b10:	40014800 	.word	0x40014800

08002b14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	021b      	lsls	r3, r3, #8
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002b62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	031b      	lsls	r3, r3, #12
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]

#if defined(TIM_CCER_CC4NE)
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a23      	ldr	r2, [pc, #140]	@ (8002c00 <TIM_OC4_SetConfig+0xec>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d10f      	bne.n	8002b98 <TIM_OC4_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002b8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	031b      	lsls	r3, r3, #12
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CCER_CC4NE */

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a19      	ldr	r2, [pc, #100]	@ (8002c00 <TIM_OC4_SetConfig+0xec>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d007      	beq.n	8002bb0 <TIM_OC4_SetConfig+0x9c>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a18      	ldr	r2, [pc, #96]	@ (8002c04 <TIM_OC4_SetConfig+0xf0>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d003      	beq.n	8002bb0 <TIM_OC4_SetConfig+0x9c>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a17      	ldr	r2, [pc, #92]	@ (8002c08 <TIM_OC4_SetConfig+0xf4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d113      	bne.n	8002bd8 <TIM_OC4_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bb6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002bbe:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	019b      	lsls	r3, r3, #6
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	019b      	lsls	r3, r3, #6
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	621a      	str	r2, [r3, #32]
}
 8002bf2:	bf00      	nop
 8002bf4:	371c      	adds	r7, #28
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40012c00 	.word	0x40012c00
 8002c04:	40014400 	.word	0x40014400
 8002c08:	40014800 	.word	0x40014800

08002c0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b087      	sub	sp, #28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002c50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	041b      	lsls	r3, r3, #16
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a13      	ldr	r2, [pc, #76]	@ (8002cb0 <TIM_OC5_SetConfig+0xa4>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d007      	beq.n	8002c76 <TIM_OC5_SetConfig+0x6a>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a12      	ldr	r2, [pc, #72]	@ (8002cb4 <TIM_OC5_SetConfig+0xa8>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d003      	beq.n	8002c76 <TIM_OC5_SetConfig+0x6a>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a11      	ldr	r2, [pc, #68]	@ (8002cb8 <TIM_OC5_SetConfig+0xac>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d109      	bne.n	8002c8a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	021b      	lsls	r3, r3, #8
 8002c84:	697a      	ldr	r2, [r7, #20]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	697a      	ldr	r2, [r7, #20]
 8002c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685a      	ldr	r2, [r3, #4]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	621a      	str	r2, [r3, #32]
}
 8002ca4:	bf00      	nop
 8002ca6:	371c      	adds	r7, #28
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	40012c00 	.word	0x40012c00
 8002cb4:	40014400 	.word	0x40014400
 8002cb8:	40014800 	.word	0x40014800

08002cbc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b087      	sub	sp, #28
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	021b      	lsls	r3, r3, #8
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002d02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	051b      	lsls	r3, r3, #20
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a14      	ldr	r2, [pc, #80]	@ (8002d64 <TIM_OC6_SetConfig+0xa8>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d007      	beq.n	8002d28 <TIM_OC6_SetConfig+0x6c>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a13      	ldr	r2, [pc, #76]	@ (8002d68 <TIM_OC6_SetConfig+0xac>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d003      	beq.n	8002d28 <TIM_OC6_SetConfig+0x6c>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a12      	ldr	r2, [pc, #72]	@ (8002d6c <TIM_OC6_SetConfig+0xb0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d109      	bne.n	8002d3c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	029b      	lsls	r3, r3, #10
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	621a      	str	r2, [r3, #32]
}
 8002d56:	bf00      	nop
 8002d58:	371c      	adds	r7, #28
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	40012c00 	.word	0x40012c00
 8002d68:	40014400 	.word	0x40014400
 8002d6c:	40014800 	.word	0x40014800

08002d70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	f003 031f 	and.w	r3, r3, #31
 8002d82:	2201      	movs	r2, #1
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6a1a      	ldr	r2, [r3, #32]
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	43db      	mvns	r3, r3
 8002d92:	401a      	ands	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a1a      	ldr	r2, [r3, #32]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	fa01 f303 	lsl.w	r3, r1, r3
 8002da8:	431a      	orrs	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	621a      	str	r2, [r3, #32]
}
 8002dae:	bf00      	nop
 8002db0:	371c      	adds	r7, #28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
	...

08002dbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d101      	bne.n	8002dd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	e051      	b.n	8002e78 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2202      	movs	r2, #2
 8002de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a22      	ldr	r2, [pc, #136]	@ (8002e84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d108      	bne.n	8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002e04:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8002e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a14      	ldr	r2, [pc, #80]	@ (8002e84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d009      	beq.n	8002e4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e40:	d004      	beq.n	8002e4c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a10      	ldr	r2, [pc, #64]	@ (8002e88 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d10c      	bne.n	8002e66 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e52:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	68ba      	ldr	r2, [r7, #8]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	40012c00 	.word	0x40012c00
 8002e88:	40000400 	.word	0x40000400

08002e8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d101      	bne.n	8002ea8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	e06e      	b.n	8002f86 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	041b      	lsls	r3, r3, #16
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	69db      	ldr	r3, [r3, #28]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a17      	ldr	r2, [pc, #92]	@ (8002f94 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d11c      	bne.n	8002f74 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f44:	051b      	lsls	r3, r3, #20
 8002f46:	4313      	orrs	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f62:	4313      	orrs	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68fa      	ldr	r2, [r7, #12]
 8002f7a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	40012c00 	.word	0x40012c00

08002f98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <memset>:
 8003024:	4402      	add	r2, r0
 8003026:	4603      	mov	r3, r0
 8003028:	4293      	cmp	r3, r2
 800302a:	d100      	bne.n	800302e <memset+0xa>
 800302c:	4770      	bx	lr
 800302e:	f803 1b01 	strb.w	r1, [r3], #1
 8003032:	e7f9      	b.n	8003028 <memset+0x4>

08003034 <__libc_init_array>:
 8003034:	b570      	push	{r4, r5, r6, lr}
 8003036:	4d0d      	ldr	r5, [pc, #52]	@ (800306c <__libc_init_array+0x38>)
 8003038:	2600      	movs	r6, #0
 800303a:	4c0d      	ldr	r4, [pc, #52]	@ (8003070 <__libc_init_array+0x3c>)
 800303c:	1b64      	subs	r4, r4, r5
 800303e:	10a4      	asrs	r4, r4, #2
 8003040:	42a6      	cmp	r6, r4
 8003042:	d109      	bne.n	8003058 <__libc_init_array+0x24>
 8003044:	4d0b      	ldr	r5, [pc, #44]	@ (8003074 <__libc_init_array+0x40>)
 8003046:	2600      	movs	r6, #0
 8003048:	4c0b      	ldr	r4, [pc, #44]	@ (8003078 <__libc_init_array+0x44>)
 800304a:	f000 f817 	bl	800307c <_init>
 800304e:	1b64      	subs	r4, r4, r5
 8003050:	10a4      	asrs	r4, r4, #2
 8003052:	42a6      	cmp	r6, r4
 8003054:	d105      	bne.n	8003062 <__libc_init_array+0x2e>
 8003056:	bd70      	pop	{r4, r5, r6, pc}
 8003058:	f855 3b04 	ldr.w	r3, [r5], #4
 800305c:	3601      	adds	r6, #1
 800305e:	4798      	blx	r3
 8003060:	e7ee      	b.n	8003040 <__libc_init_array+0xc>
 8003062:	f855 3b04 	ldr.w	r3, [r5], #4
 8003066:	3601      	adds	r6, #1
 8003068:	4798      	blx	r3
 800306a:	e7f2      	b.n	8003052 <__libc_init_array+0x1e>
 800306c:	0800309c 	.word	0x0800309c
 8003070:	0800309c 	.word	0x0800309c
 8003074:	0800309c 	.word	0x0800309c
 8003078:	080030a0 	.word	0x080030a0

0800307c <_init>:
 800307c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800307e:	bf00      	nop
 8003080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003082:	bc08      	pop	{r3}
 8003084:	469e      	mov	lr, r3
 8003086:	4770      	bx	lr

08003088 <_fini>:
 8003088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800308a:	bf00      	nop
 800308c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800308e:	bc08      	pop	{r3}
 8003090:	469e      	mov	lr, r3
 8003092:	4770      	bx	lr
