
IVS_PROJECT_WITH_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c58  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ce4  08010de8  08010de8  00011de8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011acc  08011acc  000132fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011acc  08011acc  00012acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011ad4  08011ad4  000132fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011ad4  08011ad4  00012ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011ad8  08011ad8  00012ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  08011adc  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000132fc  2**0
                  CONTENTS
 10 .bss          0000163c  200002fc  200002fc  000132fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001938  20001938  000132fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000132fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020427  00000000  00000000  0001332c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004970  00000000  00000000  00033753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001aa0  00000000  00000000  000380c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014b4  00000000  00000000  00039b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027ffe  00000000  00000000  0003b01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002539e  00000000  00000000  0006301a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4042  00000000  00000000  000883b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016c3fa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000083c8  00000000  00000000  0016c440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  00174808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002fc 	.word	0x200002fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010dd0 	.word	0x08010dd0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000300 	.word	0x20000300
 80001cc:	08010dd0 	.word	0x08010dd0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <BNO055_IT_Read>:
 *      WRAPPERS: Dng IT mode thay cho blocking
 * ==================================================== */

// I2C Read (non-blocking vi interrupt)
HAL_StatusTypeDef BNO055_IT_Read(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af02      	add	r7, sp, #8
 8000f7a:	603a      	str	r2, [r7, #0]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
 8000f82:	460b      	mov	r3, r1
 8000f84:	71bb      	strb	r3, [r7, #6]
 8000f86:	4613      	mov	r3, r2
 8000f88:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8000f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <BNO055_IT_Read+0x90>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 8000f90:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Read_IT(&bno_i2c,
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	b299      	uxth	r1, r3
 8000f9a:	79bb      	ldrb	r3, [r7, #6]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	88bb      	ldrh	r3, [r7, #4]
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	4818      	ldr	r0, [pc, #96]	@ (800100c <BNO055_IT_Read+0x98>)
 8000faa:	f007 f829 	bl	8008000 <HAL_I2C_Mem_Read_IT>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	73fb      	strb	r3, [r7, #15]
                                                   regAddr,
                                                   I2C_MEMADD_SIZE_8BIT,
                                                   pData,
                                                   len);

    if (status != HAL_OK) return status;
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <BNO055_IT_Read+0x48>
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
 8000fba:	e01e      	b.n	8000ffa <BNO055_IT_Read+0x86>

    // ch callback bo hiu (timeout 100ms)
    uint32_t tickstart = HAL_GetTick();
 8000fbc:	f004 f962 	bl	8005284 <HAL_GetTick>
 8000fc0:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fc2:	e008      	b.n	8000fd6 <BNO055_IT_Read+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8000fc4:	f004 f95e 	bl	8005284 <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b64      	cmp	r3, #100	@ 0x64
 8000fd0:	d901      	bls.n	8000fd6 <BNO055_IT_Read+0x62>
            return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e011      	b.n	8000ffa <BNO055_IT_Read+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <BNO055_IT_Read+0x90>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d104      	bne.n	8000fea <BNO055_IT_Read+0x76>
 8000fe0:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d0ec      	beq.n	8000fc4 <BNO055_IT_Read+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <BNO055_IT_Read+0x94>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	bf14      	ite	ne
 8000ff4:	2301      	movne	r3, #1
 8000ff6:	2300      	moveq	r3, #0
 8000ff8:	b2db      	uxtb	r3, r3
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000318 	.word	0x20000318
 8001008:	20000319 	.word	0x20000319
 800100c:	2000042c 	.word	0x2000042c

08001010 <BNO055_IT_Write>:

// I2C Write (non-blocking vi interrupt)
HAL_StatusTypeDef BNO055_IT_Write(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af02      	add	r7, sp, #8
 8001016:	603a      	str	r2, [r7, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	460b      	mov	r3, r1
 8001020:	71bb      	strb	r3, [r7, #6]
 8001022:	4613      	mov	r3, r2
 8001024:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8001026:	4b1e      	ldr	r3, [pc, #120]	@ (80010a0 <BNO055_IT_Write+0x90>)
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 800102c:	4b1d      	ldr	r3, [pc, #116]	@ (80010a4 <BNO055_IT_Write+0x94>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_IT(&bno_i2c,
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	b299      	uxth	r1, r3
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	b29a      	uxth	r2, r3
 800103a:	88bb      	ldrh	r3, [r7, #4]
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2301      	movs	r3, #1
 8001044:	4818      	ldr	r0, [pc, #96]	@ (80010a8 <BNO055_IT_Write+0x98>)
 8001046:	f006 ff2d 	bl	8007ea4 <HAL_I2C_Mem_Write_IT>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]
                                                    regAddr,
                                                    I2C_MEMADD_SIZE_8BIT,
                                                    pData,
                                                    len);

    if (status != HAL_OK) return status;
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <BNO055_IT_Write+0x48>
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	e01e      	b.n	8001096 <BNO055_IT_Write+0x86>

    uint32_t tickstart = HAL_GetTick();
 8001058:	f004 f914 	bl	8005284 <HAL_GetTick>
 800105c:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 800105e:	e008      	b.n	8001072 <BNO055_IT_Write+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8001060:	f004 f910 	bl	8005284 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b64      	cmp	r3, #100	@ 0x64
 800106c:	d901      	bls.n	8001072 <BNO055_IT_Write+0x62>
            return HAL_TIMEOUT;
 800106e:	2303      	movs	r3, #3
 8001070:	e011      	b.n	8001096 <BNO055_IT_Write+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8001072:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <BNO055_IT_Write+0x90>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d104      	bne.n	8001086 <BNO055_IT_Write+0x76>
 800107c:	4b09      	ldr	r3, [pc, #36]	@ (80010a4 <BNO055_IT_Write+0x94>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0ec      	beq.n	8001060 <BNO055_IT_Write+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8001086:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <BNO055_IT_Write+0x94>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	bf14      	ite	ne
 8001090:	2301      	movne	r3, #1
 8001092:	2300      	moveq	r3, #0
 8001094:	b2db      	uxtb	r3, r3
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000318 	.word	0x20000318
 80010a4:	20000319 	.word	0x20000319
 80010a8:	2000042c 	.word	0x2000042c

080010ac <HAL_I2C_MemRxCpltCallback>:
 *      I2C CALLBACKS
 * ==================================================== */

// Callback khi c xong
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_I2C_MemRxCpltCallback+0x28>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d102      	bne.n	80010c6 <HAL_I2C_MemRxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 80010c0:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <HAL_I2C_MemRxCpltCallback+0x2c>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	701a      	strb	r2, [r3, #0]
    }
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	2000042c 	.word	0x2000042c
 80010d8:	20000318 	.word	0x20000318

080010dc <HAL_I2C_MemTxCpltCallback>:

// Callback khi ghi xong
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <HAL_I2C_MemTxCpltCallback+0x28>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d102      	bne.n	80010f6 <HAL_I2C_MemTxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 80010f0:	4b05      	ldr	r3, [pc, #20]	@ (8001108 <HAL_I2C_MemTxCpltCallback+0x2c>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
    }
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	2000042c 	.word	0x2000042c
 8001108:	20000318 	.word	0x20000318

0800110c <HAL_I2C_ErrorCallback>:

// Callback khi c li I2C
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <HAL_I2C_ErrorCallback+0x40>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	429a      	cmp	r2, r3
 800111e:	d111      	bne.n	8001144 <HAL_I2C_ErrorCallback+0x38>
    {
        BNO055_I2C_Error = 1;
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <HAL_I2C_ErrorCallback+0x44>)
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]
        printf("I2C Error: %lu\r\n", hi2c->ErrorCode);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112a:	4619      	mov	r1, r3
 800112c:	4809      	ldr	r0, [pc, #36]	@ (8001154 <HAL_I2C_ErrorCallback+0x48>)
 800112e:	f00d f89d 	bl	800e26c <iprintf>

        // Reset li I2C bus
        HAL_I2C_DeInit(&bno_i2c);
 8001132:	4806      	ldr	r0, [pc, #24]	@ (800114c <HAL_I2C_ErrorCallback+0x40>)
 8001134:	f006 fd74 	bl	8007c20 <HAL_I2C_DeInit>
        HAL_Delay(5);
 8001138:	2005      	movs	r0, #5
 800113a:	f004 f8af 	bl	800529c <HAL_Delay>
        HAL_I2C_Init(&bno_i2c);
 800113e:	4803      	ldr	r0, [pc, #12]	@ (800114c <HAL_I2C_ErrorCallback+0x40>)
 8001140:	f006 fc2a 	bl	8007998 <HAL_I2C_Init>
    }
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2000042c 	.word	0x2000042c
 8001150:	20000319 	.word	0x20000319
 8001154:	08010de8 	.word	0x08010de8

08001158 <SelectPage>:
 * 			[PAGE_0
 * 			 PAGE_1]
 *
 * 	 @retval None
 */
void SelectPage(uint8_t page){  //BNO055 c 2 page thanh ghi: PAGE 0 v PAGE 1  Chuyn qua li gia chng.
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PAGE_ID_ADDR, &page, 1) != HAL_OK){
 8001162:	1dfa      	adds	r2, r7, #7
 8001164:	2301      	movs	r3, #1
 8001166:	2107      	movs	r1, #7
 8001168:	2050      	movs	r0, #80	@ 0x50
 800116a:	f7ff ff51 	bl	8001010 <BNO055_IT_Write>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d002      	beq.n	800117a <SelectPage+0x22>
		printf("Register page replacement could not be set\n");
 8001174:	4804      	ldr	r0, [pc, #16]	@ (8001188 <SelectPage+0x30>)
 8001176:	f00d f8e1 	bl	800e33c <puts>
	}
	HAL_Delay(50);
 800117a:	2032      	movs	r0, #50	@ 0x32
 800117c:	f004 f88e 	bl	800529c <HAL_Delay>
}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	08010e5c 	.word	0x08010e5c

0800118c <ReadData>:
 *			 SENSOR_GRAVITY
 *			 SENSOR_QUATERNION]
 *
 *   @retval Structure containing the values of the read data
 */
void ReadData(BNO055_Sensors_t *sensorData,BNO055_Sensor_Type sensors){ //c d liu cm bin
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	70fb      	strb	r3, [r7, #3]
	//Da vo kiu d liu c chn (SENSOR_ACCEL, SENSOR_EULER, v.v.), c ng thanh ghi t BNO055.
	//D liu c c scale ng n v(e.g.chia cho 100.0 hoc 16.0).
	//D liu gn vo struct sensorData
	uint8_t buffer[8];

	if (sensors & SENSOR_GRAVITY) {
 8001198:	78fb      	ldrb	r3, [r7, #3]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d058      	beq.n	8001254 <ReadData+0xc8>
		BNO055_IT_Read(P_BNO055, BNO_GRAVITY, buffer, 6);
 80011a2:	f107 0208 	add.w	r2, r7, #8
 80011a6:	2306      	movs	r3, #6
 80011a8:	212e      	movs	r1, #46	@ 0x2e
 80011aa:	2050      	movs	r0, #80	@ 0x50
 80011ac:	f7ff fee2 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Gravity.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0); // chia cho 100  quy i ra n v chun
 80011b0:	7a7b      	ldrb	r3, [r7, #9]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7a3b      	ldrb	r3, [r7, #8]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21b      	sxth	r3, r3
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f9af 	bl	8000524 <__aeabi_i2d>
 80011c6:	f04f 0200 	mov.w	r2, #0
 80011ca:	4bb6      	ldr	r3, [pc, #728]	@ (80014a4 <ReadData+0x318>)
 80011cc:	f7ff fb3e 	bl	800084c <__aeabi_ddiv>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4619      	mov	r1, r3
 80011d8:	f7ff fce6 	bl	8000ba8 <__aeabi_d2f>
 80011dc:	4602      	mov	r2, r0
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	63da      	str	r2, [r3, #60]	@ 0x3c
		sensorData->Gravity.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 80011e2:	7afb      	ldrb	r3, [r7, #11]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	7abb      	ldrb	r3, [r7, #10]
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	4313      	orrs	r3, r2
 80011f0:	b21b      	sxth	r3, r3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f996 	bl	8000524 <__aeabi_i2d>
 80011f8:	f04f 0200 	mov.w	r2, #0
 80011fc:	4ba9      	ldr	r3, [pc, #676]	@ (80014a4 <ReadData+0x318>)
 80011fe:	f7ff fb25 	bl	800084c <__aeabi_ddiv>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4610      	mov	r0, r2
 8001208:	4619      	mov	r1, r3
 800120a:	f7ff fccd 	bl	8000ba8 <__aeabi_d2f>
 800120e:	4602      	mov	r2, r0
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	641a      	str	r2, [r3, #64]	@ 0x40
		sensorData->Gravity.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 8001214:	7b7b      	ldrb	r3, [r7, #13]
 8001216:	b21b      	sxth	r3, r3
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	b21a      	sxth	r2, r3
 800121c:	7b3b      	ldrb	r3, [r7, #12]
 800121e:	b21b      	sxth	r3, r3
 8001220:	4313      	orrs	r3, r2
 8001222:	b21b      	sxth	r3, r3
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f97d 	bl	8000524 <__aeabi_i2d>
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	4b9d      	ldr	r3, [pc, #628]	@ (80014a4 <ReadData+0x318>)
 8001230:	f7ff fb0c 	bl	800084c <__aeabi_ddiv>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fcb4 	bl	8000ba8 <__aeabi_d2f>
 8001240:	4602      	mov	r2, r0
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	645a      	str	r2, [r3, #68]	@ 0x44
		memset(buffer, 0, sizeof(buffer));
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	2208      	movs	r2, #8
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f00d f9bc 	bl	800e5cc <memset>
	}

	if (sensors & SENSOR_QUATERNION) {
 8001254:	78fb      	ldrb	r3, [r7, #3]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d065      	beq.n	800132a <ReadData+0x19e>
		BNO055_IT_Read(P_BNO055, BNO_QUATERNION, buffer, 8);
 800125e:	f107 0208 	add.w	r2, r7, #8
 8001262:	2308      	movs	r3, #8
 8001264:	2120      	movs	r1, #32
 8001266:	2050      	movs	r0, #80	@ 0x50
 8001268:	f7ff fe84 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Quaternion.W = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/(1<<14));
 800126c:	7a7b      	ldrb	r3, [r7, #9]
 800126e:	b21b      	sxth	r3, r3
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b21a      	sxth	r2, r3
 8001274:	7a3b      	ldrb	r3, [r7, #8]
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21b      	sxth	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	da02      	bge.n	8001286 <ReadData+0xfa>
 8001280:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001284:	333f      	adds	r3, #63	@ 0x3f
 8001286:	139b      	asrs	r3, r3, #14
 8001288:	b21b      	sxth	r3, r3
 800128a:	ee07 3a90 	vmov	s15, r3
 800128e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
		sensorData->Quaternion.X = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/(1<<14));
 8001298:	7afb      	ldrb	r3, [r7, #11]
 800129a:	b21b      	sxth	r3, r3
 800129c:	021b      	lsls	r3, r3, #8
 800129e:	b21a      	sxth	r2, r3
 80012a0:	7abb      	ldrb	r3, [r7, #10]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	4313      	orrs	r3, r2
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	da02      	bge.n	80012b2 <ReadData+0x126>
 80012ac:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80012b0:	333f      	adds	r3, #63	@ 0x3f
 80012b2:	139b      	asrs	r3, r3, #14
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		sensorData->Quaternion.Y = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/(1<<14));
 80012c4:	7b7b      	ldrb	r3, [r7, #13]
 80012c6:	b21b      	sxth	r3, r3
 80012c8:	021b      	lsls	r3, r3, #8
 80012ca:	b21a      	sxth	r2, r3
 80012cc:	7b3b      	ldrb	r3, [r7, #12]
 80012ce:	b21b      	sxth	r3, r3
 80012d0:	4313      	orrs	r3, r2
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	da02      	bge.n	80012de <ReadData+0x152>
 80012d8:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80012dc:	333f      	adds	r3, #63	@ 0x3f
 80012de:	139b      	asrs	r3, r3, #14
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	ee07 3a90 	vmov	s15, r3
 80012e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		sensorData->Quaternion.Z = (float)(((int16_t)((buffer[7] << 8) | buffer[6]))/(1<<14));
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	021b      	lsls	r3, r3, #8
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	7bbb      	ldrb	r3, [r7, #14]
 80012fa:	b21b      	sxth	r3, r3
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b21b      	sxth	r3, r3
 8001300:	2b00      	cmp	r3, #0
 8001302:	da02      	bge.n	800130a <ReadData+0x17e>
 8001304:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001308:	333f      	adds	r3, #63	@ 0x3f
 800130a:	139b      	asrs	r3, r3, #14
 800130c:	b21b      	sxth	r3, r3
 800130e:	ee07 3a90 	vmov	s15, r3
 8001312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
		memset(buffer, 0, sizeof(buffer));
 800131c:	f107 0308 	add.w	r3, r7, #8
 8001320:	2208      	movs	r2, #8
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f00d f951 	bl	800e5cc <memset>
	}

	if (sensors & SENSOR_LINACC) {
 800132a:	78fb      	ldrb	r3, [r7, #3]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d058      	beq.n	80013e6 <ReadData+0x25a>
		BNO055_IT_Read(P_BNO055, BNO_LINACC, buffer, 6);
 8001334:	f107 0208 	add.w	r2, r7, #8
 8001338:	2306      	movs	r3, #6
 800133a:	2128      	movs	r1, #40	@ 0x28
 800133c:	2050      	movs	r0, #80	@ 0x50
 800133e:	f7ff fe19 	bl	8000f74 <BNO055_IT_Read>
		sensorData->LineerAcc.X = (float)(((int16_t)((buffer[1] << 8) | buffer[0]))/100.0);
 8001342:	7a7b      	ldrb	r3, [r7, #9]
 8001344:	b21b      	sxth	r3, r3
 8001346:	021b      	lsls	r3, r3, #8
 8001348:	b21a      	sxth	r2, r3
 800134a:	7a3b      	ldrb	r3, [r7, #8]
 800134c:	b21b      	sxth	r3, r3
 800134e:	4313      	orrs	r3, r2
 8001350:	b21b      	sxth	r3, r3
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff f8e6 	bl	8000524 <__aeabi_i2d>
 8001358:	f04f 0200 	mov.w	r2, #0
 800135c:	4b51      	ldr	r3, [pc, #324]	@ (80014a4 <ReadData+0x318>)
 800135e:	f7ff fa75 	bl	800084c <__aeabi_ddiv>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	4610      	mov	r0, r2
 8001368:	4619      	mov	r1, r3
 800136a:	f7ff fc1d 	bl	8000ba8 <__aeabi_d2f>
 800136e:	4602      	mov	r2, r0
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	631a      	str	r2, [r3, #48]	@ 0x30
		sensorData->LineerAcc.Y = (float)(((int16_t)((buffer[3] << 8) | buffer[2]))/100.0);
 8001374:	7afb      	ldrb	r3, [r7, #11]
 8001376:	b21b      	sxth	r3, r3
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	b21a      	sxth	r2, r3
 800137c:	7abb      	ldrb	r3, [r7, #10]
 800137e:	b21b      	sxth	r3, r3
 8001380:	4313      	orrs	r3, r2
 8001382:	b21b      	sxth	r3, r3
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff f8cd 	bl	8000524 <__aeabi_i2d>
 800138a:	f04f 0200 	mov.w	r2, #0
 800138e:	4b45      	ldr	r3, [pc, #276]	@ (80014a4 <ReadData+0x318>)
 8001390:	f7ff fa5c 	bl	800084c <__aeabi_ddiv>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	4610      	mov	r0, r2
 800139a:	4619      	mov	r1, r3
 800139c:	f7ff fc04 	bl	8000ba8 <__aeabi_d2f>
 80013a0:	4602      	mov	r2, r0
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	635a      	str	r2, [r3, #52]	@ 0x34
		sensorData->LineerAcc.Z = (float)(((int16_t)((buffer[5] << 8) | buffer[4]))/100.0);
 80013a6:	7b7b      	ldrb	r3, [r7, #13]
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	021b      	lsls	r3, r3, #8
 80013ac:	b21a      	sxth	r2, r3
 80013ae:	7b3b      	ldrb	r3, [r7, #12]
 80013b0:	b21b      	sxth	r3, r3
 80013b2:	4313      	orrs	r3, r2
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff f8b4 	bl	8000524 <__aeabi_i2d>
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	4b38      	ldr	r3, [pc, #224]	@ (80014a4 <ReadData+0x318>)
 80013c2:	f7ff fa43 	bl	800084c <__aeabi_ddiv>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fbeb 	bl	8000ba8 <__aeabi_d2f>
 80013d2:	4602      	mov	r2, r0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	639a      	str	r2, [r3, #56]	@ 0x38
		memset(buffer, 0, sizeof(buffer));
 80013d8:	f107 0308 	add.w	r3, r7, #8
 80013dc:	2208      	movs	r2, #8
 80013de:	2100      	movs	r1, #0
 80013e0:	4618      	mov	r0, r3
 80013e2:	f00d f8f3 	bl	800e5cc <memset>
	}

	if (sensors & SENSOR_GYRO) {
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d05d      	beq.n	80014ac <ReadData+0x320>
		BNO055_IT_Read(P_BNO055, BNO_GYRO, buffer, 6);
 80013f0:	f107 0208 	add.w	r2, r7, #8
 80013f4:	2306      	movs	r3, #6
 80013f6:	2114      	movs	r1, #20
 80013f8:	2050      	movs	r0, #80	@ 0x50
 80013fa:	f7ff fdbb 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Gyro.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 80013fe:	7a7b      	ldrb	r3, [r7, #9]
 8001400:	b21b      	sxth	r3, r3
 8001402:	021b      	lsls	r3, r3, #8
 8001404:	b21a      	sxth	r2, r3
 8001406:	7a3b      	ldrb	r3, [r7, #8]
 8001408:	b21b      	sxth	r3, r3
 800140a:	4313      	orrs	r3, r2
 800140c:	b21b      	sxth	r3, r3
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f888 	bl	8000524 <__aeabi_i2d>
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	4b23      	ldr	r3, [pc, #140]	@ (80014a8 <ReadData+0x31c>)
 800141a:	f7ff fa17 	bl	800084c <__aeabi_ddiv>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	f7ff fbbf 	bl	8000ba8 <__aeabi_d2f>
 800142a:	4602      	mov	r2, r0
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	60da      	str	r2, [r3, #12]
		sensorData->Gyro.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 8001430:	7afb      	ldrb	r3, [r7, #11]
 8001432:	b21b      	sxth	r3, r3
 8001434:	021b      	lsls	r3, r3, #8
 8001436:	b21a      	sxth	r2, r3
 8001438:	7abb      	ldrb	r3, [r7, #10]
 800143a:	b21b      	sxth	r3, r3
 800143c:	4313      	orrs	r3, r2
 800143e:	b21b      	sxth	r3, r3
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff f86f 	bl	8000524 <__aeabi_i2d>
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <ReadData+0x31c>)
 800144c:	f7ff f9fe 	bl	800084c <__aeabi_ddiv>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	f7ff fba6 	bl	8000ba8 <__aeabi_d2f>
 800145c:	4602      	mov	r2, r0
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	611a      	str	r2, [r3, #16]
		sensorData->Gyro.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 8001462:	7b7b      	ldrb	r3, [r7, #13]
 8001464:	b21b      	sxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b21a      	sxth	r2, r3
 800146a:	7b3b      	ldrb	r3, [r7, #12]
 800146c:	b21b      	sxth	r3, r3
 800146e:	4313      	orrs	r3, r2
 8001470:	b21b      	sxth	r3, r3
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff f856 	bl	8000524 <__aeabi_i2d>
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <ReadData+0x31c>)
 800147e:	f7ff f9e5 	bl	800084c <__aeabi_ddiv>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	4610      	mov	r0, r2
 8001488:	4619      	mov	r1, r3
 800148a:	f7ff fb8d 	bl	8000ba8 <__aeabi_d2f>
 800148e:	4602      	mov	r2, r0
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	615a      	str	r2, [r3, #20]
		memset(buffer, 0, sizeof(buffer));
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	2208      	movs	r2, #8
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f00d f895 	bl	800e5cc <memset>
 80014a2:	e003      	b.n	80014ac <ReadData+0x320>
 80014a4:	40590000 	.word	0x40590000
 80014a8:	40300000 	.word	0x40300000
	}
	if (sensors & SENSOR_ACCEL) {
 80014ac:	78fb      	ldrb	r3, [r7, #3]
 80014ae:	f003 0310 	and.w	r3, r3, #16
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d058      	beq.n	8001568 <ReadData+0x3dc>
		BNO055_IT_Read(P_BNO055, BNO_ACCEL, buffer, 6);
 80014b6:	f107 0208 	add.w	r2, r7, #8
 80014ba:	2306      	movs	r3, #6
 80014bc:	2108      	movs	r1, #8
 80014be:	2050      	movs	r0, #80	@ 0x50
 80014c0:	f7ff fd58 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Accel.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/100.0);
 80014c4:	7a7b      	ldrb	r3, [r7, #9]
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	7a3b      	ldrb	r3, [r7, #8]
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff f825 	bl	8000524 <__aeabi_i2d>
 80014da:	f04f 0200 	mov.w	r2, #0
 80014de:	4b82      	ldr	r3, [pc, #520]	@ (80016e8 <ReadData+0x55c>)
 80014e0:	f7ff f9b4 	bl	800084c <__aeabi_ddiv>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff fb5c 	bl	8000ba8 <__aeabi_d2f>
 80014f0:	4602      	mov	r2, r0
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
		sensorData->Accel.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/100.0);
 80014f6:	7afb      	ldrb	r3, [r7, #11]
 80014f8:	b21b      	sxth	r3, r3
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	7abb      	ldrb	r3, [r7, #10]
 8001500:	b21b      	sxth	r3, r3
 8001502:	4313      	orrs	r3, r2
 8001504:	b21b      	sxth	r3, r3
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f80c 	bl	8000524 <__aeabi_i2d>
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	4b75      	ldr	r3, [pc, #468]	@ (80016e8 <ReadData+0x55c>)
 8001512:	f7ff f99b 	bl	800084c <__aeabi_ddiv>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4610      	mov	r0, r2
 800151c:	4619      	mov	r1, r3
 800151e:	f7ff fb43 	bl	8000ba8 <__aeabi_d2f>
 8001522:	4602      	mov	r2, r0
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	605a      	str	r2, [r3, #4]
		sensorData->Accel.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/100.0);
 8001528:	7b7b      	ldrb	r3, [r7, #13]
 800152a:	b21b      	sxth	r3, r3
 800152c:	021b      	lsls	r3, r3, #8
 800152e:	b21a      	sxth	r2, r3
 8001530:	7b3b      	ldrb	r3, [r7, #12]
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21b      	sxth	r3, r3
 8001538:	4618      	mov	r0, r3
 800153a:	f7fe fff3 	bl	8000524 <__aeabi_i2d>
 800153e:	f04f 0200 	mov.w	r2, #0
 8001542:	4b69      	ldr	r3, [pc, #420]	@ (80016e8 <ReadData+0x55c>)
 8001544:	f7ff f982 	bl	800084c <__aeabi_ddiv>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	4610      	mov	r0, r2
 800154e:	4619      	mov	r1, r3
 8001550:	f7ff fb2a 	bl	8000ba8 <__aeabi_d2f>
 8001554:	4602      	mov	r2, r0
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	609a      	str	r2, [r3, #8]
		memset(buffer, 0, sizeof(buffer));
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2208      	movs	r2, #8
 8001560:	2100      	movs	r1, #0
 8001562:	4618      	mov	r0, r3
 8001564:	f00d f832 	bl	800e5cc <memset>
	}
	if (sensors & SENSOR_MAG) {
 8001568:	78fb      	ldrb	r3, [r7, #3]
 800156a:	f003 0320 	and.w	r3, r3, #32
 800156e:	2b00      	cmp	r3, #0
 8001570:	d058      	beq.n	8001624 <ReadData+0x498>
		BNO055_IT_Read(P_BNO055, BNO_MAG, buffer, 6);
 8001572:	f107 0208 	add.w	r2, r7, #8
 8001576:	2306      	movs	r3, #6
 8001578:	210e      	movs	r1, #14
 800157a:	2050      	movs	r0, #80	@ 0x50
 800157c:	f7ff fcfa 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Magneto.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 8001580:	7a7b      	ldrb	r3, [r7, #9]
 8001582:	b21b      	sxth	r3, r3
 8001584:	021b      	lsls	r3, r3, #8
 8001586:	b21a      	sxth	r2, r3
 8001588:	7a3b      	ldrb	r3, [r7, #8]
 800158a:	b21b      	sxth	r3, r3
 800158c:	4313      	orrs	r3, r2
 800158e:	b21b      	sxth	r3, r3
 8001590:	4618      	mov	r0, r3
 8001592:	f7fe ffc7 	bl	8000524 <__aeabi_i2d>
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	4b54      	ldr	r3, [pc, #336]	@ (80016ec <ReadData+0x560>)
 800159c:	f7ff f956 	bl	800084c <__aeabi_ddiv>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	f7ff fafe 	bl	8000ba8 <__aeabi_d2f>
 80015ac:	4602      	mov	r2, r0
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	619a      	str	r2, [r3, #24]
		sensorData->Magneto.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 80015b2:	7afb      	ldrb	r3, [r7, #11]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	021b      	lsls	r3, r3, #8
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	7abb      	ldrb	r3, [r7, #10]
 80015bc:	b21b      	sxth	r3, r3
 80015be:	4313      	orrs	r3, r2
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe ffae 	bl	8000524 <__aeabi_i2d>
 80015c8:	f04f 0200 	mov.w	r2, #0
 80015cc:	4b47      	ldr	r3, [pc, #284]	@ (80016ec <ReadData+0x560>)
 80015ce:	f7ff f93d 	bl	800084c <__aeabi_ddiv>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4610      	mov	r0, r2
 80015d8:	4619      	mov	r1, r3
 80015da:	f7ff fae5 	bl	8000ba8 <__aeabi_d2f>
 80015de:	4602      	mov	r2, r0
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	61da      	str	r2, [r3, #28]
		sensorData->Magneto.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 80015e4:	7b7b      	ldrb	r3, [r7, #13]
 80015e6:	b21b      	sxth	r3, r3
 80015e8:	021b      	lsls	r3, r3, #8
 80015ea:	b21a      	sxth	r2, r3
 80015ec:	7b3b      	ldrb	r3, [r7, #12]
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	4313      	orrs	r3, r2
 80015f2:	b21b      	sxth	r3, r3
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ff95 	bl	8000524 <__aeabi_i2d>
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	4b3b      	ldr	r3, [pc, #236]	@ (80016ec <ReadData+0x560>)
 8001600:	f7ff f924 	bl	800084c <__aeabi_ddiv>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff facc 	bl	8000ba8 <__aeabi_d2f>
 8001610:	4602      	mov	r2, r0
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	621a      	str	r2, [r3, #32]
		memset(buffer, 0, sizeof(buffer));
 8001616:	f107 0308 	add.w	r3, r7, #8
 800161a:	2208      	movs	r2, #8
 800161c:	2100      	movs	r1, #0
 800161e:	4618      	mov	r0, r3
 8001620:	f00c ffd4 	bl	800e5cc <memset>
	}
	if (sensors & SENSOR_EULER) {
 8001624:	78fb      	ldrb	r3, [r7, #3]
 8001626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800162a:	2b00      	cmp	r3, #0
 800162c:	d058      	beq.n	80016e0 <ReadData+0x554>
		BNO055_IT_Read(P_BNO055, BNO_EULER, buffer, 6);
 800162e:	f107 0208 	add.w	r2, r7, #8
 8001632:	2306      	movs	r3, #6
 8001634:	211a      	movs	r1, #26
 8001636:	2050      	movs	r0, #80	@ 0x50
 8001638:	f7ff fc9c 	bl	8000f74 <BNO055_IT_Read>
		sensorData->Euler.X = (float)(((int16_t) ((buffer[1] << 8) | buffer[0]))/16.0);
 800163c:	7a7b      	ldrb	r3, [r7, #9]
 800163e:	b21b      	sxth	r3, r3
 8001640:	021b      	lsls	r3, r3, #8
 8001642:	b21a      	sxth	r2, r3
 8001644:	7a3b      	ldrb	r3, [r7, #8]
 8001646:	b21b      	sxth	r3, r3
 8001648:	4313      	orrs	r3, r2
 800164a:	b21b      	sxth	r3, r3
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ff69 	bl	8000524 <__aeabi_i2d>
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	4b25      	ldr	r3, [pc, #148]	@ (80016ec <ReadData+0x560>)
 8001658:	f7ff f8f8 	bl	800084c <__aeabi_ddiv>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f7ff faa0 	bl	8000ba8 <__aeabi_d2f>
 8001668:	4602      	mov	r2, r0
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	625a      	str	r2, [r3, #36]	@ 0x24
		sensorData->Euler.Y = (float)(((int16_t) ((buffer[3] << 8) | buffer[2]))/16.0);
 800166e:	7afb      	ldrb	r3, [r7, #11]
 8001670:	b21b      	sxth	r3, r3
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	b21a      	sxth	r2, r3
 8001676:	7abb      	ldrb	r3, [r7, #10]
 8001678:	b21b      	sxth	r3, r3
 800167a:	4313      	orrs	r3, r2
 800167c:	b21b      	sxth	r3, r3
 800167e:	4618      	mov	r0, r3
 8001680:	f7fe ff50 	bl	8000524 <__aeabi_i2d>
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	4b18      	ldr	r3, [pc, #96]	@ (80016ec <ReadData+0x560>)
 800168a:	f7ff f8df 	bl	800084c <__aeabi_ddiv>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f7ff fa87 	bl	8000ba8 <__aeabi_d2f>
 800169a:	4602      	mov	r2, r0
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	629a      	str	r2, [r3, #40]	@ 0x28
		sensorData->Euler.Z = (float)(((int16_t) ((buffer[5] << 8) | buffer[4]))/16.0);
 80016a0:	7b7b      	ldrb	r3, [r7, #13]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	7b3b      	ldrb	r3, [r7, #12]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7fe ff37 	bl	8000524 <__aeabi_i2d>
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <ReadData+0x560>)
 80016bc:	f7ff f8c6 	bl	800084c <__aeabi_ddiv>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	4610      	mov	r0, r2
 80016c6:	4619      	mov	r1, r3
 80016c8:	f7ff fa6e 	bl	8000ba8 <__aeabi_d2f>
 80016cc:	4602      	mov	r2, r0
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	62da      	str	r2, [r3, #44]	@ 0x2c
		memset(buffer, 0, sizeof(buffer));
 80016d2:	f107 0308 	add.w	r3, r7, #8
 80016d6:	2208      	movs	r2, #8
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f00c ff76 	bl	800e5cc <memset>
	}
}
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40590000 	.word	0x40590000
 80016ec:	40300000 	.word	0x40300000

080016f0 <Set_Operation_Mode>:
 *            NDOF_FMC_OFF
 *            NDOF]
 *
 *  @retval None
 */
void Set_Operation_Mode(Op_Modes_t Mode){ //t ch  hot ng (e.g. NDOF, IMU, CONFIG_MODE...)
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]

	SelectPage(PAGE_0);
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff fd2c 	bl	8001158 <SelectPage>
	if(BNO055_IT_Write(P_BNO055, OPR_MODE_ADDR, &Mode, 1) != HAL_OK){
 8001700:	1dfa      	adds	r2, r7, #7
 8001702:	2301      	movs	r3, #1
 8001704:	213d      	movs	r1, #61	@ 0x3d
 8001706:	2050      	movs	r0, #80	@ 0x50
 8001708:	f7ff fc82 	bl	8001010 <BNO055_IT_Write>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d003      	beq.n	800171a <Set_Operation_Mode+0x2a>
		printf("Operation mode could not be set!\n");
 8001712:	480a      	ldr	r0, [pc, #40]	@ (800173c <Set_Operation_Mode+0x4c>)
 8001714:	f00c fe12 	bl	800e33c <puts>
 8001718:	e002      	b.n	8001720 <Set_Operation_Mode+0x30>
	}
	else printf("Operation mode switching succeeded.\n");
 800171a:	4809      	ldr	r0, [pc, #36]	@ (8001740 <Set_Operation_Mode+0x50>)
 800171c:	f00c fe0e 	bl	800e33c <puts>

	if(Mode == CONFIG_MODE) HAL_Delay(19);
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d103      	bne.n	800172e <Set_Operation_Mode+0x3e>
 8001726:	2013      	movs	r0, #19
 8001728:	f003 fdb8 	bl	800529c <HAL_Delay>
	else HAL_Delay(9);
}
 800172c:	e002      	b.n	8001734 <Set_Operation_Mode+0x44>
	else HAL_Delay(9);
 800172e:	2009      	movs	r0, #9
 8001730:	f003 fdb4 	bl	800529c <HAL_Delay>
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	08010ea4 	.word	0x08010ea4
 8001740:	08010ec8 	.word	0x08010ec8

08001744 <SetPowerMODE>:
 *            BNO055_LOWPOWER_MODE
 *            BNO055_SUSPEND_MODE]
 *
 *  @retval None
 */
void SetPowerMODE(uint8_t BNO055_){ //Cu hnh power mode: Normal, Low-power, Suspend.
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PWR_MODE_ADDR, &BNO055_, 1) != HAL_OK)
 800174e:	1dfa      	adds	r2, r7, #7
 8001750:	2301      	movs	r3, #1
 8001752:	213e      	movs	r1, #62	@ 0x3e
 8001754:	2050      	movs	r0, #80	@ 0x50
 8001756:	f7ff fc5b 	bl	8001010 <BNO055_IT_Write>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <SetPowerMODE+0x24>
	{
		printf("Power mode could not be set!\n");
 8001760:	4806      	ldr	r0, [pc, #24]	@ (800177c <SetPowerMODE+0x38>)
 8001762:	f00c fdeb 	bl	800e33c <puts>
 8001766:	e002      	b.n	800176e <SetPowerMODE+0x2a>
	}
	else
	{
		printf("Power mode switching succeeded.\n");
 8001768:	4805      	ldr	r0, [pc, #20]	@ (8001780 <SetPowerMODE+0x3c>)
 800176a:	f00c fde7 	bl	800e33c <puts>
	}
	HAL_Delay(50);
 800176e:	2032      	movs	r0, #50	@ 0x32
 8001770:	f003 fd94 	bl	800529c <HAL_Delay>
}
 8001774:	bf00      	nop
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	08010eec 	.word	0x08010eec
 8001780:	08010f0c 	.word	0x08010f0c

08001784 <Clock_Source>:
 *           [CLOCK_EXTERNAL
 *            CLOCK_INTERNAL]
 *
 *  @retval None
 */
void Clock_Source(uint8_t source) { //Chn xung clock ni/ngoi.
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]

	//7th bit: External Crystal=1; Internal Crystal=0
	BNO055_IT_Write(P_BNO055, SYS_TRIGGER_ADDR, &source, 1);
 800178e:	1dfa      	adds	r2, r7, #7
 8001790:	2301      	movs	r3, #1
 8001792:	213f      	movs	r1, #63	@ 0x3f
 8001794:	2050      	movs	r0, #80	@ 0x50
 8001796:	f7ff fc3b 	bl	8001010 <BNO055_IT_Write>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <BNO055_Axis>:
 *  @param  remapcode and signcode
 *         	Default Parameters:[DEFAULT_AXIS_REMAP(0x24), DEFAULT_AXIS_SIGN(0x00)]
 *
 *  @retval None
 */
void BNO055_Axis(uint8_t remap, uint8_t sign){ // Chuyn i trc (Axis remap)
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	4603      	mov	r3, r0
 80017aa:	460a      	mov	r2, r1
 80017ac:	71fb      	strb	r3, [r7, #7]
 80017ae:	4613      	mov	r3, r2
 80017b0:	71bb      	strb	r3, [r7, #6]

	//Gn li trc XYZ hoc o du (khi lp cm bin khng ng hng).
	//V d : nu gn nghing 90, c th i trc  kt qu ng.

	BNO055_IT_Write(P_BNO055, AXIS_MAP_CONFIG_ADDR, &remap, 1);
 80017b2:	1dfa      	adds	r2, r7, #7
 80017b4:	2301      	movs	r3, #1
 80017b6:	2141      	movs	r1, #65	@ 0x41
 80017b8:	2050      	movs	r0, #80	@ 0x50
 80017ba:	f7ff fc29 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(20);
 80017be:	2014      	movs	r0, #20
 80017c0:	f003 fd6c 	bl	800529c <HAL_Delay>
	BNO055_IT_Write(P_BNO055, AXIS_MAP_SIGN_ADDR, &sign, 1);
 80017c4:	1dba      	adds	r2, r7, #6
 80017c6:	2301      	movs	r3, #1
 80017c8:	2142      	movs	r1, #66	@ 0x42
 80017ca:	2050      	movs	r0, #80	@ 0x50
 80017cc:	f7ff fc20 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 80017d0:	2064      	movs	r0, #100	@ 0x64
 80017d2:	f003 fd63 	bl	800529c <HAL_Delay>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <SET_Accel_Range>:
 *            Range_8G
 *            Range_16G]
 *
 *  @retval None
 */
void SET_Accel_Range(uint8_t range){
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	71fb      	strb	r3, [r7, #7]

	BNO055_IT_Write(P_BNO055, ACC_CONFIG_ADDR, &range, 1);
 80017e8:	1dfa      	adds	r2, r7, #7
 80017ea:	2301      	movs	r3, #1
 80017ec:	2108      	movs	r1, #8
 80017ee:	2050      	movs	r0, #80	@ 0x50
 80017f0:	f7ff fc0e 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 80017f4:	2064      	movs	r0, #100	@ 0x64
 80017f6:	f003 fd51 	bl	800529c <HAL_Delay>
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <BNO055_Init>:
  * @param  Init argument to a BNO055_Init_t structure that contains
  *         the configuration information for the BNO055 device.
  *
  * @retval None
  */
void BNO055_Init(void){  //Khi to ton b cm bin
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
	//t page = 0, chn clock, map trc, chn n v(m / s hay g)
	//t ch  ngun
	//t ch  hot ng chnh(v d NDOF)
    BNO055_Init_t Init;

    Init.Unit_Sel     = UNIT_ORI_WINDOWS | UNIT_TEMP_CELCIUS | UNIT_EUL_DEG | UNIT_GYRO_DPS | UNIT_ACC_MS2;
 800180a:	2300      	movs	r3, #0
 800180c:	723b      	strb	r3, [r7, #8]
    Init.Axis         = DEFAULT_AXIS_REMAP;
 800180e:	2324      	movs	r3, #36	@ 0x24
 8001810:	727b      	strb	r3, [r7, #9]
    Init.Axis_sign    = DEFAULT_AXIS_SIGN;
 8001812:	2300      	movs	r3, #0
 8001814:	72bb      	strb	r3, [r7, #10]
    Init.Mode         = BNO055_NORMAL_MODE;
 8001816:	2300      	movs	r3, #0
 8001818:	72fb      	strb	r3, [r7, #11]
    Init.OP_Modes     = NDOF;
 800181a:	230c      	movs	r3, #12
 800181c:	733b      	strb	r3, [r7, #12]
    Init.Clock_Source = CLOCK_INTERNAL;
 800181e:	2300      	movs	r3, #0
 8001820:	737b      	strb	r3, [r7, #13]
    Init.ACC_Range    = Range_2G;
 8001822:	2300      	movs	r3, #0
 8001824:	73bb      	strb	r3, [r7, #14]

	//Set operation mode to config_mode for initialize all register
	Set_Operation_Mode(CONFIG_MODE); // cu hnh
 8001826:	2000      	movs	r0, #0
 8001828:	f7ff ff62 	bl	80016f0 <Set_Operation_Mode>
	HAL_Delay(50);
 800182c:	2032      	movs	r0, #50	@ 0x32
 800182e:	f003 fd35 	bl	800529c <HAL_Delay>
	/*
	 * Set register page number to 1
	 * Configure Accelerometer range
	 */
	SelectPage(PAGE_1);
 8001832:	2001      	movs	r0, #1
 8001834:	f7ff fc90 	bl	8001158 <SelectPage>
	SET_Accel_Range(Init.ACC_Range);
 8001838:	7bbb      	ldrb	r3, [r7, #14]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff ffcf 	bl	80017de <SET_Accel_Range>
	HAL_Delay(50);
 8001840:	2032      	movs	r0, #50	@ 0x32
 8001842:	f003 fd2b 	bl	800529c <HAL_Delay>

	//Set register page number to 0
	SelectPage(PAGE_0);
 8001846:	2000      	movs	r0, #0
 8001848:	f7ff fc86 	bl	8001158 <SelectPage>
	HAL_Delay(50);
 800184c:	2032      	movs	r0, #50	@ 0x32
 800184e:	f003 fd25 	bl	800529c <HAL_Delay>

	//Read clock status. If status=0 then it is free to configure the clock source
	uint8_t status;
	BNO055_IT_Read(P_BNO055, SYS_CLK_STATUS_ADDR, &status, 1);
 8001852:	1dfa      	adds	r2, r7, #7
 8001854:	2301      	movs	r3, #1
 8001856:	2138      	movs	r1, #56	@ 0x38
 8001858:	2050      	movs	r0, #80	@ 0x50
 800185a:	f7ff fb8b 	bl	8000f74 <BNO055_IT_Read>
	HAL_Delay(50);
 800185e:	2032      	movs	r0, #50	@ 0x32
 8001860:	f003 fd1c 	bl	800529c <HAL_Delay>
	//Checking if the status bit is 0
	if(status == 0)
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d106      	bne.n	8001878 <BNO055_Init+0x74>
	{
		//Changing clock source
		Clock_Source(Init.Clock_Source);
 800186a:	7b7b      	ldrb	r3, [r7, #13]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff89 	bl	8001784 <Clock_Source>
		HAL_Delay(100);
 8001872:	2064      	movs	r0, #100	@ 0x64
 8001874:	f003 fd12 	bl	800529c <HAL_Delay>
	}

	//Configure axis remapping and signing
	BNO055_Axis(Init.Axis, Init.Axis_sign);
 8001878:	7a7b      	ldrb	r3, [r7, #9]
 800187a:	7aba      	ldrb	r2, [r7, #10]
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff ff8f 	bl	80017a2 <BNO055_Axis>
	HAL_Delay(100);
 8001884:	2064      	movs	r0, #100	@ 0x64
 8001886:	f003 fd09 	bl	800529c <HAL_Delay>

	//Configure data output format and the measurement unit
	BNO055_IT_Write(P_BNO055, UNIT_SEL_ADDR, &Init.Unit_Sel, 1);
 800188a:	f107 0208 	add.w	r2, r7, #8
 800188e:	2301      	movs	r3, #1
 8001890:	213b      	movs	r1, #59	@ 0x3b
 8001892:	2050      	movs	r0, #80	@ 0x50
 8001894:	f7ff fbbc 	bl	8001010 <BNO055_IT_Write>
	HAL_Delay(100);
 8001898:	2064      	movs	r0, #100	@ 0x64
 800189a:	f003 fcff 	bl	800529c <HAL_Delay>

	//Set power mode
	SetPowerMODE(Init.Mode);
 800189e:	7afb      	ldrb	r3, [r7, #11]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff ff4f 	bl	8001744 <SetPowerMODE>
	HAL_Delay(100);
 80018a6:	2064      	movs	r0, #100	@ 0x64
 80018a8:	f003 fcf8 	bl	800529c <HAL_Delay>

	//Set operation mode
	Set_Operation_Mode(Init.OP_Modes);
 80018ac:	7b3b      	ldrb	r3, [r7, #12]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ff1e 	bl	80016f0 <Set_Operation_Mode>
	HAL_Delay(100);
 80018b4:	2064      	movs	r0, #100	@ 0x64
 80018b6:	f003 fcf1 	bl	800529c <HAL_Delay>

	printf("BNO055 Initialization process is done!\n");
 80018ba:	4803      	ldr	r0, [pc, #12]	@ (80018c8 <BNO055_Init+0xc4>)
 80018bc:	f00c fd3e 	bl	800e33c <puts>
}
 80018c0:	bf00      	nop
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	08010f2c 	.word	0x08010f2c

080018cc <BNO055_SendEulerCAN>:

    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_SendEulerCAN(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b09a      	sub	sp, #104	@ 0x68
 80018d0:	af00      	add	r7, sp, #0
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 80018d2:	f107 0308 	add.w	r3, r7, #8
 80018d6:	2140      	movs	r1, #64	@ 0x40
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fc57 	bl	800118c <ReadData>

    // Gi 2 ch s thp phn
    int16_t roll  = (int16_t)(sensorData.Euler.Z * 100);
 80018de:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018e2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001980 <BNO055_SendEulerCAN+0xb4>
 80018e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018ee:	ee17 3a90 	vmov	r3, s15
 80018f2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    int16_t pitch = (int16_t)(sensorData.Euler.Y * 100);
 80018f6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80018fa:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001980 <BNO055_SendEulerCAN+0xb4>
 80018fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001902:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001906:	ee17 3a90 	vmov	r3, s15
 800190a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    int16_t yaw   = (int16_t)(sensorData.Euler.X * 100);
 800190e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001912:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001980 <BNO055_SendEulerCAN+0xb4>
 8001916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800191a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800191e:	ee17 3a90 	vmov	r3, s15
 8001922:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // Frame 8 byte: [rollH,rollL, pitchH,pitchL, yawH,yawL, 0x00,0x00]
    uint8_t data[8] = {
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 8001926:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800192a:	121b      	asrs	r3, r3, #8
 800192c:	b21b      	sxth	r3, r3
 800192e:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001930:	703b      	strb	r3, [r7, #0]
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 8001932:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001936:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001938:	707b      	strb	r3, [r7, #1]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 800193a:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800193e:	121b      	asrs	r3, r3, #8
 8001940:	b21b      	sxth	r3, r3
 8001942:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001944:	70bb      	strb	r3, [r7, #2]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 8001946:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800194a:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 800194c:	70fb      	strb	r3, [r7, #3]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 800194e:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
 8001952:	121b      	asrs	r3, r3, #8
 8001954:	b21b      	sxth	r3, r3
 8001956:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001958:	713b      	strb	r3, [r7, #4]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 800195a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800195e:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001960:	717b      	strb	r3, [r7, #5]
 8001962:	2300      	movs	r3, #0
 8001964:	71bb      	strb	r3, [r7, #6]
 8001966:	2300      	movs	r3, #0
 8001968:	71fb      	strb	r3, [r7, #7]
        0x00, 0x00
    };
    CAN_SendTopicData(TOPIC_ID_IMU_EULER, data, 8);
 800196a:	463b      	mov	r3, r7
 800196c:	2208      	movs	r2, #8
 800196e:	4619      	mov	r1, r3
 8001970:	2012      	movs	r0, #18
 8001972:	f000 fca5 	bl	80022c0 <CAN_SendTopicData>
}
 8001976:	bf00      	nop
 8001978:	3768      	adds	r7, #104	@ 0x68
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	42c80000 	.word	0x42c80000

08001984 <BNO055_PrintEulerDebug>:
            sensorData.Gyro.X, sensorData.Gyro.Y, sensorData.Gyro.Z);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_PrintEulerDebug(void)
{
 8001984:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001988:	b0be      	sub	sp, #248	@ 0xf8
 800198a:	af04      	add	r7, sp, #16
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 800198c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001990:	2140      	movs	r1, #64	@ 0x40
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fbfa 	bl	800118c <ReadData>

    float roll  = sensorData.Euler.Z;
 8001998:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800199c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    float pitch = sensorData.Euler.Y;
 80019a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    float yaw   = sensorData.Euler.X;
 80019a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019ac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
//        yaw -= 360.0f;
//    else if (yaw < -180.0f)
//        yaw += 360.0f;

    char msg[128];
    sprintf(msg, "DEBUG: Roll=%.2f, Pitch=%.2f, Yaw=%.2f\r\n", roll, pitch, yaw);
 80019b0:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 80019b4:	f7fe fdc8 	bl	8000548 <__aeabi_f2d>
 80019b8:	4680      	mov	r8, r0
 80019ba:	4689      	mov	r9, r1
 80019bc:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 80019c0:	f7fe fdc2 	bl	8000548 <__aeabi_f2d>
 80019c4:	4604      	mov	r4, r0
 80019c6:	460d      	mov	r5, r1
 80019c8:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 80019cc:	f7fe fdbc 	bl	8000548 <__aeabi_f2d>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	1d38      	adds	r0, r7, #4
 80019d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019da:	e9cd 4500 	strd	r4, r5, [sp]
 80019de:	4642      	mov	r2, r8
 80019e0:	464b      	mov	r3, r9
 80019e2:	490a      	ldr	r1, [pc, #40]	@ (8001a0c <BNO055_PrintEulerDebug+0x88>)
 80019e4:	f00c fce8 	bl	800e3b8 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fc40 	bl	8000270 <strlen>
 80019f0:	4603      	mov	r3, r0
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	1d39      	adds	r1, r7, #4
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295
 80019fa:	4805      	ldr	r0, [pc, #20]	@ (8001a10 <BNO055_PrintEulerDebug+0x8c>)
 80019fc:	f00a ff56 	bl	800c8ac <HAL_UART_Transmit>
}
 8001a00:	bf00      	nop
 8001a02:	37e8      	adds	r7, #232	@ 0xe8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a0a:	bf00      	nop
 8001a0c:	080112b4 	.word	0x080112b4
 8001a10:	200006d0 	.word	0x200006d0

08001a14 <CAN_DebugStatus>:
#include "display.h"
#include "rfid.h"
extern UART_HandleTypeDef huart1;
extern CAN_HandleTypeDef hcan1;
void CAN_DebugStatus(void)
{
 8001a14:	b5b0      	push	{r4, r5, r7, lr}
 8001a16:	b0b2      	sub	sp, #200	@ 0xc8
 8001a18:	af04      	add	r7, sp, #16
    char msg[128];
    uint32_t msr = hcan1.Instance->MSR;
 8001a1a:	4b49      	ldr	r3, [pc, #292]	@ (8001b40 <CAN_DebugStatus+0x12c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    uint32_t esr = hcan1.Instance->ESR;
 8001a24:	4b46      	ldr	r3, [pc, #280]	@ (8001b40 <CAN_DebugStatus+0x12c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    // In trng thi FIFO
    uint32_t fifo0_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 8001a2e:	2100      	movs	r1, #0
 8001a30:	4843      	ldr	r0, [pc, #268]	@ (8001b40 <CAN_DebugStatus+0x12c>)
 8001a32:	f004 fdbf 	bl	80065b4 <HAL_CAN_GetRxFifoFillLevel>
 8001a36:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    uint32_t fifo1_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1);
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	4840      	ldr	r0, [pc, #256]	@ (8001b40 <CAN_DebugStatus+0x12c>)
 8001a3e:	f004 fdb9 	bl	80065b4 <HAL_CAN_GetRxFifoFillLevel>
 8001a42:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8

    snprintf(msg, sizeof(msg),
 8001a46:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001a4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a60:	4a38      	ldr	r2, [pc, #224]	@ (8001b44 <CAN_DebugStatus+0x130>)
 8001a62:	2180      	movs	r1, #128	@ 0x80
 8001a64:	f00c fc72 	bl	800e34c <sniprintf>
             "\r\n[CAN DEBUG]\r\nMSR=0x%08lX\r\nESR=0x%08lX\r\nFIFO0=%lu, FIFO1=%lu\r\n",
             msr, esr, fifo0_level, fifo1_level);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7fe fbff 	bl	8000270 <strlen>
 8001a72:	4603      	mov	r3, r0
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7e:	4832      	ldr	r0, [pc, #200]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001a80:	f00a ff14 	bl	800c8ac <HAL_UART_Transmit>

    // Gii thch cc trng thi nu cn
    if (esr & CAN_ESR_BOFF) {
 8001a84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a88:	f003 0304 	and.w	r3, r3, #4
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d006      	beq.n	8001a9e <CAN_DebugStatus+0x8a>
        HAL_UART_Transmit(&huart1, (uint8_t*)" CAN BUS-OFF\r\n", 17, HAL_MAX_DELAY);
 8001a90:	f04f 33ff 	mov.w	r3, #4294967295
 8001a94:	2211      	movs	r2, #17
 8001a96:	492d      	ldr	r1, [pc, #180]	@ (8001b4c <CAN_DebugStatus+0x138>)
 8001a98:	482b      	ldr	r0, [pc, #172]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001a9a:	f00a ff07 	bl	800c8ac <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EPVF) {
 8001a9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d006      	beq.n	8001ab8 <CAN_DebugStatus+0xa4>
        HAL_UART_Transmit(&huart1, (uint8_t*)" Error Passive\r\n", 19, HAL_MAX_DELAY);
 8001aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8001aae:	2213      	movs	r2, #19
 8001ab0:	4927      	ldr	r1, [pc, #156]	@ (8001b50 <CAN_DebugStatus+0x13c>)
 8001ab2:	4825      	ldr	r0, [pc, #148]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001ab4:	f00a fefa 	bl	800c8ac <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EWGF) {
 8001ab8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d006      	beq.n	8001ad2 <CAN_DebugStatus+0xbe>
        HAL_UART_Transmit(&huart1, (uint8_t*)" Error Warning\r\n", 19, HAL_MAX_DELAY);
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac8:	2213      	movs	r2, #19
 8001aca:	4922      	ldr	r1, [pc, #136]	@ (8001b54 <CAN_DebugStatus+0x140>)
 8001acc:	481e      	ldr	r0, [pc, #120]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001ace:	f00a feed 	bl	800c8ac <HAL_UART_Transmit>
    }

    if ((esr & CAN_ESR_LEC_Msk) != 0) {
 8001ad2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ad6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d02b      	beq.n	8001b36 <CAN_DebugStatus+0x122>
        const char* lec_msgs[] = {
 8001ade:	4b1e      	ldr	r3, [pc, #120]	@ (8001b58 <CAN_DebugStatus+0x144>)
 8001ae0:	1d3c      	adds	r4, r7, #4
 8001ae2:	461d      	mov	r5, r3
 8001ae4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ae6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ae8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001aec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "No Error", "Stuff Error", "Form Error", "Ack Error",
            "Bit recessive Error", "Bit dominant Error", "CRC Error", "Unknown"
        };
        uint8_t lec = (esr & CAN_ESR_LEC_Msk) >> CAN_ESR_LEC_Pos;
 8001af0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001af4:	091b      	lsrs	r3, r3, #4
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        snprintf(msg, sizeof(msg), " Last Error Code (LEC): %s\r\n", lec_msgs[lec]);
 8001b00:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	33b8      	adds	r3, #184	@ 0xb8
 8001b08:	443b      	add	r3, r7
 8001b0a:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8001b0e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001b12:	4a12      	ldr	r2, [pc, #72]	@ (8001b5c <CAN_DebugStatus+0x148>)
 8001b14:	2180      	movs	r1, #128	@ 0x80
 8001b16:	f00c fc19 	bl	800e34c <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7fe fba6 	bl	8000270 <strlen>
 8001b24:	4603      	mov	r3, r0
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b30:	4805      	ldr	r0, [pc, #20]	@ (8001b48 <CAN_DebugStatus+0x134>)
 8001b32:	f00a febb 	bl	800c8ac <HAL_UART_Transmit>
    }
}
 8001b36:	bf00      	nop
 8001b38:	37b8      	adds	r7, #184	@ 0xb8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	200003d4 	.word	0x200003d4
 8001b44:	080112e4 	.word	0x080112e4
 8001b48:	200006d0 	.word	0x200006d0
 8001b4c:	08011324 	.word	0x08011324
 8001b50:	0801133c 	.word	0x0801133c
 8001b54:	08011354 	.word	0x08011354
 8001b58:	080113f8 	.word	0x080113f8
 8001b5c:	0801136c 	.word	0x0801136c

08001b60 <MQ135_Config>:
// Bin bn ngoi dng cho ly mu ADC qua ngt
extern uint32_t ADC_SAMPLES[1000];
extern uint32_t NUM_SAMPLES;
extern volatile uint8_t mq135_done;

void MQ135_Config(MQ135_HandleTypeDef *mq, ADC_HandleTypeDef *hadc) {
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
    mq->hadc = hadc;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	601a      	str	r2, [r3, #0]
    mq->rl_value = 10.0f;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <MQ135_Config+0x44>)
 8001b74:	605a      	str	r2, [r3, #4]
    mq->ro_clean_air = 10.0f;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba4 <MQ135_Config+0x44>)
 8001b7a:	609a      	str	r2, [r3, #8]
    mq->a = 116.6020682f;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba8 <MQ135_Config+0x48>)
 8001b80:	60da      	str	r2, [r3, #12]
    mq->b = -2.769034857f;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a09      	ldr	r2, [pc, #36]	@ (8001bac <MQ135_Config+0x4c>)
 8001b86:	611a      	str	r2, [r3, #16]
    mq->vref = 3.3f;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a09      	ldr	r2, [pc, #36]	@ (8001bb0 <MQ135_Config+0x50>)
 8001b8c:	615a      	str	r2, [r3, #20]
    mq->resolution = 4096.0f;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8001b94:	619a      	str	r2, [r3, #24]
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	41200000 	.word	0x41200000
 8001ba8:	42e93442 	.word	0x42e93442
 8001bac:	c03137de 	.word	0xc03137de
 8001bb0:	40533333 	.word	0x40533333

08001bb4 <MQ135_CorrectionFactor>:

float MQ135_CorrectionFactor(float temp, float hum) {
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bbe:	edc7 0a00 	vstr	s1, [r7]
    return MQ135_CORA * temp * temp
 8001bc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bc6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001c14 <MQ135_CorrectionFactor+0x60>
 8001bca:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bce:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bd2:	ee27 7a27 	vmul.f32	s14, s14, s15
         - MQ135_CORB * temp
 8001bd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bda:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001c18 <MQ135_CorrectionFactor+0x64>
 8001bde:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001be2:	ee77 7a67 	vsub.f32	s15, s14, s15
         + MQ135_CORC
 8001be6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001c1c <MQ135_CorrectionFactor+0x68>
 8001bea:	ee37 7a87 	vadd.f32	s14, s15, s14
         - (hum - 33.0f) * MQ135_CORD;
 8001bee:	edd7 7a00 	vldr	s15, [r7]
 8001bf2:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001c20 <MQ135_CorrectionFactor+0x6c>
 8001bf6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001bfa:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001c24 <MQ135_CorrectionFactor+0x70>
 8001bfe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c02:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8001c06:	eeb0 0a67 	vmov.f32	s0, s15
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	39b78034 	.word	0x39b78034
 8001c18:	3cdea897 	.word	0x3cdea897
 8001c1c:	3fb29bd0 	.word	0x3fb29bd0
 8001c20:	42040000 	.word	0x42040000
 8001c24:	3aebedfa 	.word	0x3aebedfa

08001c28 <MQ135_ReadRs>:

float MQ135_ReadRs(MQ135_HandleTypeDef *mq) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
    float rs = 0.0f;
 8001c30:	f04f 0300 	mov.w	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
    mq135_done = 0;
 8001c36:	4b2b      	ldr	r3, [pc, #172]	@ (8001ce4 <MQ135_ReadRs+0xbc>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
    NUM_SAMPLES = MQ135_READ_SAMPLES;
 8001c3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce8 <MQ135_ReadRs+0xc0>)
 8001c3e:	2264      	movs	r2, #100	@ 0x64
 8001c40:	601a      	str	r2, [r3, #0]
    HAL_ADC_Start_IT(mq->hadc);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f003 fb90 	bl	800536c <HAL_ADC_Start_IT>
    while (!mq135_done);  // i hon tt ly mu
 8001c4c:	bf00      	nop
 8001c4e:	4b25      	ldr	r3, [pc, #148]	@ (8001ce4 <MQ135_ReadRs+0xbc>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d0fa      	beq.n	8001c4e <MQ135_ReadRs+0x26>

    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001c58:	2300      	movs	r3, #0
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	e02c      	b.n	8001cb8 <MQ135_ReadRs+0x90>
        float v = ADC_SAMPLES[j] * mq->vref / mq->resolution;
 8001c5e:	4a23      	ldr	r2, [pc, #140]	@ (8001cec <MQ135_ReadRs+0xc4>)
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c74:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	ed93 7a06 	vldr	s14, [r3, #24]
 8001c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c82:	edc7 7a03 	vstr	s15, [r7, #12]
        rs += ((mq->vref - v) * mq->rl_value) / v;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c9a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001c9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ca6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001caa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cae:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <MQ135_ReadRs+0xc0>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d3cd      	bcc.n	8001c5e <MQ135_ReadRs+0x36>
    }

    return rs / NUM_SAMPLES;
 8001cc2:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <MQ135_ReadRs+0xc0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	ee07 3a90 	vmov	s15, r3
 8001cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cce:	ed97 7a05 	vldr	s14, [r7, #20]
 8001cd2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cd6:	eef0 7a66 	vmov.f32	s15, s13
}
 8001cda:	eeb0 0a67 	vmov.f32	s0, s15
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20001768 	.word	0x20001768
 8001ce8:	20001764 	.word	0x20001764
 8001cec:	200007c4 	.word	0x200007c4

08001cf0 <MQ135_ReadCorrectedPPM>:

float MQ135_ReadCorrectedPPM(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	ed2d 8b02 	vpush	{d8}
 8001cf6:	b088      	sub	sp, #32
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d00:	edc7 0a01 	vstr	s1, [r7, #4]
    float rs = MQ135_ReadRs(mq);
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	f7ff ff8f 	bl	8001c28 <MQ135_ReadRs>
 8001d0a:	ed87 0a07 	vstr	s0, [r7, #28]
    float corr = MQ135_CorrectionFactor(temp, hum);
 8001d0e:	edd7 0a01 	vldr	s1, [r7, #4]
 8001d12:	ed97 0a02 	vldr	s0, [r7, #8]
 8001d16:	f7ff ff4d 	bl	8001bb4 <MQ135_CorrectionFactor>
 8001d1a:	ed87 0a06 	vstr	s0, [r7, #24]
    float rsc = rs / corr;
 8001d1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8001d22:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d2a:	edc7 7a05 	vstr	s15, [r7, #20]
    return mq->a * powf(rsc / mq->ro_clean_air, mq->b);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	ed93 8a03 	vldr	s16, [r3, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d3e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d48:	eef0 0a67 	vmov.f32	s1, s15
 8001d4c:	eeb0 0a66 	vmov.f32	s0, s13
 8001d50:	f00e fc76 	bl	8010640 <powf>
 8001d54:	eef0 7a40 	vmov.f32	s15, s0
 8001d58:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001d5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d60:	3720      	adds	r7, #32
 8001d62:	46bd      	mov	sp, r7
 8001d64:	ecbd 8b02 	vpop	{d8}
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <MQ135_CalibrateRo>:

void MQ135_CalibrateRo(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	ed2d 8b02 	vpush	{d8}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d7c:	edc7 0a01 	vstr	s1, [r7, #4]
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f7ff ff51 	bl	8001c28 <MQ135_ReadRs>
 8001d86:	eeb0 8a40 	vmov.f32	s16, s0
        powf((MQ135_ATMOCO2 / mq->a), (1.0f / mq->b));
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d90:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001dcc <MQ135_CalibrateRo+0x60>
 8001d94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d9e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001da2:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001da6:	eef0 0a66 	vmov.f32	s1, s13
 8001daa:	eeb0 0a47 	vmov.f32	s0, s14
 8001dae:	f00e fc47 	bl	8010640 <powf>
 8001db2:	eef0 7a40 	vmov.f32	s15, s0
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001db6:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	ecbd 8b02 	vpop	{d8}
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	43c80000 	.word	0x43c80000

08001dd0 <MQ135_Send_CAN>:

void MQ135_Send_CAN(MQ135_HandleTypeDef *mq, float temp, float hum, UART_HandleTypeDef *huart, uint16_t topic) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b09e      	sub	sp, #120	@ 0x78
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6178      	str	r0, [r7, #20]
 8001dd8:	ed87 0a04 	vstr	s0, [r7, #16]
 8001ddc:	edc7 0a03 	vstr	s1, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	4613      	mov	r3, r2
 8001de4:	80fb      	strh	r3, [r7, #6]
    float ppm = MQ135_ReadCorrectedPPM(mq, temp, hum);
 8001de6:	edd7 0a03 	vldr	s1, [r7, #12]
 8001dea:	ed97 0a04 	vldr	s0, [r7, #16]
 8001dee:	6978      	ldr	r0, [r7, #20]
 8001df0:	f7ff ff7e 	bl	8001cf0 <MQ135_ReadCorrectedPPM>
 8001df4:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
    uint16_t v = (uint16_t)ppm;
 8001df8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e00:	ee17 3a90 	vmov	r3, s15
 8001e04:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    char buf[80];
    sprintf(buf, "PPM: %.1f\r\n", ppm);
 8001e08:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001e0a:	f7fe fb9d 	bl	8000548 <__aeabi_f2d>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	f107 0020 	add.w	r0, r7, #32
 8001e16:	4913      	ldr	r1, [pc, #76]	@ (8001e64 <MQ135_Send_CAN+0x94>)
 8001e18:	f00c face 	bl	800e3b8 <siprintf>
    HAL_UART_Transmit(huart, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8001e1c:	f107 0320 	add.w	r3, r7, #32
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fa25 	bl	8000270 <strlen>
 8001e26:	4603      	mov	r3, r0
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	f107 0120 	add.w	r1, r7, #32
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e32:	68b8      	ldr	r0, [r7, #8]
 8001e34:	f00a fd3a 	bl	800c8ac <HAL_UART_Transmit>

    uint8_t payload[2] = { (v >> 8) & 0xFF, v & 0xFF };
 8001e38:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001e3c:	0a1b      	lsrs	r3, r3, #8
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	773b      	strb	r3, [r7, #28]
 8001e44:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	777b      	strb	r3, [r7, #29]
    CAN_SendTopicData(topic, payload, 2);
 8001e4c:	f107 011c 	add.w	r1, r7, #28
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	2202      	movs	r2, #2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 fa33 	bl	80022c0 <CAN_SendTopicData>
}
 8001e5a:	bf00      	nop
 8001e5c:	3778      	adds	r7, #120	@ 0x78
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	08011418 	.word	0x08011418

08001e68 <RC522_SPI_Transfer>:
 * Des		cription: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b096      	sub	sp, #88	@ 0x58
 8001e6c:	af02      	add	r7, sp, #8
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8001e72:	f107 024f 	add.w	r2, r7, #79	@ 0x4f
 8001e76:	1df9      	adds	r1, r7, #7
 8001e78:	2364      	movs	r3, #100	@ 0x64
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	4804      	ldr	r0, [pc, #16]	@ (8001e90 <RC522_SPI_Transfer+0x28>)
 8001e80:	f008 fdcd 	bl	800aa1e <HAL_SPI_TransmitReceive>
	 char debug[64];

	return rx_data;
 8001e84:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3750      	adds	r7, #80	@ 0x50
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000480 	.word	0x20000480

08001e94 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	460a      	mov	r2, r1
 8001e9e:	71fb      	strb	r3, [r7, #7]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2180      	movs	r1, #128	@ 0x80
 8001ea8:	480c      	ldr	r0, [pc, #48]	@ (8001edc <Write_MFRC522+0x48>)
 8001eaa:	f005 fd5b 	bl	8007964 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff ffd4 	bl	8001e68 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ffd0 	bl	8001e68 <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001ec8:	2201      	movs	r2, #1
 8001eca:	2180      	movs	r1, #128	@ 0x80
 8001ecc:	4803      	ldr	r0, [pc, #12]	@ (8001edc <Write_MFRC522+0x48>)
 8001ece:	f005 fd49 	bl	8007964 <HAL_GPIO_WritePin>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40020800 	.word	0x40020800

08001ee0 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8001eea:	2200      	movs	r2, #0
 8001eec:	2180      	movs	r1, #128	@ 0x80
 8001eee:	4810      	ldr	r0, [pc, #64]	@ (8001f30 <Read_MFRC522+0x50>)
 8001ef0:	f005 fd38 	bl	8007964 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 8001ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001f00:	b25b      	sxtb	r3, r3
 8001f02:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f06:	b25b      	sxtb	r3, r3
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff ffac 	bl	8001e68 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8001f10:	2000      	movs	r0, #0
 8001f12:	f7ff ffa9 	bl	8001e68 <RC522_SPI_Transfer>
 8001f16:	4603      	mov	r3, r0
 8001f18:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	2180      	movs	r1, #128	@ 0x80
 8001f1e:	4804      	ldr	r0, [pc, #16]	@ (8001f30 <Read_MFRC522+0x50>)
 8001f20:	f005 fd20 	bl	8007964 <HAL_GPIO_WritePin>
	
	return val;	
 8001f24:	7bfb      	ldrb	r3, [r7, #15]
	
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40020800 	.word	0x40020800

08001f34 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	460a      	mov	r2, r1
 8001f3e:	71fb      	strb	r3, [r7, #7]
 8001f40:	4613      	mov	r3, r2
 8001f42:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ffca 	bl	8001ee0 <Read_MFRC522>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8001f50:	7bfa      	ldrb	r2, [r7, #15]
 8001f52:	79bb      	ldrb	r3, [r7, #6]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff99 	bl	8001e94 <Write_MFRC522>
}
 8001f62:	bf00      	nop
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b084      	sub	sp, #16
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	4603      	mov	r3, r0
 8001f72:	460a      	mov	r2, r1
 8001f74:	71fb      	strb	r3, [r7, #7]
 8001f76:	4613      	mov	r3, r2
 8001f78:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff ffaf 	bl	8001ee0 <Read_MFRC522>
 8001f82:	4603      	mov	r3, r0
 8001f84:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8001f86:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	b25a      	sxtb	r2, r3
 8001f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f92:	4013      	ands	r3, r2
 8001f94:	b25b      	sxtb	r3, r3
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	4611      	mov	r1, r2
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff ff79 	bl	8001e94 <Write_MFRC522>
} 
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8001fae:	2014      	movs	r0, #20
 8001fb0:	f7ff ff96 	bl	8001ee0 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8001fb4:	2103      	movs	r1, #3
 8001fb6:	2014      	movs	r0, #20
 8001fb8:	f7ff ffbc 	bl	8001f34 <SetBitMask>
}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8001fc4:	210f      	movs	r1, #15
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	f7ff ff64 	bl	8001e94 <Write_MFRC522>
}
 8001fcc:	bf00      	nop
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	2180      	movs	r1, #128	@ 0x80
 8001fd8:	4812      	ldr	r0, [pc, #72]	@ (8002024 <MFRC522_Init+0x54>)
 8001fda:	f005 fcc3 	bl	8007964 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 8001fde:	2201      	movs	r2, #1
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	4811      	ldr	r0, [pc, #68]	@ (8002028 <MFRC522_Init+0x58>)
 8001fe4:	f005 fcbe 	bl	8007964 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8001fe8:	f7ff ffea 	bl	8001fc0 <MFRC522_Reset>
	 	
	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8001fec:	218d      	movs	r1, #141	@ 0x8d
 8001fee:	202a      	movs	r0, #42	@ 0x2a
 8001ff0:	f7ff ff50 	bl	8001e94 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8001ff4:	213e      	movs	r1, #62	@ 0x3e
 8001ff6:	202b      	movs	r0, #43	@ 0x2b
 8001ff8:	f7ff ff4c 	bl	8001e94 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 8001ffc:	211e      	movs	r1, #30
 8001ffe:	202d      	movs	r0, #45	@ 0x2d
 8002000:	f7ff ff48 	bl	8001e94 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8002004:	2100      	movs	r1, #0
 8002006:	202c      	movs	r0, #44	@ 0x2c
 8002008:	f7ff ff44 	bl	8001e94 <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 800200c:	2140      	movs	r1, #64	@ 0x40
 800200e:	2015      	movs	r0, #21
 8002010:	f7ff ff40 	bl	8001e94 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8002014:	213d      	movs	r1, #61	@ 0x3d
 8002016:	2011      	movs	r0, #17
 8002018:	f7ff ff3c 	bl	8001e94 <Write_MFRC522>

	AntennaOn();
 800201c:	f7ff ffc5 	bl	8001faa <AntennaOn>
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40020800 	.word	0x40020800
 8002028:	40020400 	.word	0x40020400

0800202c <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b089      	sub	sp, #36	@ 0x24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	4603      	mov	r3, r0
 8002038:	73fb      	strb	r3, [r7, #15]
 800203a:	4613      	mov	r3, r2
 800203c:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 800203e:	2302      	movs	r3, #2
 8002040:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 8002042:	2300      	movs	r3, #0
 8002044:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 8002046:	2300      	movs	r3, #0
 8002048:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	2b0c      	cmp	r3, #12
 800204e:	d006      	beq.n	800205e <MFRC522_ToCard+0x32>
 8002050:	2b0e      	cmp	r3, #14
 8002052:	d109      	bne.n	8002068 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8002054:	2312      	movs	r3, #18
 8002056:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 8002058:	2310      	movs	r3, #16
 800205a:	777b      	strb	r3, [r7, #29]
			break;
 800205c:	e005      	b.n	800206a <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 800205e:	2377      	movs	r3, #119	@ 0x77
 8002060:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 8002062:	2330      	movs	r3, #48	@ 0x30
 8002064:	777b      	strb	r3, [r7, #29]
			break;
 8002066:	e000      	b.n	800206a <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8002068:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 800206a:	7fbb      	ldrb	r3, [r7, #30]
 800206c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002070:	b2db      	uxtb	r3, r3
 8002072:	4619      	mov	r1, r3
 8002074:	2002      	movs	r0, #2
 8002076:	f7ff ff0d 	bl	8001e94 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 800207a:	2180      	movs	r1, #128	@ 0x80
 800207c:	2004      	movs	r0, #4
 800207e:	f7ff ff74 	bl	8001f6a <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8002082:	2180      	movs	r1, #128	@ 0x80
 8002084:	200a      	movs	r0, #10
 8002086:	f7ff ff55 	bl	8001f34 <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 800208a:	2100      	movs	r1, #0
 800208c:	2001      	movs	r0, #1
 800208e:	f7ff ff01 	bl	8001e94 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8002092:	2300      	movs	r3, #0
 8002094:	61bb      	str	r3, [r7, #24]
 8002096:	e00a      	b.n	80020ae <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 8002098:	68ba      	ldr	r2, [r7, #8]
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	4413      	add	r3, r2
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4619      	mov	r1, r3
 80020a2:	2009      	movs	r0, #9
 80020a4:	f7ff fef6 	bl	8001e94 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	3301      	adds	r3, #1
 80020ac:	61bb      	str	r3, [r7, #24]
 80020ae:	7bbb      	ldrb	r3, [r7, #14]
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d3f0      	bcc.n	8002098 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	4619      	mov	r1, r3
 80020ba:	2001      	movs	r0, #1
 80020bc:	f7ff feea 	bl	8001e94 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	2b0c      	cmp	r3, #12
 80020c4:	d103      	bne.n	80020ce <MFRC522_ToCard+0xa2>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 80020c6:	2180      	movs	r1, #128	@ 0x80
 80020c8:	200d      	movs	r0, #13
 80020ca:	f7ff ff33 	bl	8001f34 <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 80020ce:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80020d2:	61bb      	str	r3, [r7, #24]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 80020d4:	2004      	movs	r0, #4
 80020d6:	f7ff ff03 	bl	8001ee0 <Read_MFRC522>
 80020da:	4603      	mov	r3, r0
 80020dc:	773b      	strb	r3, [r7, #28]
        i--;
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	3b01      	subs	r3, #1
 80020e2:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00a      	beq.n	8002100 <MFRC522_ToCard+0xd4>
 80020ea:	7f3b      	ldrb	r3, [r7, #28]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d105      	bne.n	8002100 <MFRC522_ToCard+0xd4>
 80020f4:	7f3a      	ldrb	r2, [r7, #28]
 80020f6:	7f7b      	ldrb	r3, [r7, #29]
 80020f8:	4013      	ands	r3, r2
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0e9      	beq.n	80020d4 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 8002100:	2180      	movs	r1, #128	@ 0x80
 8002102:	200d      	movs	r0, #13
 8002104:	f7ff ff31 	bl	8001f6a <ClearBitMask>
	
    if (i != 0)
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d052      	beq.n	80021b4 <MFRC522_ToCard+0x188>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 800210e:	2006      	movs	r0, #6
 8002110:	f7ff fee6 	bl	8001ee0 <Read_MFRC522>
 8002114:	4603      	mov	r3, r0
 8002116:	f003 031b 	and.w	r3, r3, #27
 800211a:	2b00      	cmp	r3, #0
 800211c:	d148      	bne.n	80021b0 <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 8002122:	7f3a      	ldrb	r2, [r7, #28]
 8002124:	7fbb      	ldrb	r3, [r7, #30]
 8002126:	4013      	ands	r3, r2
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MFRC522_ToCard+0x10a>
            {   
				status = MI_NOTAGERR;
 8002132:	2301      	movs	r3, #1
 8002134:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	2b0c      	cmp	r3, #12
 800213a:	d13b      	bne.n	80021b4 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 800213c:	200a      	movs	r0, #10
 800213e:	f7ff fecf 	bl	8001ee0 <Read_MFRC522>
 8002142:	4603      	mov	r3, r0
 8002144:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8002146:	200c      	movs	r0, #12
 8002148:	f7ff feca 	bl	8001ee0 <Read_MFRC522>
 800214c:	4603      	mov	r3, r0
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8002154:	7dfb      	ldrb	r3, [r7, #23]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d008      	beq.n	800216c <MFRC522_ToCard+0x140>
                {   
					*backLen = (n-1)*8 + lastBits;   
 800215a:	7f3b      	ldrb	r3, [r7, #28]
 800215c:	3b01      	subs	r3, #1
 800215e:	00da      	lsls	r2, r3, #3
 8002160:	7dfb      	ldrb	r3, [r7, #23]
 8002162:	4413      	add	r3, r2
 8002164:	461a      	mov	r2, r3
 8002166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	e004      	b.n	8002176 <MFRC522_ToCard+0x14a>
				}
                else
                {   
					*backLen = n*8;   
 800216c:	7f3b      	ldrb	r3, [r7, #28]
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	461a      	mov	r2, r3
 8002172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002174:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8002176:	7f3b      	ldrb	r3, [r7, #28]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <MFRC522_ToCard+0x154>
                {   
					n = 1;    
 800217c:	2301      	movs	r3, #1
 800217e:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 8002180:	7f3b      	ldrb	r3, [r7, #28]
 8002182:	2b10      	cmp	r3, #16
 8002184:	d901      	bls.n	800218a <MFRC522_ToCard+0x15e>
                {   
					n = MAX_LEN;   
 8002186:	2310      	movs	r3, #16
 8002188:	773b      	strb	r3, [r7, #28]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 800218a:	2300      	movs	r3, #0
 800218c:	61bb      	str	r3, [r7, #24]
 800218e:	e00a      	b.n	80021a6 <MFRC522_ToCard+0x17a>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	18d4      	adds	r4, r2, r3
 8002196:	2009      	movs	r0, #9
 8002198:	f7ff fea2 	bl	8001ee0 <Read_MFRC522>
 800219c:	4603      	mov	r3, r0
 800219e:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	3301      	adds	r3, #1
 80021a4:	61bb      	str	r3, [r7, #24]
 80021a6:	7f3b      	ldrb	r3, [r7, #28]
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d3f0      	bcc.n	8002190 <MFRC522_ToCard+0x164>
 80021ae:	e001      	b.n	80021b4 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 80021b0:	2302      	movs	r3, #2
 80021b2:	77fb      	strb	r3, [r7, #31]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 80021b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3724      	adds	r7, #36	@ 0x24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd90      	pop	{r4, r7, pc}

080021be <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b086      	sub	sp, #24
 80021c2:	af02      	add	r7, sp, #8
 80021c4:	4603      	mov	r3, r0
 80021c6:	6039      	str	r1, [r7, #0]
 80021c8:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 80021ca:	2107      	movs	r1, #7
 80021cc:	200d      	movs	r0, #13
 80021ce:	f7ff fe61 	bl	8001e94 <Write_MFRC522>
	
	TagType[0] = reqMode;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	79fa      	ldrb	r2, [r7, #7]
 80021d6:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80021d8:	f107 0308 	add.w	r3, r7, #8
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	2201      	movs	r2, #1
 80021e2:	6839      	ldr	r1, [r7, #0]
 80021e4:	200c      	movs	r0, #12
 80021e6:	f7ff ff21 	bl	800202c <MFRC522_ToCard>
 80021ea:	4603      	mov	r3, r0
 80021ec:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d102      	bne.n	80021fa <MFRC522_Request+0x3c>
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	2b10      	cmp	r3, #16
 80021f8:	d001      	beq.n	80021fe <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 80021fa:	2302      	movs	r3, #2
 80021fc:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3710      	adds	r7, #16
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af02      	add	r7, sp, #8
 800220e:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 8002210:	2300      	movs	r3, #0
 8002212:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8002214:	2100      	movs	r1, #0
 8002216:	200d      	movs	r0, #13
 8002218:	f7ff fe3c 	bl	8001e94 <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2293      	movs	r2, #147	@ 0x93
 8002220:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3301      	adds	r3, #1
 8002226:	2220      	movs	r2, #32
 8002228:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 800222a:	f107 0308 	add.w	r3, r7, #8
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2202      	movs	r2, #2
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	200c      	movs	r0, #12
 8002238:	f7ff fef8 	bl	800202c <MFRC522_ToCard>
 800223c:	4603      	mov	r3, r0
 800223e:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 8002240:	7bfb      	ldrb	r3, [r7, #15]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d118      	bne.n	8002278 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8002246:	2300      	movs	r3, #0
 8002248:	73bb      	strb	r3, [r7, #14]
 800224a:	e009      	b.n	8002260 <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 800224c:	7bbb      	ldrb	r3, [r7, #14]
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	781a      	ldrb	r2, [r3, #0]
 8002254:	7b7b      	ldrb	r3, [r7, #13]
 8002256:	4053      	eors	r3, r2
 8002258:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 800225a:	7bbb      	ldrb	r3, [r7, #14]
 800225c:	3301      	adds	r3, #1
 800225e:	73bb      	strb	r3, [r7, #14]
 8002260:	7bbb      	ldrb	r3, [r7, #14]
 8002262:	2b03      	cmp	r3, #3
 8002264:	d9f2      	bls.n	800224c <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 8002266:	7bbb      	ldrb	r3, [r7, #14]
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	4413      	add	r3, r2
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	7b7a      	ldrb	r2, [r7, #13]
 8002270:	429a      	cmp	r2, r3
 8002272:	d001      	beq.n	8002278 <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 8002274:	2302      	movs	r3, #2
 8002276:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 8002278:	7bfb      	ldrb	r3, [r7, #15]
} 
 800227a:	4618      	mov	r0, r3
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
	...

08002284 <HAL_CAN_RxFifo0MsgPendingCallback>:
extern volatile uint8_t can_rx_flag;
extern volatile uint32_t can_rx_count ;


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
//    HAL_UART_Transmit(&huart1, (uint8_t*)"INTERRUPT OK\r\n", 15, HAL_MAX_DELAY);
        HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, rxData) ;
 800228c:	4b08      	ldr	r3, [pc, #32]	@ (80022b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800228e:	4a09      	ldr	r2, [pc, #36]	@ (80022b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8002290:	2100      	movs	r1, #0
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f004 f86c 	bl	8006370 <HAL_CAN_GetRxMessage>
                  can_rx_flag = 1;  // bo v main x l
 8002298:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800229a:	2201      	movs	r2, #1
 800229c:	701a      	strb	r2, [r3, #0]
                  can_rx_count++;  // tng bin m khi nhn
 800229e:	4b07      	ldr	r3, [pc, #28]	@ (80022bc <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	3301      	adds	r3, #1
 80022a4:	4a05      	ldr	r2, [pc, #20]	@ (80022bc <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80022a6:	6013      	str	r3, [r2, #0]
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	200007a4 	.word	0x200007a4
 80022b4:	20000788 	.word	0x20000788
 80022b8:	200007ac 	.word	0x200007ac
 80022bc:	200007b8 	.word	0x200007b8

080022c0 <CAN_SendTopicData>:
    }

    return status;
}
HAL_StatusTypeDef CAN_SendTopicData(uint16_t topic_id, uint8_t *data, uint8_t len)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	6039      	str	r1, [r7, #0]
 80022ca:	80fb      	strh	r3, [r7, #6]
 80022cc:	4613      	mov	r3, r2
 80022ce:	717b      	strb	r3, [r7, #5]
    uint32_t TxMailbox;
    HAL_StatusTypeDef status;
    uint32_t start = HAL_GetTick();
 80022d0:	f002 ffd8 	bl	8005284 <HAL_GetTick>
 80022d4:	6178      	str	r0, [r7, #20]
    const uint32_t timeout_ms = 5;   // thi gian retry ti a (5ms)
 80022d6:	2305      	movs	r3, #5
 80022d8:	613b      	str	r3, [r7, #16]

    if (len > 8) len = 8;
 80022da:	797b      	ldrb	r3, [r7, #5]
 80022dc:	2b08      	cmp	r3, #8
 80022de:	d901      	bls.n	80022e4 <CAN_SendTopicData+0x24>
 80022e0:	2308      	movs	r3, #8
 80022e2:	717b      	strb	r3, [r7, #5]

    TxHeader.StdId = topic_id;
 80022e4:	88fb      	ldrh	r3, [r7, #6]
 80022e6:	4a1a      	ldr	r2, [pc, #104]	@ (8002350 <CAN_SendTopicData+0x90>)
 80022e8:	6013      	str	r3, [r2, #0]
    TxHeader.IDE = CAN_ID_STD;
 80022ea:	4b19      	ldr	r3, [pc, #100]	@ (8002350 <CAN_SendTopicData+0x90>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 80022f0:	4b17      	ldr	r3, [pc, #92]	@ (8002350 <CAN_SendTopicData+0x90>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = len;
 80022f6:	797b      	ldrb	r3, [r7, #5]
 80022f8:	4a15      	ldr	r2, [pc, #84]	@ (8002350 <CAN_SendTopicData+0x90>)
 80022fa:	6113      	str	r3, [r2, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 80022fc:	4b14      	ldr	r3, [pc, #80]	@ (8002350 <CAN_SendTopicData+0x90>)
 80022fe:	2200      	movs	r2, #0
 8002300:	751a      	strb	r2, [r3, #20]
    }
    snprintf(log + offset, sizeof(log) - offset, "\r\n");
    HAL_UART_Transmit(&huart1, (uint8_t*)log, strlen(log), 1);
#endif

    can_tx_count++;
 8002302:	4b14      	ldr	r3, [pc, #80]	@ (8002354 <CAN_SendTopicData+0x94>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	3301      	adds	r3, #1
 8002308:	4a12      	ldr	r2, [pc, #72]	@ (8002354 <CAN_SendTopicData+0x94>)
 800230a:	6013      	str	r3, [r2, #0]

    // --- Retry loop ---
    do {
        if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 800230c:	4812      	ldr	r0, [pc, #72]	@ (8002358 <CAN_SendTopicData+0x98>)
 800230e:	f003 fffa 	bl	8006306 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00d      	beq.n	8002334 <CAN_SendTopicData+0x74>
            status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, &TxMailbox);
 8002318:	f107 0308 	add.w	r3, r7, #8
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	490c      	ldr	r1, [pc, #48]	@ (8002350 <CAN_SendTopicData+0x90>)
 8002320:	480d      	ldr	r0, [pc, #52]	@ (8002358 <CAN_SendTopicData+0x98>)
 8002322:	f003 ff20 	bl	8006166 <HAL_CAN_AddTxMessage>
 8002326:	4603      	mov	r3, r0
 8002328:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) {
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d101      	bne.n	8002334 <CAN_SendTopicData+0x74>
                return HAL_OK;  // gi thnh cng
 8002330:	2300      	movs	r3, #0
 8002332:	e008      	b.n	8002346 <CAN_SendTopicData+0x86>
            }
        }
        // Nu mailbox vn bn, ch 1 tick ri th li
    } while ((HAL_GetTick() - start) < timeout_ms);
 8002334:	f002 ffa6 	bl	8005284 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	429a      	cmp	r2, r3
 8002342:	d8e3      	bhi.n	800230c <CAN_SendTopicData+0x4c>

    // Nu ht thi gian vn khng gi c
    return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
}
 8002346:	4618      	mov	r0, r3
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20000770 	.word	0x20000770
 8002354:	200007b4 	.word	0x200007b4
 8002358:	200003d4 	.word	0x200003d4

0800235c <Send_All_SensorData_CAN>:
extern uint32_t imu_timer;
extern volatile uint8_t timer10ms_flag ;


void Send_All_SensorData_CAN(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	static uint32_t last_us_trigger_time=0 ;
    if (timer10ms_flag) {
 8002360:	4b23      	ldr	r3, [pc, #140]	@ (80023f0 <Send_All_SensorData_CAN+0x94>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d004      	beq.n	8002374 <Send_All_SensorData_CAN+0x18>
        timer10ms_flag = 0;
 800236a:	4b21      	ldr	r3, [pc, #132]	@ (80023f0 <Send_All_SensorData_CAN+0x94>)
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
        BNO055_SendEulerCAN();
 8002370:	f7ff faac 	bl	80018cc <BNO055_SendEulerCAN>
    }

    if (HAL_GetTick() - debug_timer >= 20) {
 8002374:	f002 ff86 	bl	8005284 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	4b1e      	ldr	r3, [pc, #120]	@ (80023f4 <Send_All_SensorData_CAN+0x98>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b13      	cmp	r3, #19
 8002382:	d906      	bls.n	8002392 <Send_All_SensorData_CAN+0x36>
        BNO055_PrintEulerDebug();
 8002384:	f7ff fafe 	bl	8001984 <BNO055_PrintEulerDebug>
        debug_timer = HAL_GetTick();
 8002388:	f002 ff7c 	bl	8005284 <HAL_GetTick>
 800238c:	4603      	mov	r3, r0
 800238e:	4a19      	ldr	r2, [pc, #100]	@ (80023f4 <Send_All_SensorData_CAN+0x98>)
 8002390:	6013      	str	r3, [r2, #0]
    }

    if (HAL_GetTick() - last_us_trigger_time >= 300) {
 8002392:	f002 ff77 	bl	8005284 <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	4b17      	ldr	r3, [pc, #92]	@ (80023f8 <Send_All_SensorData_CAN+0x9c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80023a2:	d30a      	bcc.n	80023ba <Send_All_SensorData_CAN+0x5e>
            US01_TriggerAll_Sequential();      // Blocking o 4 cm bin
 80023a4:	f002 fea5 	bl	80050f2 <US01_TriggerAll_Sequential>
            PrintAllDistances();               // UART in khong cch
 80023a8:	f002 febc 	bl	8005124 <PrintAllDistances>
            US01_SendAllDistances_CAN();       // Gi qua CAN
 80023ac:	f002 fe68 	bl	8005080 <US01_SendAllDistances_CAN>
            last_us_trigger_time = HAL_GetTick();
 80023b0:	f002 ff68 	bl	8005284 <HAL_GetTick>
 80023b4:	4603      	mov	r3, r0
 80023b6:	4a10      	ldr	r2, [pc, #64]	@ (80023f8 <Send_All_SensorData_CAN+0x9c>)
 80023b8:	6013      	str	r3, [r2, #0]
        }



    static uint32_t last_mq135_time = 0;
    if (HAL_GetTick() - last_mq135_time >= 1000) {
 80023ba:	f002 ff63 	bl	8005284 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	4b0e      	ldr	r3, [pc, #56]	@ (80023fc <Send_All_SensorData_CAN+0xa0>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023ca:	d30d      	bcc.n	80023e8 <Send_All_SensorData_CAN+0x8c>
        MQ135_Send_CAN(&mq135, 25.0f, 50.0f, &huart1, TOPIC_ID_MQ135);  // Dng hm DMA mi
 80023cc:	2211      	movs	r2, #17
 80023ce:	490c      	ldr	r1, [pc, #48]	@ (8002400 <Send_All_SensorData_CAN+0xa4>)
 80023d0:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8002404 <Send_All_SensorData_CAN+0xa8>
 80023d4:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80023d8:	480b      	ldr	r0, [pc, #44]	@ (8002408 <Send_All_SensorData_CAN+0xac>)
 80023da:	f7ff fcf9 	bl	8001dd0 <MQ135_Send_CAN>
        last_mq135_time = HAL_GetTick();
 80023de:	f002 ff51 	bl	8005284 <HAL_GetTick>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4a05      	ldr	r2, [pc, #20]	@ (80023fc <Send_All_SensorData_CAN+0xa0>)
 80023e6:	6013      	str	r3, [r2, #0]
    }
    checkRFIDAndControlRelay();
 80023e8:	f001 fbaa 	bl	8003b40 <checkRFIDAndControlRelay>
}
 80023ec:	bf00      	nop
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	200007c0 	.word	0x200007c0
 80023f4:	200007b0 	.word	0x200007b0
 80023f8:	2000031c 	.word	0x2000031c
 80023fc:	20000320 	.word	0x20000320
 8002400:	200006d0 	.word	0x200006d0
 8002404:	42480000 	.word	0x42480000
 8002408:	20000754 	.word	0x20000754

0800240c <check_it>:
    char adc[32];
    sprintf(adc, "ADC VALUE: %d\r\n", adc_value);
    HAL_UART_Transmit(&huart1, (uint8_t*)adc, strlen(adc), HAL_MAX_DELAY);
}

void check_it(TIM_HandleTypeDef *htimx) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b094      	sub	sp, #80	@ 0x50
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
    char *timer_name = "UNKNOWN";
 8002414:	4b1c      	ldr	r3, [pc, #112]	@ (8002488 <check_it+0x7c>)
 8002416:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (htimx->Instance == TIM1) timer_name = "TIM1";
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a1b      	ldr	r2, [pc, #108]	@ (800248c <check_it+0x80>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d102      	bne.n	8002428 <check_it+0x1c>
 8002422:	4b1b      	ldr	r3, [pc, #108]	@ (8002490 <check_it+0x84>)
 8002424:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002426:	e016      	b.n	8002456 <check_it+0x4a>
    else if (htimx->Instance == TIM2) timer_name = "TIM2";
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002430:	d102      	bne.n	8002438 <check_it+0x2c>
 8002432:	4b18      	ldr	r3, [pc, #96]	@ (8002494 <check_it+0x88>)
 8002434:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002436:	e00e      	b.n	8002456 <check_it+0x4a>
    else if (htimx->Instance == TIM4) timer_name = "TIM4";
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a16      	ldr	r2, [pc, #88]	@ (8002498 <check_it+0x8c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d102      	bne.n	8002448 <check_it+0x3c>
 8002442:	4b16      	ldr	r3, [pc, #88]	@ (800249c <check_it+0x90>)
 8002444:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002446:	e006      	b.n	8002456 <check_it+0x4a>
    else if (htimx->Instance == TIM8) timer_name = "TIM8";
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a14      	ldr	r2, [pc, #80]	@ (80024a0 <check_it+0x94>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d101      	bne.n	8002456 <check_it+0x4a>
 8002452:	4b14      	ldr	r3, [pc, #80]	@ (80024a4 <check_it+0x98>)
 8002454:	64fb      	str	r3, [r7, #76]	@ 0x4c

    char msg[64];
    snprintf(msg, sizeof(msg), ">> [INTERRUPT] Callback from %s\r\n", timer_name);
 8002456:	f107 000c 	add.w	r0, r7, #12
 800245a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800245c:	4a12      	ldr	r2, [pc, #72]	@ (80024a8 <check_it+0x9c>)
 800245e:	2140      	movs	r1, #64	@ 0x40
 8002460:	f00b ff74 	bl	800e34c <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002464:	f107 030c 	add.w	r3, r7, #12
 8002468:	4618      	mov	r0, r3
 800246a:	f7fd ff01 	bl	8000270 <strlen>
 800246e:	4603      	mov	r3, r0
 8002470:	b29a      	uxth	r2, r3
 8002472:	f107 010c 	add.w	r1, r7, #12
 8002476:	f04f 33ff 	mov.w	r3, #4294967295
 800247a:	480c      	ldr	r0, [pc, #48]	@ (80024ac <check_it+0xa0>)
 800247c:	f00a fa16 	bl	800c8ac <HAL_UART_Transmit>
}
 8002480:	bf00      	nop
 8002482:	3750      	adds	r7, #80	@ 0x50
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	08011480 	.word	0x08011480
 800248c:	40010000 	.word	0x40010000
 8002490:	08011488 	.word	0x08011488
 8002494:	08011490 	.word	0x08011490
 8002498:	40000800 	.word	0x40000800
 800249c:	08011498 	.word	0x08011498
 80024a0:	40010400 	.word	0x40010400
 80024a4:	080114a0 	.word	0x080114a0
 80024a8:	080114a8 	.word	0x080114a8
 80024ac:	200006d0 	.word	0x200006d0

080024b0 <Process_Ultrasonic_And_Control_Relay>:
#include "ultrasonic_sensor.h"
#include "can_tranceive.h"
#include "can_topic.h"
#include "led_control.h"
void Process_Ultrasonic_And_Control_Relay(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af00      	add	r7, sp, #0
    static uint8_t initialized = 0;

    uint32_t Truoc2 = US01_GetDistance(0);
 80024b6:	2000      	movs	r0, #0
 80024b8:	f002 fdb6 	bl	8005028 <US01_GetDistance>
 80024bc:	61b8      	str	r0, [r7, #24]
    uint32_t Truoc1 = US01_GetDistance(2);
 80024be:	2002      	movs	r0, #2
 80024c0:	f002 fdb2 	bl	8005028 <US01_GetDistance>
 80024c4:	6178      	str	r0, [r7, #20]
    uint32_t Trai   = US01_GetDistance(1);
 80024c6:	2001      	movs	r0, #1
 80024c8:	f002 fdae 	bl	8005028 <US01_GetDistance>
 80024cc:	6138      	str	r0, [r7, #16]
    uint32_t Phai   = US01_GetDistance(3);
 80024ce:	2003      	movs	r0, #3
 80024d0:	f002 fdaa 	bl	8005028 <US01_GetDistance>
 80024d4:	60f8      	str	r0, [r7, #12]

    if (!initialized) {
 80024d6:	4b57      	ldr	r3, [pc, #348]	@ (8002634 <Process_Ultrasonic_And_Control_Relay+0x184>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10d      	bne.n	80024fa <Process_Ultrasonic_And_Control_Relay+0x4a>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   //  OFF
 80024de:	2200      	movs	r2, #0
 80024e0:	2104      	movs	r1, #4
 80024e2:	4855      	ldr	r0, [pc, #340]	@ (8002638 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80024e4:	f005 fa3e 	bl	8007964 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 80024e8:	2201      	movs	r2, #1
 80024ea:	2108      	movs	r1, #8
 80024ec:	4852      	ldr	r0, [pc, #328]	@ (8002638 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80024ee:	f005 fa39 	bl	8007964 <HAL_GPIO_WritePin>
        initialized = 1;
 80024f2:	4b50      	ldr	r3, [pc, #320]	@ (8002634 <Process_Ultrasonic_And_Control_Relay+0x184>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	701a      	strb	r2, [r3, #0]
 80024f8:	e098      	b.n	800262c <Process_Ultrasonic_And_Control_Relay+0x17c>
        return;
    }

    // Kim tra cc vng
    bool Truoc_OK  = (Truoc1 < 30 && Truoc1 != 0) || (Truoc2 < 30 && Truoc2 != 0);
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	2b1d      	cmp	r3, #29
 80024fe:	d802      	bhi.n	8002506 <Process_Ultrasonic_And_Control_Relay+0x56>
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d105      	bne.n	8002512 <Process_Ultrasonic_And_Control_Relay+0x62>
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	2b1d      	cmp	r3, #29
 800250a:	d804      	bhi.n	8002516 <Process_Ultrasonic_And_Control_Relay+0x66>
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <Process_Ultrasonic_And_Control_Relay+0x66>
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <Process_Ultrasonic_And_Control_Relay+0x68>
 8002516:	2300      	movs	r3, #0
 8002518:	72fb      	strb	r3, [r7, #11]
 800251a:	7afb      	ldrb	r3, [r7, #11]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	72fb      	strb	r3, [r7, #11]
    bool HaiBen_OK = (Trai   < 25 && Trai   != 0) || (Phai   < 25 && Phai   != 0);
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	2b18      	cmp	r3, #24
 8002526:	d802      	bhi.n	800252e <Process_Ultrasonic_And_Control_Relay+0x7e>
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d105      	bne.n	800253a <Process_Ultrasonic_And_Control_Relay+0x8a>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2b18      	cmp	r3, #24
 8002532:	d804      	bhi.n	800253e <Process_Ultrasonic_And_Control_Relay+0x8e>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <Process_Ultrasonic_And_Control_Relay+0x8e>
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <Process_Ultrasonic_And_Control_Relay+0x90>
 800253e:	2300      	movs	r3, #0
 8002540:	72bb      	strb	r3, [r7, #10]
 8002542:	7abb      	ldrb	r3, [r7, #10]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	72bb      	strb	r3, [r7, #10]
    bool BaBen_OK  = Truoc_OK && HaiBen_OK;
 800254a:	7afb      	ldrb	r3, [r7, #11]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d004      	beq.n	800255a <Process_Ultrasonic_And_Control_Relay+0xaa>
 8002550:	7abb      	ldrb	r3, [r7, #10]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <Process_Ultrasonic_And_Control_Relay+0xaa>
 8002556:	2301      	movs	r3, #1
 8002558:	e000      	b.n	800255c <Process_Ultrasonic_And_Control_Relay+0xac>
 800255a:	2300      	movs	r3, #0
 800255c:	727b      	strb	r3, [r7, #9]
 800255e:	7a7b      	ldrb	r3, [r7, #9]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	727b      	strb	r3, [r7, #9]
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
                     (Truoc2 < 25 && Truoc2 != 0) &&
                     (Trai   < 20 && Trai   != 0) &&
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	2b18      	cmp	r3, #24
 800256a:	d816      	bhi.n	800259a <Process_Ultrasonic_And_Control_Relay+0xea>
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d013      	beq.n	800259a <Process_Ultrasonic_And_Control_Relay+0xea>
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	2b18      	cmp	r3, #24
 8002576:	d810      	bhi.n	800259a <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Truoc2 < 25 && Truoc2 != 0) &&
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00d      	beq.n	800259a <Process_Ultrasonic_And_Control_Relay+0xea>
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	2b13      	cmp	r3, #19
 8002582:	d80a      	bhi.n	800259a <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d007      	beq.n	800259a <Process_Ultrasonic_And_Control_Relay+0xea>
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2b13      	cmp	r3, #19
 800258e:	d804      	bhi.n	800259a <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Phai   < 20 && Phai   != 0);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 8002596:	2301      	movs	r3, #1
 8002598:	e000      	b.n	800259c <Process_Ultrasonic_And_Control_Relay+0xec>
 800259a:	2300      	movs	r3, #0
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 800259c:	723b      	strb	r3, [r7, #8]
 800259e:	7a3b      	ldrb	r3, [r7, #8]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	723b      	strb	r3, [r7, #8]

    uint8_t signal = 0x00;
 80025a6:	2300      	movs	r3, #0
 80025a8:	77fb      	strb	r3, [r7, #31]

    // Xc nh gi tr gi
    if (TatCa_OK) {
 80025aa:	7a3b      	ldrb	r3, [r7, #8]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d002      	beq.n	80025b6 <Process_Ultrasonic_And_Control_Relay+0x106>
        signal = 0x03;
 80025b0:	2303      	movs	r3, #3
 80025b2:	77fb      	strb	r3, [r7, #31]
 80025b4:	e00d      	b.n	80025d2 <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (BaBen_OK) {
 80025b6:	7a7b      	ldrb	r3, [r7, #9]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d002      	beq.n	80025c2 <Process_Ultrasonic_And_Control_Relay+0x112>
        signal = 0x02;
 80025bc:	2302      	movs	r3, #2
 80025be:	77fb      	strb	r3, [r7, #31]
 80025c0:	e007      	b.n	80025d2 <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (Truoc_OK) {
 80025c2:	7afb      	ldrb	r3, [r7, #11]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <Process_Ultrasonic_And_Control_Relay+0x11e>
        signal = 0x01;
 80025c8:	2301      	movs	r3, #1
 80025ca:	77fb      	strb	r3, [r7, #31]
 80025cc:	e001      	b.n	80025d2 <Process_Ultrasonic_And_Control_Relay+0x122>
    } else {
        signal = 0x00; // Ra khi 3 trng hp trn
 80025ce:	2300      	movs	r3, #0
 80025d0:	77fb      	strb	r3, [r7, #31]
    }

    // iu khin n
    if (TatCa_OK || BaBen_OK || Truoc_OK || HaiBen_OK) {
 80025d2:	7a3b      	ldrb	r3, [r7, #8]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d108      	bne.n	80025ea <Process_Ultrasonic_And_Control_Relay+0x13a>
 80025d8:	7a7b      	ldrb	r3, [r7, #9]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d105      	bne.n	80025ea <Process_Ultrasonic_And_Control_Relay+0x13a>
 80025de:	7afb      	ldrb	r3, [r7, #11]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d102      	bne.n	80025ea <Process_Ultrasonic_And_Control_Relay+0x13a>
 80025e4:	7abb      	ldrb	r3, [r7, #10]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00a      	beq.n	8002600 <Process_Ultrasonic_And_Control_Relay+0x150>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); //  ON
 80025ea:	2201      	movs	r2, #1
 80025ec:	2104      	movs	r1, #4
 80025ee:	4812      	ldr	r0, [pc, #72]	@ (8002638 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80025f0:	f005 f9b8 	bl	8007964 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   // Xanh OFF
 80025f4:	2200      	movs	r2, #0
 80025f6:	2108      	movs	r1, #8
 80025f8:	480f      	ldr	r0, [pc, #60]	@ (8002638 <Process_Ultrasonic_And_Control_Relay+0x188>)
 80025fa:	f005 f9b3 	bl	8007964 <HAL_GPIO_WritePin>
 80025fe:	e009      	b.n	8002614 <Process_Ultrasonic_And_Control_Relay+0x164>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   //  OFF
 8002600:	2200      	movs	r2, #0
 8002602:	2104      	movs	r1, #4
 8002604:	480c      	ldr	r0, [pc, #48]	@ (8002638 <Process_Ultrasonic_And_Control_Relay+0x188>)
 8002606:	f005 f9ad 	bl	8007964 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 800260a:	2201      	movs	r2, #1
 800260c:	2108      	movs	r1, #8
 800260e:	480a      	ldr	r0, [pc, #40]	@ (8002638 <Process_Ultrasonic_And_Control_Relay+0x188>)
 8002610:	f005 f9a8 	bl	8007964 <HAL_GPIO_WritePin>
    }

    // Lun gi gi tr hin ti
    uint8_t data[8] = {0};
 8002614:	463b      	mov	r3, r7
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
    data[0] = signal;
 800261c:	7ffb      	ldrb	r3, [r7, #31]
 800261e:	703b      	strb	r3, [r7, #0]
    CAN_SendTopicData(TOPIC_ID_SENSOR, data, 8);
 8002620:	463b      	mov	r3, r7
 8002622:	2208      	movs	r2, #8
 8002624:	4619      	mov	r1, r3
 8002626:	2024      	movs	r0, #36	@ 0x24
 8002628:	f7ff fe4a 	bl	80022c0 <CAN_SendTopicData>
}
 800262c:	3720      	adds	r7, #32
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20000324 	.word	0x20000324
 8002638:	40020000 	.word	0x40020000

0800263c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8002646:	4a38      	ldr	r2, [pc, #224]	@ (8002728 <HD44780_Init+0xec>)
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 800264c:	4b37      	ldr	r3, [pc, #220]	@ (800272c <HD44780_Init+0xf0>)
 800264e:	2208      	movs	r2, #8
 8002650:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8002652:	4b37      	ldr	r3, [pc, #220]	@ (8002730 <HD44780_Init+0xf4>)
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8002658:	4b33      	ldr	r3, [pc, #204]	@ (8002728 <HD44780_Init+0xec>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d907      	bls.n	8002670 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8002660:	4b33      	ldr	r3, [pc, #204]	@ (8002730 <HD44780_Init+0xf4>)
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	f043 0308 	orr.w	r3, r3, #8
 8002668:	b2da      	uxtb	r2, r3
 800266a:	4b31      	ldr	r3, [pc, #196]	@ (8002730 <HD44780_Init+0xf4>)
 800266c:	701a      	strb	r2, [r3, #0]
 800266e:	e006      	b.n	800267e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8002670:	4b2f      	ldr	r3, [pc, #188]	@ (8002730 <HD44780_Init+0xf4>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	f043 0304 	orr.w	r3, r3, #4
 8002678:	b2da      	uxtb	r2, r3
 800267a:	4b2d      	ldr	r3, [pc, #180]	@ (8002730 <HD44780_Init+0xf4>)
 800267c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800267e:	f000 f94b 	bl	8002918 <DelayInit>
  HAL_Delay(50);
 8002682:	2032      	movs	r0, #50	@ 0x32
 8002684:	f002 fe0a 	bl	800529c <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8002688:	4b28      	ldr	r3, [pc, #160]	@ (800272c <HD44780_Init+0xf0>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f000 f909 	bl	80028a4 <ExpanderWrite>
  HAL_Delay(1000);
 8002692:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002696:	f002 fe01 	bl	800529c <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800269a:	2030      	movs	r0, #48	@ 0x30
 800269c:	f000 f8f1 	bl	8002882 <Write4Bits>
  DelayUS(4500);
 80026a0:	f241 1094 	movw	r0, #4500	@ 0x1194
 80026a4:	f000 f962 	bl	800296c <DelayUS>

  Write4Bits(0x03 << 4);
 80026a8:	2030      	movs	r0, #48	@ 0x30
 80026aa:	f000 f8ea 	bl	8002882 <Write4Bits>
  DelayUS(4500);
 80026ae:	f241 1094 	movw	r0, #4500	@ 0x1194
 80026b2:	f000 f95b 	bl	800296c <DelayUS>

  Write4Bits(0x03 << 4);
 80026b6:	2030      	movs	r0, #48	@ 0x30
 80026b8:	f000 f8e3 	bl	8002882 <Write4Bits>
  DelayUS(4500);
 80026bc:	f241 1094 	movw	r0, #4500	@ 0x1194
 80026c0:	f000 f954 	bl	800296c <DelayUS>

  Write4Bits(0x02 << 4);
 80026c4:	2020      	movs	r0, #32
 80026c6:	f000 f8dc 	bl	8002882 <Write4Bits>
  DelayUS(100);
 80026ca:	2064      	movs	r0, #100	@ 0x64
 80026cc:	f000 f94e 	bl	800296c <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 80026d0:	4b17      	ldr	r3, [pc, #92]	@ (8002730 <HD44780_Init+0xf4>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	f043 0320 	orr.w	r3, r3, #32
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 f894 	bl	8002808 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80026e0:	4b14      	ldr	r3, [pc, #80]	@ (8002734 <HD44780_Init+0xf8>)
 80026e2:	2204      	movs	r2, #4
 80026e4:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 80026e6:	f000 f843 	bl	8002770 <HD44780_Display>
  HD44780_Clear();
 80026ea:	f000 f82b 	bl	8002744 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80026ee:	4b12      	ldr	r3, [pc, #72]	@ (8002738 <HD44780_Init+0xfc>)
 80026f0:	2202      	movs	r2, #2
 80026f2:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80026f4:	4b10      	ldr	r3, [pc, #64]	@ (8002738 <HD44780_Init+0xfc>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	f043 0304 	orr.w	r3, r3, #4
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 f882 	bl	8002808 <SendCommand>
  DelayUS(4500);
 8002704:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002708:	f000 f930 	bl	800296c <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 800270c:	490b      	ldr	r1, [pc, #44]	@ (800273c <HD44780_Init+0x100>)
 800270e:	2000      	movs	r0, #0
 8002710:	f000 f844 	bl	800279c <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8002714:	490a      	ldr	r1, [pc, #40]	@ (8002740 <HD44780_Init+0x104>)
 8002716:	2001      	movs	r0, #1
 8002718:	f000 f840 	bl	800279c <HD44780_CreateSpecialChar>

  HD44780_Home();
 800271c:	f000 f81d 	bl	800275a <HD44780_Home>
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	20000328 	.word	0x20000328
 800272c:	20000329 	.word	0x20000329
 8002730:	20000325 	.word	0x20000325
 8002734:	20000326 	.word	0x20000326
 8002738:	20000327 	.word	0x20000327
 800273c:	20000000 	.word	0x20000000
 8002740:	20000008 	.word	0x20000008

08002744 <HD44780_Clear>:

void HD44780_Clear()
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8002748:	2001      	movs	r0, #1
 800274a:	f000 f85d 	bl	8002808 <SendCommand>
  DelayUS(2000);
 800274e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002752:	f000 f90b 	bl	800296c <DelayUS>
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}

0800275a <HD44780_Home>:

void HD44780_Home()
{
 800275a:	b580      	push	{r7, lr}
 800275c:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 800275e:	2002      	movs	r0, #2
 8002760:	f000 f852 	bl	8002808 <SendCommand>
  DelayUS(2000);
 8002764:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002768:	f000 f900 	bl	800296c <DelayUS>
}
 800276c:	bf00      	nop
 800276e:	bd80      	pop	{r7, pc}

08002770 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8002774:	4b08      	ldr	r3, [pc, #32]	@ (8002798 <HD44780_Display+0x28>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	f043 0304 	orr.w	r3, r3, #4
 800277c:	b2da      	uxtb	r2, r3
 800277e:	4b06      	ldr	r3, [pc, #24]	@ (8002798 <HD44780_Display+0x28>)
 8002780:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8002782:	4b05      	ldr	r3, [pc, #20]	@ (8002798 <HD44780_Display+0x28>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	f043 0308 	orr.w	r3, r3, #8
 800278a:	b2db      	uxtb	r3, r3
 800278c:	4618      	mov	r0, r3
 800278e:	f000 f83b 	bl	8002808 <SendCommand>
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000326 	.word	0x20000326

0800279c <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	6039      	str	r1, [r7, #0]
 80027a6:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80027a8:	79fb      	ldrb	r3, [r7, #7]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	00db      	lsls	r3, r3, #3
 80027b6:	b25b      	sxtb	r3, r3
 80027b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027bc:	b25b      	sxtb	r3, r3
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	4618      	mov	r0, r3
 80027c2:	f000 f821 	bl	8002808 <SendCommand>
  for (int i=0; i<8; i++)
 80027c6:	2300      	movs	r3, #0
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	e009      	b.n	80027e0 <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	683a      	ldr	r2, [r7, #0]
 80027d0:	4413      	add	r3, r2
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f000 f825 	bl	8002824 <SendChar>
  for (int i=0; i<8; i++)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	3301      	adds	r3, #1
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2b07      	cmp	r3, #7
 80027e4:	ddf2      	ble.n	80027cc <HD44780_CreateSpecialChar+0x30>
  }
}
 80027e6:	bf00      	nop
 80027e8:	bf00      	nop
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 80027f4:	4b03      	ldr	r3, [pc, #12]	@ (8002804 <HD44780_Backlight+0x14>)
 80027f6:	2208      	movs	r2, #8
 80027f8:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 80027fa:	2000      	movs	r0, #0
 80027fc:	f000 f852 	bl	80028a4 <ExpanderWrite>
}
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000329 	.word	0x20000329

08002808 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	2100      	movs	r1, #0
 8002816:	4618      	mov	r0, r3
 8002818:	f000 f812 	bl	8002840 <Send>
}
 800281c:	bf00      	nop
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <SendChar>:

static void SendChar(uint8_t ch)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	2101      	movs	r1, #1
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f804 	bl	8002840 <Send>
}
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	460a      	mov	r2, r1
 800284a:	71fb      	strb	r3, [r7, #7]
 800284c:	4613      	mov	r3, r2
 800284e:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	f023 030f 	bic.w	r3, r3, #15
 8002856:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800285e:	7bfa      	ldrb	r2, [r7, #15]
 8002860:	79bb      	ldrb	r3, [r7, #6]
 8002862:	4313      	orrs	r3, r2
 8002864:	b2db      	uxtb	r3, r3
 8002866:	4618      	mov	r0, r3
 8002868:	f000 f80b 	bl	8002882 <Write4Bits>
  Write4Bits((lownib)|mode);
 800286c:	7bba      	ldrb	r2, [r7, #14]
 800286e:	79bb      	ldrb	r3, [r7, #6]
 8002870:	4313      	orrs	r3, r2
 8002872:	b2db      	uxtb	r3, r3
 8002874:	4618      	mov	r0, r3
 8002876:	f000 f804 	bl	8002882 <Write4Bits>
}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b082      	sub	sp, #8
 8002886:	af00      	add	r7, sp, #0
 8002888:	4603      	mov	r3, r0
 800288a:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	4618      	mov	r0, r3
 8002890:	f000 f808 	bl	80028a4 <ExpanderWrite>
  PulseEnable(value);
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	4618      	mov	r0, r3
 8002898:	f000 f820 	bl	80028dc <PulseEnable>
}
 800289c:	bf00      	nop
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af02      	add	r7, sp, #8
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80028ae:	4b09      	ldr	r3, [pc, #36]	@ (80028d4 <ExpanderWrite+0x30>)
 80028b0:	781a      	ldrb	r2, [r3, #0]
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c3, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80028ba:	f107 020f 	add.w	r2, r7, #15
 80028be:	230a      	movs	r3, #10
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	2301      	movs	r3, #1
 80028c4:	214e      	movs	r1, #78	@ 0x4e
 80028c6:	4804      	ldr	r0, [pc, #16]	@ (80028d8 <ExpanderWrite+0x34>)
 80028c8:	f005 f9ee 	bl	8007ca8 <HAL_I2C_Master_Transmit>
}
 80028cc:	bf00      	nop
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000329 	.word	0x20000329
 80028d8:	2000042c 	.word	0x2000042c

080028dc <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	f043 0304 	orr.w	r3, r3, #4
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff ffd8 	bl	80028a4 <ExpanderWrite>
  DelayUS(20);
 80028f4:	2014      	movs	r0, #20
 80028f6:	f000 f839 	bl	800296c <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	f023 0304 	bic.w	r3, r3, #4
 8002900:	b2db      	uxtb	r3, r3
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff ffce 	bl	80028a4 <ExpanderWrite>
  DelayUS(20);
 8002908:	2014      	movs	r0, #20
 800290a:	f000 f82f 	bl	800296c <DelayUS>
}
 800290e:	bf00      	nop
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <DelayInit>:

static void DelayInit(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800291c:	4b11      	ldr	r3, [pc, #68]	@ (8002964 <DelayInit+0x4c>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	4a10      	ldr	r2, [pc, #64]	@ (8002964 <DelayInit+0x4c>)
 8002922:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002926:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8002928:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <DelayInit+0x4c>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	4a0d      	ldr	r2, [pc, #52]	@ (8002964 <DelayInit+0x4c>)
 800292e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002932:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002934:	4b0c      	ldr	r3, [pc, #48]	@ (8002968 <DelayInit+0x50>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0b      	ldr	r2, [pc, #44]	@ (8002968 <DelayInit+0x50>)
 800293a:	f023 0301 	bic.w	r3, r3, #1
 800293e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002940:	4b09      	ldr	r3, [pc, #36]	@ (8002968 <DelayInit+0x50>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a08      	ldr	r2, [pc, #32]	@ (8002968 <DelayInit+0x50>)
 8002946:	f043 0301 	orr.w	r3, r3, #1
 800294a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800294c:	4b06      	ldr	r3, [pc, #24]	@ (8002968 <DelayInit+0x50>)
 800294e:	2200      	movs	r2, #0
 8002950:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8002952:	bf00      	nop
  __ASM volatile ("NOP");
 8002954:	bf00      	nop
  __ASM volatile ("NOP");
 8002956:	bf00      	nop
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	e000edf0 	.word	0xe000edf0
 8002968:	e0001000 	.word	0xe0001000

0800296c <DelayUS>:

static void DelayUS(uint32_t us) {
 800296c:	b480      	push	{r7}
 800296e:	b087      	sub	sp, #28
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8002974:	4b0e      	ldr	r3, [pc, #56]	@ (80029b0 <DelayUS+0x44>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a0e      	ldr	r2, [pc, #56]	@ (80029b4 <DelayUS+0x48>)
 800297a:	fba2 2303 	umull	r2, r3, r2, r3
 800297e:	0c9a      	lsrs	r2, r3, #18
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	fb02 f303 	mul.w	r3, r2, r3
 8002986:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8002988:	4b0b      	ldr	r3, [pc, #44]	@ (80029b8 <DelayUS+0x4c>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800298e:	4b0a      	ldr	r3, [pc, #40]	@ (80029b8 <DelayUS+0x4c>)
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	429a      	cmp	r2, r3
 800299e:	d8f6      	bhi.n	800298e <DelayUS+0x22>
}
 80029a0:	bf00      	nop
 80029a2:	bf00      	nop
 80029a4:	371c      	adds	r7, #28
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	200000f0 	.word	0x200000f0
 80029b4:	431bde83 	.word	0x431bde83
 80029b8:	e0001000 	.word	0xe0001000

080029bc <HAL_TIM_PeriodElapsedCallback>:
volatile uint32_t can1_rx_success = 0;   // s gi nhn thnh cng



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a05      	ldr	r2, [pc, #20]	@ (80029e0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d102      	bne.n	80029d4 <HAL_TIM_PeriodElapsedCallback+0x18>
        timer10ms_flag = 1;
 80029ce:	4b05      	ldr	r3, [pc, #20]	@ (80029e4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80029d0:	2201      	movs	r2, #1
 80029d2:	701a      	strb	r2, [r3, #0]
    }
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	40001400 	.word	0x40001400
 80029e4:	200007c0 	.word	0x200007c0

080029e8 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80029e8:	b590      	push	{r4, r7, lr}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
    static uint32_t idx = 0;
    ADC_SAMPLES[idx++] = HAL_ADC_GetValue(hadc);
 80029f0:	4b11      	ldr	r3, [pc, #68]	@ (8002a38 <HAL_ADC_ConvCpltCallback+0x50>)
 80029f2:	681c      	ldr	r4, [r3, #0]
 80029f4:	1c63      	adds	r3, r4, #1
 80029f6:	4a10      	ldr	r2, [pc, #64]	@ (8002a38 <HAL_ADC_ConvCpltCallback+0x50>)
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f002 fee1 	bl	80057c2 <HAL_ADC_GetValue>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4a0e      	ldr	r2, [pc, #56]	@ (8002a3c <HAL_ADC_ConvCpltCallback+0x54>)
 8002a04:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

    if (idx < NUM_SAMPLES) {
 8002a08:	4b0b      	ldr	r3, [pc, #44]	@ (8002a38 <HAL_ADC_ConvCpltCallback+0x50>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a40 <HAL_ADC_ConvCpltCallback+0x58>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d203      	bcs.n	8002a1c <HAL_ADC_ConvCpltCallback+0x34>
        HAL_ADC_Start_IT(hadc);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f002 fca9 	bl	800536c <HAL_ADC_Start_IT>
    } else {
        HAL_ADC_Stop_IT(hadc);
        mq135_done = 1;
        idx = 0;
    }
}
 8002a1a:	e008      	b.n	8002a2e <HAL_ADC_ConvCpltCallback+0x46>
        HAL_ADC_Stop_IT(hadc);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f002 fd83 	bl	8005528 <HAL_ADC_Stop_IT>
        mq135_done = 1;
 8002a22:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <HAL_ADC_ConvCpltCallback+0x5c>)
 8002a24:	2201      	movs	r2, #1
 8002a26:	701a      	strb	r2, [r3, #0]
        idx = 0;
 8002a28:	4b03      	ldr	r3, [pc, #12]	@ (8002a38 <HAL_ADC_ConvCpltCallback+0x50>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd90      	pop	{r4, r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20001774 	.word	0x20001774
 8002a3c:	200007c4 	.word	0x200007c4
 8002a40:	20001764 	.word	0x20001764
 8002a44:	20001768 	.word	0x20001768

08002a48 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a06      	ldr	r2, [pc, #24]	@ (8002a70 <HAL_CAN_TxMailbox0CompleteCallback+0x28>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d104      	bne.n	8002a64 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>
        can1_tx_success++;
 8002a5a:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8002a62:	6013      	str	r3, [r2, #0]
    }
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	40006400 	.word	0x40006400
 8002a74:	2000176c 	.word	0x2000176c

08002a78 <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a06      	ldr	r2, [pc, #24]	@ (8002aa0 <HAL_CAN_TxMailbox1CompleteCallback+0x28>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d104      	bne.n	8002a94 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>
        can1_tx_success++;
 8002a8a:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	4a04      	ldr	r2, [pc, #16]	@ (8002aa4 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8002a92:	6013      	str	r3, [r2, #0]
    }
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	40006400 	.word	0x40006400
 8002aa4:	2000176c 	.word	0x2000176c

08002aa8 <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a06      	ldr	r2, [pc, #24]	@ (8002ad0 <HAL_CAN_TxMailbox2CompleteCallback+0x28>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d104      	bne.n	8002ac4 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>
        can1_tx_success++;
 8002aba:	4b06      	ldr	r3, [pc, #24]	@ (8002ad4 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	4a04      	ldr	r2, [pc, #16]	@ (8002ad4 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8002ac2:	6013      	str	r3, [r2, #0]
    }
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	40006400 	.word	0x40006400
 8002ad4:	2000176c 	.word	0x2000176c

08002ad8 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8002ad8:	b5b0      	push	{r4, r5, r7, lr}
 8002ada:	b08a      	sub	sp, #40	@ 0x28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
    if (hcan->ErrorCode & HAL_CAN_ERROR_BOF) {
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d02c      	beq.n	8002b46 <HAL_CAN_ErrorCallback+0x6e>
        HAL_CAN_Stop(hcan);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f003 faf1 	bl	80060d4 <HAL_CAN_Stop>
        HAL_CAN_DeInit(hcan);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f003 f9a9 	bl	8005e4a <HAL_CAN_DeInit>
        HAL_CAN_Init(hcan);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f003 f8ab 	bl	8005c54 <HAL_CAN_Init>
        HAL_CAN_Start(hcan);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f003 faa4 	bl	800604c <HAL_CAN_Start>

        // Cu hnh li filter
        HAL_CAN_ConfigFilter(hcan, &canfilterconfig);
 8002b04:	4912      	ldr	r1, [pc, #72]	@ (8002b50 <HAL_CAN_ErrorCallback+0x78>)
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f003 f9c2 	bl	8005e90 <HAL_CAN_ConfigFilter>

        // Bt li interrupt
        HAL_CAN_ActivateNotification(hcan,
 8002b0c:	f648 7102 	movw	r1, #36610	@ 0x8f02
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f003 fd77 	bl	8006604 <HAL_CAN_ActivateNotification>
            CAN_IT_ERROR_PASSIVE |
            CAN_IT_BUSOFF |
            CAN_IT_LAST_ERROR_CODE |
            CAN_IT_ERROR);

        char msg[] = " CAN bus-off recovered\r\n";
 8002b16:	4b0f      	ldr	r3, [pc, #60]	@ (8002b54 <HAL_CAN_ErrorCallback+0x7c>)
 8002b18:	f107 040c 	add.w	r4, r7, #12
 8002b1c:	461d      	mov	r5, r3
 8002b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002b2a:	f107 030c 	add.w	r3, r7, #12
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fd fb9e 	bl	8000270 <strlen>
 8002b34:	4603      	mov	r3, r0
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	f107 010c 	add.w	r1, r7, #12
 8002b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b40:	4805      	ldr	r0, [pc, #20]	@ (8002b58 <HAL_CAN_ErrorCallback+0x80>)
 8002b42:	f009 feb3 	bl	800c8ac <HAL_UART_Transmit>
    }
}
 8002b46:	bf00      	nop
 8002b48:	3728      	adds	r7, #40	@ 0x28
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	20000718 	.word	0x20000718
 8002b54:	080114cc 	.word	0x080114cc
 8002b58:	200006d0 	.word	0x200006d0

08002b5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b5c:	b5b0      	push	{r4, r5, r7, lr}
 8002b5e:	b09c      	sub	sp, #112	@ 0x70
 8002b60:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b62:	f002 fb29 	bl	80051b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b66:	f000 f90f 	bl	8002d88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b6a:	f000 fe09 	bl	8003780 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b6e:	f000 fde7 	bl	8003740 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002b72:	f000 fdbb 	bl	80036ec <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002b76:	f000 fa8f 	bl	8003098 <MX_SPI2_Init>
  MX_ADC1_Init();
 8002b7a:	f000 f96f 	bl	8002e5c <MX_ADC1_Init>
  MX_CAN1_Init();
 8002b7e:	f000 f9bf 	bl	8002f00 <MX_CAN1_Init>
  MX_CRC_Init();
 8002b82:	f000 fa49 	bl	8003018 <MX_CRC_Init>
  MX_TIM8_Init();
 8002b86:	f000 fd3d 	bl	8003604 <MX_TIM8_Init>
  MX_CAN2_Init();
 8002b8a:	f000 fa0f 	bl	8002fac <MX_CAN2_Init>
  MX_I2C3_Init();
 8002b8e:	f000 fa57 	bl	8003040 <MX_I2C3_Init>
  MX_TIM1_Init();
 8002b92:	f000 fab7 	bl	8003104 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002b96:	f000 fb79 	bl	800328c <MX_TIM2_Init>
  MX_TIM4_Init();
 8002b9a:	f000 fc57 	bl	800344c <MX_TIM4_Init>
  MX_TIM6_Init();
 8002b9e:	f000 fcc5 	bl	800352c <MX_TIM6_Init>
  MX_TIM3_Init();
 8002ba2:	f000 fbe3 	bl	800336c <MX_TIM3_Init>
  MX_TIM7_Init();
 8002ba6:	f000 fcf7 	bl	8003598 <MX_TIM7_Init>
//  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
//  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC2);
//  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC1);
//  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC1);
//  __HAL_TIM_ENABLE_IT(&htim8, TIM_IT_CC1);
  MFRC522_Init();
 8002baa:	f7ff fa11 	bl	8001fd0 <MFRC522_Init>
  BNO055_Init();
 8002bae:	f7fe fe29 	bl	8001804 <BNO055_Init>
  HD44780_Init(2);       // LCD 2 dng
 8002bb2:	2002      	movs	r0, #2
 8002bb4:	f7ff fd42 	bl	800263c <HD44780_Init>
  HD44780_Backlight();   // Bt n nn
 8002bb8:	f7ff fe1a 	bl	80027f0 <HD44780_Backlight>
  MQ135_Config(&mq135, &hadc1);
 8002bbc:	4960      	ldr	r1, [pc, #384]	@ (8002d40 <main+0x1e4>)
 8002bbe:	4861      	ldr	r0, [pc, #388]	@ (8002d44 <main+0x1e8>)
 8002bc0:	f7fe ffce 	bl	8001b60 <MQ135_Config>
  HAL_CAN_Start(&hcan1);
 8002bc4:	4860      	ldr	r0, [pc, #384]	@ (8002d48 <main+0x1ec>)
 8002bc6:	f003 fa41 	bl	800604c <HAL_CAN_Start>
//  HAL_CAN_Start(&hcan2);
  CAN_DebugStatus();
 8002bca:	f7fe ff23 	bl	8001a14 <CAN_DebugStatus>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002bce:	495f      	ldr	r1, [pc, #380]	@ (8002d4c <main+0x1f0>)
 8002bd0:	485d      	ldr	r0, [pc, #372]	@ (8002d48 <main+0x1ec>)
 8002bd2:	f003 f95d 	bl	8005e90 <HAL_CAN_ConfigFilter>
//  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
	    // Cu hnh v hiu chun MQ135
	    MQ135_Config(&mq135, &hadc1);
 8002bd6:	495a      	ldr	r1, [pc, #360]	@ (8002d40 <main+0x1e4>)
 8002bd8:	485a      	ldr	r0, [pc, #360]	@ (8002d44 <main+0x1e8>)
 8002bda:	f7fe ffc1 	bl	8001b60 <MQ135_Config>
	    MQ135_CalibrateRo(&mq135, 25.0f, 50.0f);  // khng kh sch gi lp
 8002bde:	eddf 0a5c 	vldr	s1, [pc, #368]	@ 8002d50 <main+0x1f4>
 8002be2:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8002be6:	4857      	ldr	r0, [pc, #348]	@ (8002d44 <main+0x1e8>)
 8002be8:	f7ff f8c0 	bl	8001d6c <MQ135_CalibrateRo>
// // Activate the notification
//  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
	    HAL_CAN_ActivateNotification(&hcan1,
 8002bec:	f648 7102 	movw	r1, #36610	@ 0x8f02
 8002bf0:	4855      	ldr	r0, [pc, #340]	@ (8002d48 <main+0x1ec>)
 8002bf2:	f003 fd07 	bl	8006604 <HAL_CAN_ActivateNotification>
	        CAN_IT_BUSOFF |
	        CAN_IT_LAST_ERROR_CODE |
	        CAN_IT_ERROR);
//  DisplayTopicMenuUART();
//  Send_All_SensorData_CAN();//  checkRFIDAndControlRelay();
  HAL_TIM_Base_Start_IT(&htim7);
 8002bf6:	4857      	ldr	r0, [pc, #348]	@ (8002d54 <main+0x1f8>)
 8002bf8:	f008 fa76 	bl	800b0e8 <HAL_TIM_Base_Start_IT>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // PA2 = 0  Relay  kch  NC ngt  n  tt
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	2104      	movs	r1, #4
 8002c00:	4855      	ldr	r0, [pc, #340]	@ (8002d58 <main+0x1fc>)
 8002c02:	f004 feaf 	bl	8007964 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   // PA3 = 1  Relay xanh khng kch  n xanh sng
 8002c06:	2201      	movs	r2, #1
 8002c08:	2108      	movs	r1, #8
 8002c0a:	4853      	ldr	r0, [pc, #332]	@ (8002d58 <main+0x1fc>)
 8002c0c:	f004 feaa 	bl	8007964 <HAL_GPIO_WritePin>
 	  	Send_All_SensorData_CAN();
 8002c10:	f7ff fba4 	bl	800235c <Send_All_SensorData_CAN>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
//	  HandleUARTChoice();
	  	Send_All_SensorData_CAN();
 8002c14:	f7ff fba2 	bl	800235c <Send_All_SensorData_CAN>
	    Process_Ultrasonic_And_Control_Relay();
 8002c18:	f7ff fc4a 	bl	80024b0 <Process_Ultrasonic_And_Control_Relay>
//	  }

//	        BNO055_SendEulerCAN();


	    if (HAL_GetTick() - last_tick_can_stat >= 1000) {
 8002c1c:	f002 fb32 	bl	8005284 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	4b4e      	ldr	r3, [pc, #312]	@ (8002d5c <main+0x200>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c2c:	d324      	bcc.n	8002c78 <main+0x11c>
	           char msg[64];
	           snprintf(msg, sizeof(msg), "\r\nCAN TX/s: %lu | RX/s: %lu\r\n", can_tx_count, can_rx_count);
 8002c2e:	4b4c      	ldr	r3, [pc, #304]	@ (8002d60 <main+0x204>)
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	4b4c      	ldr	r3, [pc, #304]	@ (8002d64 <main+0x208>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	4a4a      	ldr	r2, [pc, #296]	@ (8002d68 <main+0x20c>)
 8002c40:	2140      	movs	r1, #64	@ 0x40
 8002c42:	f00b fb83 	bl	800e34c <sniprintf>
	           HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002c46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fd fb10 	bl	8000270 <strlen>
 8002c50:	4603      	mov	r3, r0
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8002c58:	f04f 33ff 	mov.w	r3, #4294967295
 8002c5c:	4843      	ldr	r0, [pc, #268]	@ (8002d6c <main+0x210>)
 8002c5e:	f009 fe25 	bl	800c8ac <HAL_UART_Transmit>

	           can_tx_count = 0;
 8002c62:	4b3f      	ldr	r3, [pc, #252]	@ (8002d60 <main+0x204>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
	           can_rx_count = 0;
 8002c68:	4b3e      	ldr	r3, [pc, #248]	@ (8002d64 <main+0x208>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	601a      	str	r2, [r3, #0]
	           last_tick_can_stat = HAL_GetTick();
 8002c6e:	f002 fb09 	bl	8005284 <HAL_GetTick>
 8002c72:	4603      	mov	r3, r0
 8002c74:	4a39      	ldr	r2, [pc, #228]	@ (8002d5c <main+0x200>)
 8002c76:	6013      	str	r3, [r2, #0]

	    // --- CAN watchdog ---
	    static uint32_t last_can_watchdog = 0;
	    static uint8_t can_fail_count = 0;

	    if (HAL_GetTick() - last_can_watchdog >= 1000) { // Mi 1 giy
 8002c78:	f002 fb04 	bl	8005284 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	4b3c      	ldr	r3, [pc, #240]	@ (8002d70 <main+0x214>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c88:	d3c4      	bcc.n	8002c14 <main+0xb8>
	        last_can_watchdog = HAL_GetTick();
 8002c8a:	f002 fafb 	bl	8005284 <HAL_GetTick>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	4a37      	ldr	r2, [pc, #220]	@ (8002d70 <main+0x214>)
 8002c92:	6013      	str	r3, [r2, #0]

	        if (can1_tx_success == 0) {
 8002c94:	4b37      	ldr	r3, [pc, #220]	@ (8002d74 <main+0x218>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d106      	bne.n	8002caa <main+0x14e>
	            can_fail_count++;
 8002c9c:	4b36      	ldr	r3, [pc, #216]	@ (8002d78 <main+0x21c>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	4b34      	ldr	r3, [pc, #208]	@ (8002d78 <main+0x21c>)
 8002ca6:	701a      	strb	r2, [r3, #0]
 8002ca8:	e002      	b.n	8002cb0 <main+0x154>
	        } else {
	            can_fail_count = 0; // reset nu c gi gi thnh cng
 8002caa:	4b33      	ldr	r3, [pc, #204]	@ (8002d78 <main+0x21c>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	701a      	strb	r2, [r3, #0]
	        }

	        char msg[64];
	        snprintf(msg, sizeof(msg), "\r\nCAN1 TX/s: %lu | RX/s: %lu\r\n",
 8002cb0:	4b30      	ldr	r3, [pc, #192]	@ (8002d74 <main+0x218>)
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	4b31      	ldr	r3, [pc, #196]	@ (8002d7c <main+0x220>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8002cbc:	9300      	str	r3, [sp, #0]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	4a2f      	ldr	r2, [pc, #188]	@ (8002d80 <main+0x224>)
 8002cc2:	2140      	movs	r1, #64	@ 0x40
 8002cc4:	f00b fb42 	bl	800e34c <sniprintf>
	                 can1_tx_success, can1_rx_success);
	        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002cc8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7fd facf 	bl	8000270 <strlen>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8002cda:	f04f 33ff 	mov.w	r3, #4294967295
 8002cde:	4823      	ldr	r0, [pc, #140]	@ (8002d6c <main+0x210>)
 8002ce0:	f009 fde4 	bl	800c8ac <HAL_UART_Transmit>

	        // Reset thng k mi giy
	        can1_tx_success = 0;
 8002ce4:	4b23      	ldr	r3, [pc, #140]	@ (8002d74 <main+0x218>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
	        can1_rx_success = 0;
 8002cea:	4b24      	ldr	r3, [pc, #144]	@ (8002d7c <main+0x220>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]

	        if (can_fail_count >= 3) {  // Sau 3 giy khng gi c gi no
 8002cf0:	4b21      	ldr	r3, [pc, #132]	@ (8002d78 <main+0x21c>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d98d      	bls.n	8002c14 <main+0xb8>
	            char msg[] = " CAN1 timeout, restarting...\r\n";
 8002cf8:	4b22      	ldr	r3, [pc, #136]	@ (8002d84 <main+0x228>)
 8002cfa:	463c      	mov	r4, r7
 8002cfc:	461d      	mov	r5, r3
 8002cfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d06:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002d0a:	6020      	str	r0, [r4, #0]
 8002d0c:	3404      	adds	r4, #4
 8002d0e:	7021      	strb	r1, [r4, #0]
	            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002d10:	463b      	mov	r3, r7
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7fd faac 	bl	8000270 <strlen>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	4639      	mov	r1, r7
 8002d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d22:	4812      	ldr	r0, [pc, #72]	@ (8002d6c <main+0x210>)
 8002d24:	f009 fdc2 	bl	800c8ac <HAL_UART_Transmit>

//	            HAL_CAN_Stop(&hcan1);
	            HAL_CAN_DeInit(&hcan1);
 8002d28:	4807      	ldr	r0, [pc, #28]	@ (8002d48 <main+0x1ec>)
 8002d2a:	f003 f88e 	bl	8005e4a <HAL_CAN_DeInit>
	            MX_CAN1_Init();
 8002d2e:	f000 f8e7 	bl	8002f00 <MX_CAN1_Init>
	            HAL_CAN_Start(&hcan1);
 8002d32:	4805      	ldr	r0, [pc, #20]	@ (8002d48 <main+0x1ec>)
 8002d34:	f003 f98a 	bl	800604c <HAL_CAN_Start>
//	            HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);

	            can_fail_count = 0;
 8002d38:	4b0f      	ldr	r3, [pc, #60]	@ (8002d78 <main+0x21c>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	701a      	strb	r2, [r3, #0]
  while (1){
 8002d3e:	e769      	b.n	8002c14 <main+0xb8>
 8002d40:	2000032c 	.word	0x2000032c
 8002d44:	20000754 	.word	0x20000754
 8002d48:	200003d4 	.word	0x200003d4
 8002d4c:	20000718 	.word	0x20000718
 8002d50:	42480000 	.word	0x42480000
 8002d54:	20000640 	.word	0x20000640
 8002d58:	40020000 	.word	0x40020000
 8002d5c:	200007bc 	.word	0x200007bc
 8002d60:	200007b4 	.word	0x200007b4
 8002d64:	200007b8 	.word	0x200007b8
 8002d68:	080114e8 	.word	0x080114e8
 8002d6c:	200006d0 	.word	0x200006d0
 8002d70:	20001778 	.word	0x20001778
 8002d74:	2000176c 	.word	0x2000176c
 8002d78:	2000177c 	.word	0x2000177c
 8002d7c:	20001770 	.word	0x20001770
 8002d80:	08011508 	.word	0x08011508
 8002d84:	08011528 	.word	0x08011528

08002d88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b094      	sub	sp, #80	@ 0x50
 8002d8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d8e:	f107 0320 	add.w	r3, r7, #32
 8002d92:	2230      	movs	r2, #48	@ 0x30
 8002d94:	2100      	movs	r1, #0
 8002d96:	4618      	mov	r0, r3
 8002d98:	f00b fc18 	bl	800e5cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d9c:	f107 030c 	add.w	r3, r7, #12
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	605a      	str	r2, [r3, #4]
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dac:	2300      	movs	r3, #0
 8002dae:	60bb      	str	r3, [r7, #8]
 8002db0:	4b28      	ldr	r3, [pc, #160]	@ (8002e54 <SystemClock_Config+0xcc>)
 8002db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db4:	4a27      	ldr	r2, [pc, #156]	@ (8002e54 <SystemClock_Config+0xcc>)
 8002db6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dba:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dbc:	4b25      	ldr	r3, [pc, #148]	@ (8002e54 <SystemClock_Config+0xcc>)
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dc8:	2300      	movs	r3, #0
 8002dca:	607b      	str	r3, [r7, #4]
 8002dcc:	4b22      	ldr	r3, [pc, #136]	@ (8002e58 <SystemClock_Config+0xd0>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a21      	ldr	r2, [pc, #132]	@ (8002e58 <SystemClock_Config+0xd0>)
 8002dd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e58 <SystemClock_Config+0xd0>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002de4:	2301      	movs	r3, #1
 8002de6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002de8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002dec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dee:	2302      	movs	r3, #2
 8002df0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002df2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002df8:	2304      	movs	r3, #4
 8002dfa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002dfc:	23a8      	movs	r3, #168	@ 0xa8
 8002dfe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e00:	2302      	movs	r3, #2
 8002e02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002e04:	2304      	movs	r3, #4
 8002e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e08:	f107 0320 	add.w	r3, r7, #32
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f007 f8e5 	bl	8009fdc <HAL_RCC_OscConfig>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002e18:	f000 fda2 	bl	8003960 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e1c:	230f      	movs	r3, #15
 8002e1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e20:	2302      	movs	r3, #2
 8002e22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e24:	2300      	movs	r3, #0
 8002e26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002e28:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002e2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002e2e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002e32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002e34:	f107 030c 	add.w	r3, r7, #12
 8002e38:	2105      	movs	r1, #5
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f007 fb46 	bl	800a4cc <HAL_RCC_ClockConfig>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002e46:	f000 fd8b 	bl	8003960 <Error_Handler>
  }
}
 8002e4a:	bf00      	nop
 8002e4c:	3750      	adds	r7, #80	@ 0x50
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40023800 	.word	0x40023800
 8002e58:	40007000 	.word	0x40007000

08002e5c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e62:	463b      	mov	r3, r7
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002e6e:	4b21      	ldr	r3, [pc, #132]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002e70:	4a21      	ldr	r2, [pc, #132]	@ (8002ef8 <MX_ADC1_Init+0x9c>)
 8002e72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002e74:	4b1f      	ldr	r3, [pc, #124]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002e80:	4b1c      	ldr	r3, [pc, #112]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002e82:	2204      	movs	r2, #4
 8002e84:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002e86:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e8c:	4b19      	ldr	r3, [pc, #100]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e94:	4b17      	ldr	r3, [pc, #92]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e9a:	4b16      	ldr	r3, [pc, #88]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002e9c:	4a17      	ldr	r2, [pc, #92]	@ (8002efc <MX_ADC1_Init+0xa0>)
 8002e9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ea0:	4b14      	ldr	r3, [pc, #80]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002ea6:	4b13      	ldr	r3, [pc, #76]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002eac:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002eba:	480e      	ldr	r0, [pc, #56]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002ebc:	f002 fa12 	bl	80052e4 <HAL_ADC_Init>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002ec6:	f000 fd4b 	bl	8003960 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ed6:	463b      	mov	r3, r7
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4806      	ldr	r0, [pc, #24]	@ (8002ef4 <MX_ADC1_Init+0x98>)
 8002edc:	f002 fc92 	bl	8005804 <HAL_ADC_ConfigChannel>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002ee6:	f000 fd3b 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002eea:	bf00      	nop
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	2000032c 	.word	0x2000032c
 8002ef8:	40012000 	.word	0x40012000
 8002efc:	0f000001 	.word	0x0f000001

08002f00 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002f04:	4b26      	ldr	r3, [pc, #152]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f06:	4a27      	ldr	r2, [pc, #156]	@ (8002fa4 <MX_CAN1_Init+0xa4>)
 8002f08:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8002f0a:	4b25      	ldr	r3, [pc, #148]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f0c:	2203      	movs	r2, #3
 8002f0e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002f10:	4b23      	ldr	r3, [pc, #140]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002f16:	4b22      	ldr	r3, [pc, #136]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8002f1c:	4b20      	ldr	r3, [pc, #128]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f1e:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8002f22:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002f24:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8002f30:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f32:	2204      	movs	r2, #4
 8002f34:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8002f36:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f38:	2204      	movs	r2, #4
 8002f3a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8002f3c:	4b18      	ldr	r3, [pc, #96]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f3e:	2204      	movs	r2, #4
 8002f40:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002f42:	4b17      	ldr	r3, [pc, #92]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002f48:	4b15      	ldr	r3, [pc, #84]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002f4e:	4814      	ldr	r0, [pc, #80]	@ (8002fa0 <MX_CAN1_Init+0xa0>)
 8002f50:	f002 fe80 	bl	8005c54 <HAL_CAN_Init>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8002f5a:	f000 fd01 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8002f5e:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f60:	2201      	movs	r2, #1
 8002f62:	621a      	str	r2, [r3, #32]
	canfilterconfig.FilterBank = 14;  // hoc bank khc cha dng
 8002f64:	4b10      	ldr	r3, [pc, #64]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f66:	220e      	movs	r2, #14
 8002f68:	615a      	str	r2, [r3, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	611a      	str	r2, [r3, #16]
	canfilterconfig.FilterIdHigh = 0x0000;       // 0x100 << 5 = 0x0800
 8002f70:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	601a      	str	r2, [r3, #0]
	canfilterconfig.FilterIdLow = 0x0000;            // Khng cn dng
 8002f76:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	605a      	str	r2, [r3, #4]
	canfilterconfig.FilterMaskIdHigh = 0x0000;   // 0x7FF << 5 = 0xFFE0
 8002f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	609a      	str	r2, [r3, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8002f82:	4b09      	ldr	r3, [pc, #36]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	60da      	str	r2, [r3, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002f88:	4b07      	ldr	r3, [pc, #28]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	619a      	str	r2, [r3, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f90:	2201      	movs	r2, #1
 8002f92:	61da      	str	r2, [r3, #28]
	canfilterconfig.SlaveStartFilterBank =0;
 8002f94:	4b04      	ldr	r3, [pc, #16]	@ (8002fa8 <MX_CAN1_Init+0xa8>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	625a      	str	r2, [r3, #36]	@ 0x24
  /* USER CODE END CAN1_Init 2 */

}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	200003d4 	.word	0x200003d4
 8002fa4:	40006400 	.word	0x40006400
 8002fa8:	20000718 	.word	0x20000718

08002fac <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002fb0:	4b17      	ldr	r3, [pc, #92]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fb2:	4a18      	ldr	r2, [pc, #96]	@ (8003014 <MX_CAN2_Init+0x68>)
 8002fb4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8002fb6:	4b16      	ldr	r3, [pc, #88]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fb8:	2203      	movs	r2, #3
 8002fba:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002fbc:	4b14      	ldr	r3, [pc, #80]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002fc2:	4b13      	ldr	r3, [pc, #76]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_12TQ;
 8002fc8:	4b11      	ldr	r3, [pc, #68]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fca:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8002fce:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = ENABLE;
 8002fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fd8:	2204      	movs	r2, #4
 8002fda:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fde:	2204      	movs	r2, #4
 8002fe0:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 8002fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fe4:	2204      	movs	r2, #4
 8002fe6:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8002fe8:	4b09      	ldr	r3, [pc, #36]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002fea:	2204      	movs	r2, #4
 8002fec:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002fee:	4b08      	ldr	r3, [pc, #32]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8002ff4:	4b06      	ldr	r3, [pc, #24]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002ff6:	2204      	movs	r2, #4
 8002ff8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002ffa:	4805      	ldr	r0, [pc, #20]	@ (8003010 <MX_CAN2_Init+0x64>)
 8002ffc:	f002 fe2a 	bl	8005c54 <HAL_CAN_Init>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8003006:	f000 fcab 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800300a:	bf00      	nop
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	200003fc 	.word	0x200003fc
 8003014:	40006800 	.word	0x40006800

08003018 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800301c:	4b06      	ldr	r3, [pc, #24]	@ (8003038 <MX_CRC_Init+0x20>)
 800301e:	4a07      	ldr	r2, [pc, #28]	@ (800303c <MX_CRC_Init+0x24>)
 8003020:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8003022:	4805      	ldr	r0, [pc, #20]	@ (8003038 <MX_CRC_Init+0x20>)
 8003024:	f003 fe5f 	bl	8006ce6 <HAL_CRC_Init>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800302e:	f000 fc97 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8003032:	bf00      	nop
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000424 	.word	0x20000424
 800303c:	40023000 	.word	0x40023000

08003040 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003044:	4b12      	ldr	r3, [pc, #72]	@ (8003090 <MX_I2C3_Init+0x50>)
 8003046:	4a13      	ldr	r2, [pc, #76]	@ (8003094 <MX_I2C3_Init+0x54>)
 8003048:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 200;
 800304a:	4b11      	ldr	r3, [pc, #68]	@ (8003090 <MX_I2C3_Init+0x50>)
 800304c:	22c8      	movs	r2, #200	@ 0xc8
 800304e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003050:	4b0f      	ldr	r3, [pc, #60]	@ (8003090 <MX_I2C3_Init+0x50>)
 8003052:	2200      	movs	r2, #0
 8003054:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003056:	4b0e      	ldr	r3, [pc, #56]	@ (8003090 <MX_I2C3_Init+0x50>)
 8003058:	2200      	movs	r2, #0
 800305a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800305c:	4b0c      	ldr	r3, [pc, #48]	@ (8003090 <MX_I2C3_Init+0x50>)
 800305e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003062:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003064:	4b0a      	ldr	r3, [pc, #40]	@ (8003090 <MX_I2C3_Init+0x50>)
 8003066:	2200      	movs	r2, #0
 8003068:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800306a:	4b09      	ldr	r3, [pc, #36]	@ (8003090 <MX_I2C3_Init+0x50>)
 800306c:	2200      	movs	r2, #0
 800306e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003070:	4b07      	ldr	r3, [pc, #28]	@ (8003090 <MX_I2C3_Init+0x50>)
 8003072:	2200      	movs	r2, #0
 8003074:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003076:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <MX_I2C3_Init+0x50>)
 8003078:	2200      	movs	r2, #0
 800307a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800307c:	4804      	ldr	r0, [pc, #16]	@ (8003090 <MX_I2C3_Init+0x50>)
 800307e:	f004 fc8b 	bl	8007998 <HAL_I2C_Init>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003088:	f000 fc6a 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800308c:	bf00      	nop
 800308e:	bd80      	pop	{r7, pc}
 8003090:	2000042c 	.word	0x2000042c
 8003094:	40005c00 	.word	0x40005c00

08003098 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800309c:	4b17      	ldr	r3, [pc, #92]	@ (80030fc <MX_SPI2_Init+0x64>)
 800309e:	4a18      	ldr	r2, [pc, #96]	@ (8003100 <MX_SPI2_Init+0x68>)
 80030a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80030a2:	4b16      	ldr	r3, [pc, #88]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80030a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80030aa:	4b14      	ldr	r3, [pc, #80]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80030b0:	4b12      	ldr	r3, [pc, #72]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030b6:	4b11      	ldr	r3, [pc, #68]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030bc:	4b0f      	ldr	r3, [pc, #60]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030be:	2200      	movs	r2, #0
 80030c0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80030c2:	4b0e      	ldr	r3, [pc, #56]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030c8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80030ca:	4b0c      	ldr	r3, [pc, #48]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030cc:	2238      	movs	r2, #56	@ 0x38
 80030ce:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030d0:	4b0a      	ldr	r3, [pc, #40]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80030d6:	4b09      	ldr	r3, [pc, #36]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030d8:	2200      	movs	r2, #0
 80030da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030dc:	4b07      	ldr	r3, [pc, #28]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030de:	2200      	movs	r2, #0
 80030e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80030e2:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030e4:	220a      	movs	r2, #10
 80030e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80030e8:	4804      	ldr	r0, [pc, #16]	@ (80030fc <MX_SPI2_Init+0x64>)
 80030ea:	f007 fc0f 	bl	800a90c <HAL_SPI_Init>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80030f4:	f000 fc34 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80030f8:	bf00      	nop
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	20000480 	.word	0x20000480
 8003100:	40003800 	.word	0x40003800

08003104 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b09a      	sub	sp, #104	@ 0x68
 8003108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800310a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	605a      	str	r2, [r3, #4]
 8003114:	609a      	str	r2, [r3, #8]
 8003116:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003118:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800311c:	2200      	movs	r2, #0
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003122:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	609a      	str	r2, [r3, #8]
 800312e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003130:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	605a      	str	r2, [r3, #4]
 800313a:	609a      	str	r2, [r3, #8]
 800313c:	60da      	str	r2, [r3, #12]
 800313e:	611a      	str	r2, [r3, #16]
 8003140:	615a      	str	r2, [r3, #20]
 8003142:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003144:	1d3b      	adds	r3, r7, #4
 8003146:	2220      	movs	r2, #32
 8003148:	2100      	movs	r1, #0
 800314a:	4618      	mov	r0, r3
 800314c:	f00b fa3e 	bl	800e5cc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003150:	4b4c      	ldr	r3, [pc, #304]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003152:	4a4d      	ldr	r2, [pc, #308]	@ (8003288 <MX_TIM1_Init+0x184>)
 8003154:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8003156:	4b4b      	ldr	r3, [pc, #300]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003158:	2253      	movs	r2, #83	@ 0x53
 800315a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800315c:	4b49      	ldr	r3, [pc, #292]	@ (8003284 <MX_TIM1_Init+0x180>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 8003162:	4b48      	ldr	r3, [pc, #288]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003164:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003168:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800316a:	4b46      	ldr	r3, [pc, #280]	@ (8003284 <MX_TIM1_Init+0x180>)
 800316c:	2200      	movs	r2, #0
 800316e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003170:	4b44      	ldr	r3, [pc, #272]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003172:	2200      	movs	r2, #0
 8003174:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003176:	4b43      	ldr	r3, [pc, #268]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003178:	2200      	movs	r2, #0
 800317a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800317c:	4841      	ldr	r0, [pc, #260]	@ (8003284 <MX_TIM1_Init+0x180>)
 800317e:	f007 fed3 	bl	800af28 <HAL_TIM_Base_Init>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8003188:	f000 fbea 	bl	8003960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800318c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003190:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003192:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003196:	4619      	mov	r1, r3
 8003198:	483a      	ldr	r0, [pc, #232]	@ (8003284 <MX_TIM1_Init+0x180>)
 800319a:	f008 fceb 	bl	800bb74 <HAL_TIM_ConfigClockSource>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80031a4:	f000 fbdc 	bl	8003960 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80031a8:	4836      	ldr	r0, [pc, #216]	@ (8003284 <MX_TIM1_Init+0x180>)
 80031aa:	f008 f866 	bl	800b27a <HAL_TIM_IC_Init>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80031b4:	f000 fbd4 	bl	8003960 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80031b8:	4832      	ldr	r0, [pc, #200]	@ (8003284 <MX_TIM1_Init+0x180>)
 80031ba:	f008 f805 	bl	800b1c8 <HAL_TIM_PWM_Init>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80031c4:	f000 fbcc 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031c8:	2300      	movs	r3, #0
 80031ca:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031cc:	2300      	movs	r3, #0
 80031ce:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80031d0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80031d4:	4619      	mov	r1, r3
 80031d6:	482b      	ldr	r0, [pc, #172]	@ (8003284 <MX_TIM1_Init+0x180>)
 80031d8:	f009 fa36 	bl	800c648 <HAL_TIMEx_MasterConfigSynchronization>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 80031e2:	f000 fbbd 	bl	8003960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80031e6:	2300      	movs	r3, #0
 80031e8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80031ea:	2301      	movs	r3, #1
 80031ec:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80031ee:	2300      	movs	r3, #0
 80031f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigIC.ICFilter = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80031f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80031fa:	2200      	movs	r2, #0
 80031fc:	4619      	mov	r1, r3
 80031fe:	4821      	ldr	r0, [pc, #132]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003200:	f008 fb5a 	bl	800b8b8 <HAL_TIM_IC_ConfigChannel>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 800320a:	f000 fba9 	bl	8003960 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800320e:	2360      	movs	r3, #96	@ 0x60
 8003210:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8003212:	2300      	movs	r3, #0
 8003214:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003216:	2300      	movs	r3, #0
 8003218:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800321a:	2300      	movs	r3, #0
 800321c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800321e:	2300      	movs	r3, #0
 8003220:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003222:	2300      	movs	r3, #0
 8003224:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003226:	2300      	movs	r3, #0
 8003228:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800322a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800322e:	2204      	movs	r2, #4
 8003230:	4619      	mov	r1, r3
 8003232:	4814      	ldr	r0, [pc, #80]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003234:	f008 fbdc 	bl	800b9f0 <HAL_TIM_PWM_ConfigChannel>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 800323e:	f000 fb8f 	bl	8003960 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003242:	2300      	movs	r3, #0
 8003244:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003246:	2300      	movs	r3, #0
 8003248:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800324a:	2300      	movs	r3, #0
 800324c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800324e:	2300      	movs	r3, #0
 8003250:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003256:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800325a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800325c:	2300      	movs	r3, #0
 800325e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003260:	1d3b      	adds	r3, r7, #4
 8003262:	4619      	mov	r1, r3
 8003264:	4807      	ldr	r0, [pc, #28]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003266:	f009 fa6b 	bl	800c740 <HAL_TIMEx_ConfigBreakDeadTime>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 8003270:	f000 fb76 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003274:	4803      	ldr	r0, [pc, #12]	@ (8003284 <MX_TIM1_Init+0x180>)
 8003276:	f001 fa05 	bl	8004684 <HAL_TIM_MspPostInit>

}
 800327a:	bf00      	nop
 800327c:	3768      	adds	r7, #104	@ 0x68
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	200004d8 	.word	0x200004d8
 8003288:	40010000 	.word	0x40010000

0800328c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b08a      	sub	sp, #40	@ 0x28
 8003290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003292:	f107 0318 	add.w	r3, r7, #24
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	605a      	str	r2, [r3, #4]
 800329c:	609a      	str	r2, [r3, #8]
 800329e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032a0:	f107 0310 	add.w	r3, r7, #16
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80032aa:	463b      	mov	r3, r7
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	605a      	str	r2, [r3, #4]
 80032b2:	609a      	str	r2, [r3, #8]
 80032b4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80032b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003368 <MX_TIM2_Init+0xdc>)
 80032b8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80032bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80032be:	4b2a      	ldr	r3, [pc, #168]	@ (8003368 <MX_TIM2_Init+0xdc>)
 80032c0:	2253      	movs	r2, #83	@ 0x53
 80032c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032c4:	4b28      	ldr	r3, [pc, #160]	@ (8003368 <MX_TIM2_Init+0xdc>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295-1;
 80032ca:	4b27      	ldr	r3, [pc, #156]	@ (8003368 <MX_TIM2_Init+0xdc>)
 80032cc:	f06f 0201 	mvn.w	r2, #1
 80032d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032d2:	4b25      	ldr	r3, [pc, #148]	@ (8003368 <MX_TIM2_Init+0xdc>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032d8:	4b23      	ldr	r3, [pc, #140]	@ (8003368 <MX_TIM2_Init+0xdc>)
 80032da:	2200      	movs	r2, #0
 80032dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032de:	4822      	ldr	r0, [pc, #136]	@ (8003368 <MX_TIM2_Init+0xdc>)
 80032e0:	f007 fe22 	bl	800af28 <HAL_TIM_Base_Init>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80032ea:	f000 fb39 	bl	8003960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032f2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032f4:	f107 0318 	add.w	r3, r7, #24
 80032f8:	4619      	mov	r1, r3
 80032fa:	481b      	ldr	r0, [pc, #108]	@ (8003368 <MX_TIM2_Init+0xdc>)
 80032fc:	f008 fc3a 	bl	800bb74 <HAL_TIM_ConfigClockSource>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003306:	f000 fb2b 	bl	8003960 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800330a:	4817      	ldr	r0, [pc, #92]	@ (8003368 <MX_TIM2_Init+0xdc>)
 800330c:	f007 ffb5 	bl	800b27a <HAL_TIM_IC_Init>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003316:	f000 fb23 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800331a:	2300      	movs	r3, #0
 800331c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800331e:	2300      	movs	r3, #0
 8003320:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003322:	f107 0310 	add.w	r3, r7, #16
 8003326:	4619      	mov	r1, r3
 8003328:	480f      	ldr	r0, [pc, #60]	@ (8003368 <MX_TIM2_Init+0xdc>)
 800332a:	f009 f98d 	bl	800c648 <HAL_TIMEx_MasterConfigSynchronization>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8003334:	f000 fb14 	bl	8003960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003338:	2302      	movs	r3, #2
 800333a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800333c:	2301      	movs	r3, #1
 800333e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003340:	2300      	movs	r3, #0
 8003342:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003348:	463b      	mov	r3, r7
 800334a:	2200      	movs	r2, #0
 800334c:	4619      	mov	r1, r3
 800334e:	4806      	ldr	r0, [pc, #24]	@ (8003368 <MX_TIM2_Init+0xdc>)
 8003350:	f008 fab2 	bl	800b8b8 <HAL_TIM_IC_ConfigChannel>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800335a:	f000 fb01 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800335e:	bf00      	nop
 8003360:	3728      	adds	r7, #40	@ 0x28
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	20000520 	.word	0x20000520

0800336c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08a      	sub	sp, #40	@ 0x28
 8003370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003372:	f107 0318 	add.w	r3, r7, #24
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	605a      	str	r2, [r3, #4]
 800337c:	609a      	str	r2, [r3, #8]
 800337e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003380:	f107 0310 	add.w	r3, r7, #16
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800338a:	463b      	mov	r3, r7
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	605a      	str	r2, [r3, #4]
 8003392:	609a      	str	r2, [r3, #8]
 8003394:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003396:	4b2b      	ldr	r3, [pc, #172]	@ (8003444 <MX_TIM3_Init+0xd8>)
 8003398:	4a2b      	ldr	r2, [pc, #172]	@ (8003448 <MX_TIM3_Init+0xdc>)
 800339a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800339c:	4b29      	ldr	r3, [pc, #164]	@ (8003444 <MX_TIM3_Init+0xd8>)
 800339e:	2253      	movs	r2, #83	@ 0x53
 80033a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033a2:	4b28      	ldr	r3, [pc, #160]	@ (8003444 <MX_TIM3_Init+0xd8>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535-1;
 80033a8:	4b26      	ldr	r3, [pc, #152]	@ (8003444 <MX_TIM3_Init+0xd8>)
 80033aa:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80033ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033b0:	4b24      	ldr	r3, [pc, #144]	@ (8003444 <MX_TIM3_Init+0xd8>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033b6:	4b23      	ldr	r3, [pc, #140]	@ (8003444 <MX_TIM3_Init+0xd8>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80033bc:	4821      	ldr	r0, [pc, #132]	@ (8003444 <MX_TIM3_Init+0xd8>)
 80033be:	f007 fdb3 	bl	800af28 <HAL_TIM_Base_Init>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80033c8:	f000 faca 	bl	8003960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033d0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80033d2:	f107 0318 	add.w	r3, r7, #24
 80033d6:	4619      	mov	r1, r3
 80033d8:	481a      	ldr	r0, [pc, #104]	@ (8003444 <MX_TIM3_Init+0xd8>)
 80033da:	f008 fbcb 	bl	800bb74 <HAL_TIM_ConfigClockSource>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80033e4:	f000 fabc 	bl	8003960 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80033e8:	4816      	ldr	r0, [pc, #88]	@ (8003444 <MX_TIM3_Init+0xd8>)
 80033ea:	f007 ff46 	bl	800b27a <HAL_TIM_IC_Init>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80033f4:	f000 fab4 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033fc:	2300      	movs	r3, #0
 80033fe:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003400:	f107 0310 	add.w	r3, r7, #16
 8003404:	4619      	mov	r1, r3
 8003406:	480f      	ldr	r0, [pc, #60]	@ (8003444 <MX_TIM3_Init+0xd8>)
 8003408:	f009 f91e 	bl	800c648 <HAL_TIMEx_MasterConfigSynchronization>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8003412:	f000 faa5 	bl	8003960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003416:	2300      	movs	r3, #0
 8003418:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800341a:	2301      	movs	r3, #1
 800341c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800341e:	2300      	movs	r3, #0
 8003420:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003422:	2300      	movs	r3, #0
 8003424:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003426:	463b      	mov	r3, r7
 8003428:	2200      	movs	r2, #0
 800342a:	4619      	mov	r1, r3
 800342c:	4805      	ldr	r0, [pc, #20]	@ (8003444 <MX_TIM3_Init+0xd8>)
 800342e:	f008 fa43 	bl	800b8b8 <HAL_TIM_IC_ConfigChannel>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8003438:	f000 fa92 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800343c:	bf00      	nop
 800343e:	3728      	adds	r7, #40	@ 0x28
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	20000568 	.word	0x20000568
 8003448:	40000400 	.word	0x40000400

0800344c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08a      	sub	sp, #40	@ 0x28
 8003450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003452:	f107 0318 	add.w	r3, r7, #24
 8003456:	2200      	movs	r2, #0
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	605a      	str	r2, [r3, #4]
 800345c:	609a      	str	r2, [r3, #8]
 800345e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003460:	f107 0310 	add.w	r3, r7, #16
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800346a:	463b      	mov	r3, r7
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	605a      	str	r2, [r3, #4]
 8003472:	609a      	str	r2, [r3, #8]
 8003474:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003476:	4b2b      	ldr	r3, [pc, #172]	@ (8003524 <MX_TIM4_Init+0xd8>)
 8003478:	4a2b      	ldr	r2, [pc, #172]	@ (8003528 <MX_TIM4_Init+0xdc>)
 800347a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 800347c:	4b29      	ldr	r3, [pc, #164]	@ (8003524 <MX_TIM4_Init+0xd8>)
 800347e:	2253      	movs	r2, #83	@ 0x53
 8003480:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003482:	4b28      	ldr	r3, [pc, #160]	@ (8003524 <MX_TIM4_Init+0xd8>)
 8003484:	2200      	movs	r2, #0
 8003486:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535-1;
 8003488:	4b26      	ldr	r3, [pc, #152]	@ (8003524 <MX_TIM4_Init+0xd8>)
 800348a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800348e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003490:	4b24      	ldr	r3, [pc, #144]	@ (8003524 <MX_TIM4_Init+0xd8>)
 8003492:	2200      	movs	r2, #0
 8003494:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003496:	4b23      	ldr	r3, [pc, #140]	@ (8003524 <MX_TIM4_Init+0xd8>)
 8003498:	2200      	movs	r2, #0
 800349a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800349c:	4821      	ldr	r0, [pc, #132]	@ (8003524 <MX_TIM4_Init+0xd8>)
 800349e:	f007 fd43 	bl	800af28 <HAL_TIM_Base_Init>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 80034a8:	f000 fa5a 	bl	8003960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034b0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80034b2:	f107 0318 	add.w	r3, r7, #24
 80034b6:	4619      	mov	r1, r3
 80034b8:	481a      	ldr	r0, [pc, #104]	@ (8003524 <MX_TIM4_Init+0xd8>)
 80034ba:	f008 fb5b 	bl	800bb74 <HAL_TIM_ConfigClockSource>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80034c4:	f000 fa4c 	bl	8003960 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80034c8:	4816      	ldr	r0, [pc, #88]	@ (8003524 <MX_TIM4_Init+0xd8>)
 80034ca:	f007 fed6 	bl	800b27a <HAL_TIM_IC_Init>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80034d4:	f000 fa44 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034d8:	2300      	movs	r3, #0
 80034da:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80034e0:	f107 0310 	add.w	r3, r7, #16
 80034e4:	4619      	mov	r1, r3
 80034e6:	480f      	ldr	r0, [pc, #60]	@ (8003524 <MX_TIM4_Init+0xd8>)
 80034e8:	f009 f8ae 	bl	800c648 <HAL_TIMEx_MasterConfigSynchronization>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80034f2:	f000 fa35 	bl	8003960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80034f6:	2300      	movs	r3, #0
 80034f8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80034fa:	2301      	movs	r3, #1
 80034fc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80034fe:	2300      	movs	r3, #0
 8003500:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003502:	2300      	movs	r3, #0
 8003504:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003506:	463b      	mov	r3, r7
 8003508:	2200      	movs	r2, #0
 800350a:	4619      	mov	r1, r3
 800350c:	4805      	ldr	r0, [pc, #20]	@ (8003524 <MX_TIM4_Init+0xd8>)
 800350e:	f008 f9d3 	bl	800b8b8 <HAL_TIM_IC_ConfigChannel>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8003518:	f000 fa22 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800351c:	bf00      	nop
 800351e:	3728      	adds	r7, #40	@ 0x28
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	200005b0 	.word	0x200005b0
 8003528:	40000800 	.word	0x40000800

0800352c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003532:	463b      	mov	r3, r7
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800353a:	4b15      	ldr	r3, [pc, #84]	@ (8003590 <MX_TIM6_Init+0x64>)
 800353c:	4a15      	ldr	r2, [pc, #84]	@ (8003594 <MX_TIM6_Init+0x68>)
 800353e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8003540:	4b13      	ldr	r3, [pc, #76]	@ (8003590 <MX_TIM6_Init+0x64>)
 8003542:	2253      	movs	r2, #83	@ 0x53
 8003544:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003546:	4b12      	ldr	r3, [pc, #72]	@ (8003590 <MX_TIM6_Init+0x64>)
 8003548:	2200      	movs	r2, #0
 800354a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535-1;
 800354c:	4b10      	ldr	r3, [pc, #64]	@ (8003590 <MX_TIM6_Init+0x64>)
 800354e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003552:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003554:	4b0e      	ldr	r3, [pc, #56]	@ (8003590 <MX_TIM6_Init+0x64>)
 8003556:	2200      	movs	r2, #0
 8003558:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800355a:	480d      	ldr	r0, [pc, #52]	@ (8003590 <MX_TIM6_Init+0x64>)
 800355c:	f007 fce4 	bl	800af28 <HAL_TIM_Base_Init>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003566:	f000 f9fb 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800356a:	2300      	movs	r3, #0
 800356c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800356e:	2300      	movs	r3, #0
 8003570:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003572:	463b      	mov	r3, r7
 8003574:	4619      	mov	r1, r3
 8003576:	4806      	ldr	r0, [pc, #24]	@ (8003590 <MX_TIM6_Init+0x64>)
 8003578:	f009 f866 	bl	800c648 <HAL_TIMEx_MasterConfigSynchronization>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003582:	f000 f9ed 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003586:	bf00      	nop
 8003588:	3708      	adds	r7, #8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	200005f8 	.word	0x200005f8
 8003594:	40001000 	.word	0x40001000

08003598 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800359e:	463b      	mov	r3, r7
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80035a6:	4b15      	ldr	r3, [pc, #84]	@ (80035fc <MX_TIM7_Init+0x64>)
 80035a8:	4a15      	ldr	r2, [pc, #84]	@ (8003600 <MX_TIM7_Init+0x68>)
 80035aa:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 80035ac:	4b13      	ldr	r3, [pc, #76]	@ (80035fc <MX_TIM7_Init+0x64>)
 80035ae:	2253      	movs	r2, #83	@ 0x53
 80035b0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035b2:	4b12      	ldr	r3, [pc, #72]	@ (80035fc <MX_TIM7_Init+0x64>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80035b8:	4b10      	ldr	r3, [pc, #64]	@ (80035fc <MX_TIM7_Init+0x64>)
 80035ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80035be:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80035c0:	4b0e      	ldr	r3, [pc, #56]	@ (80035fc <MX_TIM7_Init+0x64>)
 80035c2:	2280      	movs	r2, #128	@ 0x80
 80035c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80035c6:	480d      	ldr	r0, [pc, #52]	@ (80035fc <MX_TIM7_Init+0x64>)
 80035c8:	f007 fcae 	bl	800af28 <HAL_TIM_Base_Init>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80035d2:	f000 f9c5 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035d6:	2300      	movs	r3, #0
 80035d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035da:	2300      	movs	r3, #0
 80035dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80035de:	463b      	mov	r3, r7
 80035e0:	4619      	mov	r1, r3
 80035e2:	4806      	ldr	r0, [pc, #24]	@ (80035fc <MX_TIM7_Init+0x64>)
 80035e4:	f009 f830 	bl	800c648 <HAL_TIMEx_MasterConfigSynchronization>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80035ee:	f000 f9b7 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80035f2:	bf00      	nop
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000640 	.word	0x20000640
 8003600:	40001400 	.word	0x40001400

08003604 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08a      	sub	sp, #40	@ 0x28
 8003608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800360a:	f107 0318 	add.w	r3, r7, #24
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	605a      	str	r2, [r3, #4]
 8003614:	609a      	str	r2, [r3, #8]
 8003616:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003618:	f107 0310 	add.w	r3, r7, #16
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003622:	463b      	mov	r3, r7
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	605a      	str	r2, [r3, #4]
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800362e:	4b2d      	ldr	r3, [pc, #180]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 8003630:	4a2d      	ldr	r2, [pc, #180]	@ (80036e8 <MX_TIM8_Init+0xe4>)
 8003632:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 8003634:	4b2b      	ldr	r3, [pc, #172]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 8003636:	2253      	movs	r2, #83	@ 0x53
 8003638:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800363a:	4b2a      	ldr	r3, [pc, #168]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 800363c:	2200      	movs	r2, #0
 800363e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 8003640:	4b28      	ldr	r3, [pc, #160]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 8003642:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003646:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003648:	4b26      	ldr	r3, [pc, #152]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 800364a:	2200      	movs	r2, #0
 800364c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800364e:	4b25      	ldr	r3, [pc, #148]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 8003650:	2200      	movs	r2, #0
 8003652:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003654:	4b23      	ldr	r3, [pc, #140]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 8003656:	2200      	movs	r2, #0
 8003658:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800365a:	4822      	ldr	r0, [pc, #136]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 800365c:	f007 fc64 	bl	800af28 <HAL_TIM_Base_Init>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8003666:	f000 f97b 	bl	8003960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800366a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800366e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003670:	f107 0318 	add.w	r3, r7, #24
 8003674:	4619      	mov	r1, r3
 8003676:	481b      	ldr	r0, [pc, #108]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 8003678:	f008 fa7c 	bl	800bb74 <HAL_TIM_ConfigClockSource>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8003682:	f000 f96d 	bl	8003960 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8003686:	4817      	ldr	r0, [pc, #92]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 8003688:	f007 fdf7 	bl	800b27a <HAL_TIM_IC_Init>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8003692:	f000 f965 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003696:	2300      	movs	r3, #0
 8003698:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800369a:	2300      	movs	r3, #0
 800369c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800369e:	f107 0310 	add.w	r3, r7, #16
 80036a2:	4619      	mov	r1, r3
 80036a4:	480f      	ldr	r0, [pc, #60]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 80036a6:	f008 ffcf 	bl	800c648 <HAL_TIMEx_MasterConfigSynchronization>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 80036b0:	f000 f956 	bl	8003960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80036b4:	2300      	movs	r3, #0
 80036b6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80036b8:	2301      	movs	r3, #1
 80036ba:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80036bc:	2300      	movs	r3, #0
 80036be:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80036c4:	463b      	mov	r3, r7
 80036c6:	2200      	movs	r2, #0
 80036c8:	4619      	mov	r1, r3
 80036ca:	4806      	ldr	r0, [pc, #24]	@ (80036e4 <MX_TIM8_Init+0xe0>)
 80036cc:	f008 f8f4 	bl	800b8b8 <HAL_TIM_IC_ConfigChannel>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80036d6:	f000 f943 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80036da:	bf00      	nop
 80036dc:	3728      	adds	r7, #40	@ 0x28
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	20000688 	.word	0x20000688
 80036e8:	40010400 	.word	0x40010400

080036ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80036f0:	4b11      	ldr	r3, [pc, #68]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 80036f2:	4a12      	ldr	r2, [pc, #72]	@ (800373c <MX_USART1_UART_Init+0x50>)
 80036f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80036f6:	4b10      	ldr	r3, [pc, #64]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 80036f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 8003700:	2200      	movs	r2, #0
 8003702:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003704:	4b0c      	ldr	r3, [pc, #48]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 8003706:	2200      	movs	r2, #0
 8003708:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800370a:	4b0b      	ldr	r3, [pc, #44]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 800370c:	2200      	movs	r2, #0
 800370e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003710:	4b09      	ldr	r3, [pc, #36]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 8003712:	220c      	movs	r2, #12
 8003714:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003716:	4b08      	ldr	r3, [pc, #32]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 8003718:	2200      	movs	r2, #0
 800371a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800371c:	4b06      	ldr	r3, [pc, #24]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 800371e:	2200      	movs	r2, #0
 8003720:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003722:	4805      	ldr	r0, [pc, #20]	@ (8003738 <MX_USART1_UART_Init+0x4c>)
 8003724:	f009 f872 	bl	800c80c <HAL_UART_Init>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800372e:	f000 f917 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	200006d0 	.word	0x200006d0
 800373c:	40011000 	.word	0x40011000

08003740 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003746:	2300      	movs	r3, #0
 8003748:	607b      	str	r3, [r7, #4]
 800374a:	4b0c      	ldr	r3, [pc, #48]	@ (800377c <MX_DMA_Init+0x3c>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374e:	4a0b      	ldr	r2, [pc, #44]	@ (800377c <MX_DMA_Init+0x3c>)
 8003750:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003754:	6313      	str	r3, [r2, #48]	@ 0x30
 8003756:	4b09      	ldr	r3, [pc, #36]	@ (800377c <MX_DMA_Init+0x3c>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800375e:	607b      	str	r3, [r7, #4]
 8003760:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003762:	2200      	movs	r2, #0
 8003764:	2100      	movs	r1, #0
 8003766:	2038      	movs	r0, #56	@ 0x38
 8003768:	f003 fa79 	bl	8006c5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800376c:	2038      	movs	r0, #56	@ 0x38
 800376e:	f003 fa92 	bl	8006c96 <HAL_NVIC_EnableIRQ>

}
 8003772:	bf00      	nop
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	40023800 	.word	0x40023800

08003780 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b08c      	sub	sp, #48	@ 0x30
 8003784:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003786:	f107 031c 	add.w	r3, r7, #28
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	605a      	str	r2, [r3, #4]
 8003790:	609a      	str	r2, [r3, #8]
 8003792:	60da      	str	r2, [r3, #12]
 8003794:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	61bb      	str	r3, [r7, #24]
 800379a:	4b6b      	ldr	r3, [pc, #428]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379e:	4a6a      	ldr	r2, [pc, #424]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80037a6:	4b68      	ldr	r3, [pc, #416]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ae:	61bb      	str	r3, [r7, #24]
 80037b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	617b      	str	r3, [r7, #20]
 80037b6:	4b64      	ldr	r3, [pc, #400]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ba:	4a63      	ldr	r2, [pc, #396]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037bc:	f043 0304 	orr.w	r3, r3, #4
 80037c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80037c2:	4b61      	ldr	r3, [pc, #388]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c6:	f003 0304 	and.w	r3, r3, #4
 80037ca:	617b      	str	r3, [r7, #20]
 80037cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ce:	2300      	movs	r3, #0
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d6:	4a5c      	ldr	r2, [pc, #368]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037d8:	f043 0301 	orr.w	r3, r3, #1
 80037dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80037de:	4b5a      	ldr	r3, [pc, #360]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	60fb      	str	r3, [r7, #12]
 80037ee:	4b56      	ldr	r3, [pc, #344]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f2:	4a55      	ldr	r2, [pc, #340]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037f4:	f043 0302 	orr.w	r3, r3, #2
 80037f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037fa:	4b53      	ldr	r3, [pc, #332]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 80037fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003806:	2300      	movs	r3, #0
 8003808:	60bb      	str	r3, [r7, #8]
 800380a:	4b4f      	ldr	r3, [pc, #316]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 800380c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380e:	4a4e      	ldr	r2, [pc, #312]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 8003810:	f043 0310 	orr.w	r3, r3, #16
 8003814:	6313      	str	r3, [r2, #48]	@ 0x30
 8003816:	4b4c      	ldr	r3, [pc, #304]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 8003818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381a:	f003 0310 	and.w	r3, r3, #16
 800381e:	60bb      	str	r3, [r7, #8]
 8003820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003822:	2300      	movs	r3, #0
 8003824:	607b      	str	r3, [r7, #4]
 8003826:	4b48      	ldr	r3, [pc, #288]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382a:	4a47      	ldr	r2, [pc, #284]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 800382c:	f043 0308 	orr.w	r3, r3, #8
 8003830:	6313      	str	r3, [r2, #48]	@ 0x30
 8003832:	4b45      	ldr	r3, [pc, #276]	@ (8003948 <MX_GPIO_Init+0x1c8>)
 8003834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003836:	f003 0308 	and.w	r3, r3, #8
 800383a:	607b      	str	r3, [r7, #4]
 800383c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 800383e:	2200      	movs	r2, #0
 8003840:	215c      	movs	r1, #92	@ 0x5c
 8003842:	4842      	ldr	r0, [pc, #264]	@ (800394c <MX_GPIO_Init+0x1cc>)
 8003844:	f004 f88e 	bl	8007964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003848:	2200      	movs	r2, #0
 800384a:	2101      	movs	r1, #1
 800384c:	4840      	ldr	r0, [pc, #256]	@ (8003950 <MX_GPIO_Init+0x1d0>)
 800384e:	f004 f889 	bl	8007964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8003852:	2200      	movs	r2, #0
 8003854:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003858:	483e      	ldr	r0, [pc, #248]	@ (8003954 <MX_GPIO_Init+0x1d4>)
 800385a:	f004 f883 	bl	8007964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 800385e:	2200      	movs	r2, #0
 8003860:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8003864:	483c      	ldr	r0, [pc, #240]	@ (8003958 <MX_GPIO_Init+0x1d8>)
 8003866:	f004 f87d 	bl	8007964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800386a:	2200      	movs	r2, #0
 800386c:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 8003870:	483a      	ldr	r0, [pc, #232]	@ (800395c <MX_GPIO_Init+0x1dc>)
 8003872:	f004 f877 	bl	8007964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003876:	2302      	movs	r3, #2
 8003878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800387a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800387e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003880:	2300      	movs	r3, #0
 8003882:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003884:	f107 031c 	add.w	r3, r7, #28
 8003888:	4619      	mov	r1, r3
 800388a:	4830      	ldr	r0, [pc, #192]	@ (800394c <MX_GPIO_Init+0x1cc>)
 800388c:	f003 fdd2 	bl	8007434 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 8003890:	2354      	movs	r3, #84	@ 0x54
 8003892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003894:	2301      	movs	r3, #1
 8003896:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003898:	2302      	movs	r3, #2
 800389a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800389c:	2300      	movs	r3, #0
 800389e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a0:	f107 031c 	add.w	r3, r7, #28
 80038a4:	4619      	mov	r1, r3
 80038a6:	4829      	ldr	r0, [pc, #164]	@ (800394c <MX_GPIO_Init+0x1cc>)
 80038a8:	f003 fdc4 	bl	8007434 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80038ac:	2308      	movs	r3, #8
 80038ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038b0:	2301      	movs	r3, #1
 80038b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038b4:	2301      	movs	r3, #1
 80038b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038b8:	2300      	movs	r3, #0
 80038ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038bc:	f107 031c 	add.w	r3, r7, #28
 80038c0:	4619      	mov	r1, r3
 80038c2:	4822      	ldr	r0, [pc, #136]	@ (800394c <MX_GPIO_Init+0x1cc>)
 80038c4:	f003 fdb6 	bl	8007434 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80038c8:	2301      	movs	r3, #1
 80038ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038cc:	2301      	movs	r3, #1
 80038ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d0:	2300      	movs	r3, #0
 80038d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038d4:	2300      	movs	r3, #0
 80038d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038d8:	f107 031c 	add.w	r3, r7, #28
 80038dc:	4619      	mov	r1, r3
 80038de:	481c      	ldr	r0, [pc, #112]	@ (8003950 <MX_GPIO_Init+0x1d0>)
 80038e0:	f003 fda8 	bl	8007434 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038ea:	2301      	movs	r3, #1
 80038ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80038ee:	2302      	movs	r3, #2
 80038f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038f2:	2300      	movs	r3, #0
 80038f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038f6:	f107 031c 	add.w	r3, r7, #28
 80038fa:	4619      	mov	r1, r3
 80038fc:	4815      	ldr	r0, [pc, #84]	@ (8003954 <MX_GPIO_Init+0x1d4>)
 80038fe:	f003 fd99 	bl	8007434 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_15;
 8003902:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8003906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003908:	2301      	movs	r3, #1
 800390a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800390c:	2302      	movs	r3, #2
 800390e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003910:	2300      	movs	r3, #0
 8003912:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003914:	f107 031c 	add.w	r3, r7, #28
 8003918:	4619      	mov	r1, r3
 800391a:	480f      	ldr	r0, [pc, #60]	@ (8003958 <MX_GPIO_Init+0x1d8>)
 800391c:	f003 fd8a 	bl	8007434 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
 8003920:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8003924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003926:	2301      	movs	r3, #1
 8003928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800392a:	2300      	movs	r3, #0
 800392c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800392e:	2300      	movs	r3, #0
 8003930:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003932:	f107 031c 	add.w	r3, r7, #28
 8003936:	4619      	mov	r1, r3
 8003938:	4808      	ldr	r0, [pc, #32]	@ (800395c <MX_GPIO_Init+0x1dc>)
 800393a:	f003 fd7b 	bl	8007434 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800393e:	bf00      	nop
 8003940:	3730      	adds	r7, #48	@ 0x30
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800
 800394c:	40020000 	.word	0x40020000
 8003950:	40020400 	.word	0x40020400
 8003954:	40021000 	.word	0x40021000
 8003958:	40020c00 	.word	0x40020c00
 800395c:	40020800 	.word	0x40020800

08003960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003964:	b672      	cpsid	i
}
 8003966:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003968:	bf00      	nop
 800396a:	e7fd      	b.n	8003968 <Error_Handler+0x8>

0800396c <printUserName>:
	    }
}


void printUserName(uint8_t *uid)
{
 800396c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800396e:	b099      	sub	sp, #100	@ 0x64
 8003970:	af04      	add	r7, sp, #16
 8003972:	6078      	str	r0, [r7, #4]
	   // Khng c th
	    if (uid == NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d111      	bne.n	800399e <printUserName+0x32>
	    {
	        if (uidcheck)
 800397a:	4b56      	ldr	r3, [pc, #344]	@ (8003ad4 <printUserName+0x168>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2b00      	cmp	r3, #0
 8003980:	f000 80a2 	beq.w	8003ac8 <printUserName+0x15c>
	        {
	            HAL_UART_Transmit(&huart1, (uint8_t*)"Please charge your ID CARD \r\n", 31, HAL_MAX_DELAY);
 8003984:	f04f 33ff 	mov.w	r3, #4294967295
 8003988:	221f      	movs	r2, #31
 800398a:	4953      	ldr	r1, [pc, #332]	@ (8003ad8 <printUserName+0x16c>)
 800398c:	4853      	ldr	r0, [pc, #332]	@ (8003adc <printUserName+0x170>)
 800398e:	f008 ff8d 	bl	800c8ac <HAL_UART_Transmit>
	            memset(lastUID, 0, UID_LEN); //Gn ton b gi tr trong mng lastUID v 0 (zero)
 8003992:	2205      	movs	r2, #5
 8003994:	2100      	movs	r1, #0
 8003996:	4852      	ldr	r0, [pc, #328]	@ (8003ae0 <printUserName+0x174>)
 8003998:	f00a fe18 	bl	800e5cc <memset>
	        }
	        return;
 800399c:	e094      	b.n	8003ac8 <printUserName+0x15c>
	    }

	    //  Nu l UID ging ln trc th khng in li
	    if (uidcheck && memcmp(uid, lastUID, UID_LEN) == 0)
 800399e:	4b4d      	ldr	r3, [pc, #308]	@ (8003ad4 <printUserName+0x168>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d008      	beq.n	80039b8 <printUserName+0x4c>
 80039a6:	2205      	movs	r2, #5
 80039a8:	494d      	ldr	r1, [pc, #308]	@ (8003ae0 <printUserName+0x174>)
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f00a fdfe 	bl	800e5ac <memcmp>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f000 808a 	beq.w	8003acc <printUserName+0x160>
	        return;
	    if (uid!=NULL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f000 8087 	beq.w	8003ace <printUserName+0x162>
	    {
	    //  UID mi th cp nht v x l
	    memcpy(lastUID, uid, UID_LEN);
 80039c0:	4b47      	ldr	r3, [pc, #284]	@ (8003ae0 <printUserName+0x174>)
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	6810      	ldr	r0, [r2, #0]
 80039c6:	6018      	str	r0, [r3, #0]
 80039c8:	7912      	ldrb	r2, [r2, #4]
 80039ca:	711a      	strb	r2, [r3, #4]
	    uidcheck = 1;
 80039cc:	4b41      	ldr	r3, [pc, #260]	@ (8003ad4 <printUserName+0x168>)
 80039ce:	2201      	movs	r2, #1
 80039d0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < userCount; i++)
 80039d2:	2300      	movs	r3, #0
 80039d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039d6:	e048      	b.n	8003a6a <printUserName+0xfe>
    {
        if (memcmp(uid, userList[i].uid, UID_LEN) == 0)
 80039d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039da:	4613      	mov	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	4413      	add	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4413      	add	r3, r2
 80039e4:	4a3f      	ldr	r2, [pc, #252]	@ (8003ae4 <printUserName+0x178>)
 80039e6:	4413      	add	r3, r2
 80039e8:	2205      	movs	r2, #5
 80039ea:	4619      	mov	r1, r3
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f00a fddd 	bl	800e5ac <memcmp>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d135      	bne.n	8003a64 <printUserName+0xf8>
        {
            char msg[64];
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 80039fc:	461e      	mov	r6, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3301      	adds	r3, #1
 8003a02:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003a04:	469c      	mov	ip, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	3302      	adds	r3, #2
 8003a0a:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003a0c:	4619      	mov	r1, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3303      	adds	r3, #3
 8003a12:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003a14:	461c      	mov	r4, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003a1c:	461d      	mov	r5, r3
                    userList[i].name);
 8003a1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a20:	4613      	mov	r3, r2
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	4413      	add	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	4a2e      	ldr	r2, [pc, #184]	@ (8003ae4 <printUserName+0x178>)
 8003a2c:	4413      	add	r3, r2
 8003a2e:	3305      	adds	r3, #5
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8003a30:	f107 000c 	add.w	r0, r7, #12
 8003a34:	9303      	str	r3, [sp, #12]
 8003a36:	9502      	str	r5, [sp, #8]
 8003a38:	9401      	str	r4, [sp, #4]
 8003a3a:	9100      	str	r1, [sp, #0]
 8003a3c:	4663      	mov	r3, ip
 8003a3e:	4632      	mov	r2, r6
 8003a40:	4929      	ldr	r1, [pc, #164]	@ (8003ae8 <printUserName+0x17c>)
 8003a42:	f00a fcb9 	bl	800e3b8 <siprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003a46:	f107 030c 	add.w	r3, r7, #12
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fc fc10 	bl	8000270 <strlen>
 8003a50:	4603      	mov	r3, r0
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	f107 010c 	add.w	r1, r7, #12
 8003a58:	f04f 33ff 	mov.w	r3, #4294967295
 8003a5c:	481f      	ldr	r0, [pc, #124]	@ (8003adc <printUserName+0x170>)
 8003a5e:	f008 ff25 	bl	800c8ac <HAL_UART_Transmit>
 8003a62:	e034      	b.n	8003ace <printUserName+0x162>
    for (int i = 0; i < userCount; i++)
 8003a64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a66:	3301      	adds	r3, #1
 8003a68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a6a:	2206      	movs	r2, #6
 8003a6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	dbb2      	blt.n	80039d8 <printUserName+0x6c>
        }
    }
    // Khng tm thy trong danh sch
    char unknown[64];
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003a76:	461c      	mov	r4, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003a7e:	461d      	mov	r5, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	3302      	adds	r3, #2
 8003a84:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003a86:	461a      	mov	r2, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3303      	adds	r3, #3
 8003a8c:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003a8e:	4619      	mov	r1, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3304      	adds	r3, #4
 8003a94:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 8003a96:	f107 000c 	add.w	r0, r7, #12
 8003a9a:	9302      	str	r3, [sp, #8]
 8003a9c:	9101      	str	r1, [sp, #4]
 8003a9e:	9200      	str	r2, [sp, #0]
 8003aa0:	462b      	mov	r3, r5
 8003aa2:	4622      	mov	r2, r4
 8003aa4:	4911      	ldr	r1, [pc, #68]	@ (8003aec <printUserName+0x180>)
 8003aa6:	f00a fc87 	bl	800e3b8 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)unknown, strlen(unknown), HAL_MAX_DELAY);
 8003aaa:	f107 030c 	add.w	r3, r7, #12
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fc fbde 	bl	8000270 <strlen>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	f107 010c 	add.w	r1, r7, #12
 8003abc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac0:	4806      	ldr	r0, [pc, #24]	@ (8003adc <printUserName+0x170>)
 8003ac2:	f008 fef3 	bl	800c8ac <HAL_UART_Transmit>
 8003ac6:	e002      	b.n	8003ace <printUserName+0x162>
	        return;
 8003ac8:	bf00      	nop
 8003aca:	e000      	b.n	8003ace <printUserName+0x162>
	        return;
 8003acc:	bf00      	nop
}
}
 8003ace:	3754      	adds	r7, #84	@ 0x54
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ad4:	20001798 	.word	0x20001798
 8003ad8:	080115e0 	.word	0x080115e0
 8003adc:	200006d0 	.word	0x200006d0
 8003ae0:	20001788 	.word	0x20001788
 8003ae4:	20000010 	.word	0x20000010
 8003ae8:	08011600 	.word	0x08011600
 8003aec:	0801162c 	.word	0x0801162c

08003af0 <isAuthorizedUID>:


bool isAuthorizedUID(uint8_t *uid)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < userCount; i++)
 8003af8:	2300      	movs	r3, #0
 8003afa:	60fb      	str	r3, [r7, #12]
 8003afc:	e014      	b.n	8003b28 <isAuthorizedUID+0x38>
    {
        if (memcmp(uid, userList[i].uid, 5) == 0)
 8003afe:	68fa      	ldr	r2, [r7, #12]
 8003b00:	4613      	mov	r3, r2
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	4413      	add	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	4413      	add	r3, r2
 8003b0a:	4a0c      	ldr	r2, [pc, #48]	@ (8003b3c <isAuthorizedUID+0x4c>)
 8003b0c:	4413      	add	r3, r2
 8003b0e:	2205      	movs	r2, #5
 8003b10:	4619      	mov	r1, r3
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f00a fd4a 	bl	800e5ac <memcmp>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <isAuthorizedUID+0x32>
            return true;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e007      	b.n	8003b32 <isAuthorizedUID+0x42>
    for (int i = 0; i < userCount; i++)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3301      	adds	r3, #1
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	2206      	movs	r2, #6
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	dbe6      	blt.n	8003afe <isAuthorizedUID+0xe>
    }
    return false;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	20000010 	.word	0x20000010

08003b40 <checkRFIDAndControlRelay>:


void checkRFIDAndControlRelay(void)
{
 8003b40:	b5b0      	push	{r4, r5, r7, lr}
 8003b42:	b094      	sub	sp, #80	@ 0x50
 8003b44:	af04      	add	r7, sp, #16
    status = MFRC522_Request(PICC_REQIDL, str);
 8003b46:	4959      	ldr	r1, [pc, #356]	@ (8003cac <checkRFIDAndControlRelay+0x16c>)
 8003b48:	2026      	movs	r0, #38	@ 0x26
 8003b4a:	f7fe fb38 	bl	80021be <MFRC522_Request>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	461a      	mov	r2, r3
 8003b52:	4b57      	ldr	r3, [pc, #348]	@ (8003cb0 <checkRFIDAndControlRelay+0x170>)
 8003b54:	701a      	strb	r2, [r3, #0]

    if (status == MI_OK && MFRC522_Anticoll(str) == MI_OK)
 8003b56:	4b56      	ldr	r3, [pc, #344]	@ (8003cb0 <checkRFIDAndControlRelay+0x170>)
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d175      	bne.n	8003c4a <checkRFIDAndControlRelay+0x10a>
 8003b5e:	4853      	ldr	r0, [pc, #332]	@ (8003cac <checkRFIDAndControlRelay+0x16c>)
 8003b60:	f7fe fb52 	bl	8002208 <MFRC522_Anticoll>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d16f      	bne.n	8003c4a <checkRFIDAndControlRelay+0x10a>
    {
        memcpy(currentUID, str, UID_LEN);
 8003b6a:	4b52      	ldr	r3, [pc, #328]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003b6c:	4a4f      	ldr	r2, [pc, #316]	@ (8003cac <checkRFIDAndControlRelay+0x16c>)
 8003b6e:	6810      	ldr	r0, [r2, #0]
 8003b70:	6018      	str	r0, [r3, #0]
 8003b72:	7912      	ldrb	r2, [r2, #4]
 8003b74:	711a      	strb	r2, [r3, #4]
        rfidDetected = 1;
 8003b76:	4b50      	ldr	r3, [pc, #320]	@ (8003cb8 <checkRFIDAndControlRelay+0x178>)
 8003b78:	2201      	movs	r2, #1
 8003b7a:	601a      	str	r2, [r3, #0]
        rfidLostCounter = 0;
 8003b7c:	4b4f      	ldr	r3, [pc, #316]	@ (8003cbc <checkRFIDAndControlRelay+0x17c>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	601a      	str	r2, [r3, #0]

        // UART Debug
        char dbg[64];
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
                currentUID[0], currentUID[1], currentUID[2],
 8003b82:	4b4c      	ldr	r3, [pc, #304]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003b84:	781b      	ldrb	r3, [r3, #0]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003b86:	461c      	mov	r4, r3
                currentUID[0], currentUID[1], currentUID[2],
 8003b88:	4b4a      	ldr	r3, [pc, #296]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003b8a:	785b      	ldrb	r3, [r3, #1]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003b8c:	461d      	mov	r5, r3
                currentUID[0], currentUID[1], currentUID[2],
 8003b8e:	4b49      	ldr	r3, [pc, #292]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003b90:	789b      	ldrb	r3, [r3, #2]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003b92:	461a      	mov	r2, r3
                currentUID[3], currentUID[4]);
 8003b94:	4b47      	ldr	r3, [pc, #284]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003b96:	78db      	ldrb	r3, [r3, #3]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003b98:	4619      	mov	r1, r3
                currentUID[3], currentUID[4]);
 8003b9a:	4b46      	ldr	r3, [pc, #280]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003b9c:	791b      	ldrb	r3, [r3, #4]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 8003b9e:	4638      	mov	r0, r7
 8003ba0:	9302      	str	r3, [sp, #8]
 8003ba2:	9101      	str	r1, [sp, #4]
 8003ba4:	9200      	str	r2, [sp, #0]
 8003ba6:	462b      	mov	r3, r5
 8003ba8:	4622      	mov	r2, r4
 8003baa:	4945      	ldr	r1, [pc, #276]	@ (8003cc0 <checkRFIDAndControlRelay+0x180>)
 8003bac:	f00a fc04 	bl	800e3b8 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 8003bb0:	463b      	mov	r3, r7
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7fc fb5c 	bl	8000270 <strlen>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	4639      	mov	r1, r7
 8003bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc2:	4840      	ldr	r0, [pc, #256]	@ (8003cc4 <checkRFIDAndControlRelay+0x184>)
 8003bc4:	f008 fe72 	bl	800c8ac <HAL_UART_Transmit>

//        //  Ch gi CAN nu l UID mi
        if (!uidcheck || memcmp(currentUID, lastUID, UID_LEN) != 0)
 8003bc8:	4b3f      	ldr	r3, [pc, #252]	@ (8003cc8 <checkRFIDAndControlRelay+0x188>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d007      	beq.n	8003be0 <checkRFIDAndControlRelay+0xa0>
 8003bd0:	2205      	movs	r2, #5
 8003bd2:	493e      	ldr	r1, [pc, #248]	@ (8003ccc <checkRFIDAndControlRelay+0x18c>)
 8003bd4:	4837      	ldr	r0, [pc, #220]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003bd6:	f00a fce9 	bl	800e5ac <memcmp>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d011      	beq.n	8003c04 <checkRFIDAndControlRelay+0xc4>
        {
            printUserName(currentUID);
 8003be0:	4834      	ldr	r0, [pc, #208]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003be2:	f7ff fec3 	bl	800396c <printUserName>
            memcpy(lastUID, currentUID, UID_LEN);
 8003be6:	4b39      	ldr	r3, [pc, #228]	@ (8003ccc <checkRFIDAndControlRelay+0x18c>)
 8003be8:	4a32      	ldr	r2, [pc, #200]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003bea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003bee:	6018      	str	r0, [r3, #0]
 8003bf0:	3304      	adds	r3, #4
 8003bf2:	7019      	strb	r1, [r3, #0]
            uidcheck = 1;
 8003bf4:	4b34      	ldr	r3, [pc, #208]	@ (8003cc8 <checkRFIDAndControlRelay+0x188>)
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]

            // Gi CAN
            CAN_SendTopicData(TOPIC_ID_RFID, currentUID, UID_LEN);
 8003bfa:	2205      	movs	r2, #5
 8003bfc:	492d      	ldr	r1, [pc, #180]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003bfe:	2010      	movs	r0, #16
 8003c00:	f7fe fb5e 	bl	80022c0 <CAN_SendTopicData>
        }

        //  iu khin Relay
        if (isAuthorizedUID(currentUID))
 8003c04:	482b      	ldr	r0, [pc, #172]	@ (8003cb4 <checkRFIDAndControlRelay+0x174>)
 8003c06:	f7ff ff73 	bl	8003af0 <isAuthorizedUID>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00f      	beq.n	8003c30 <checkRFIDAndControlRelay+0xf0>
        {
            if (!relayOn)
 8003c10:	4b2f      	ldr	r3, [pc, #188]	@ (8003cd0 <checkRFIDAndControlRelay+0x190>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	f083 0301 	eor.w	r3, r3, #1
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d042      	beq.n	8003ca4 <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003c1e:	2201      	movs	r2, #1
 8003c20:	2110      	movs	r1, #16
 8003c22:	482c      	ldr	r0, [pc, #176]	@ (8003cd4 <checkRFIDAndControlRelay+0x194>)
 8003c24:	f003 fe9e 	bl	8007964 <HAL_GPIO_WritePin>
                relayOn = true;
 8003c28:	4b29      	ldr	r3, [pc, #164]	@ (8003cd0 <checkRFIDAndControlRelay+0x190>)
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	701a      	strb	r2, [r3, #0]
 8003c2e:	e039      	b.n	8003ca4 <checkRFIDAndControlRelay+0x164>
            }
        }
        else
        {
            if (relayOn)
 8003c30:	4b27      	ldr	r3, [pc, #156]	@ (8003cd0 <checkRFIDAndControlRelay+0x190>)
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d035      	beq.n	8003ca4 <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003c38:	2200      	movs	r2, #0
 8003c3a:	2110      	movs	r1, #16
 8003c3c:	4825      	ldr	r0, [pc, #148]	@ (8003cd4 <checkRFIDAndControlRelay+0x194>)
 8003c3e:	f003 fe91 	bl	8007964 <HAL_GPIO_WritePin>
                relayOn = false;
 8003c42:	4b23      	ldr	r3, [pc, #140]	@ (8003cd0 <checkRFIDAndControlRelay+0x190>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	701a      	strb	r2, [r3, #0]
 8003c48:	e02c      	b.n	8003ca4 <checkRFIDAndControlRelay+0x164>

        return;
    }

    //  Khng c c th
    rfidLostCounter++;
 8003c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8003cbc <checkRFIDAndControlRelay+0x17c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	4a1a      	ldr	r2, [pc, #104]	@ (8003cbc <checkRFIDAndControlRelay+0x17c>)
 8003c52:	6013      	str	r3, [r2, #0]
//    if (rfidLostCounter >= RFID_LOST_THRESHOLD)
//    {
        // Ch thc hin reset khi thc s khng cn th
        if (uidcheck)
 8003c54:	4b1c      	ldr	r3, [pc, #112]	@ (8003cc8 <checkRFIDAndControlRelay+0x188>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d020      	beq.n	8003c9e <checkRFIDAndControlRelay+0x15e>
        {
            printUserName(NULL);
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	f7ff fe85 	bl	800396c <printUserName>
            uidcheck = 0;
 8003c62:	4b19      	ldr	r3, [pc, #100]	@ (8003cc8 <checkRFIDAndControlRelay+0x188>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
            memset(lastUID, 0, UID_LEN);
 8003c68:	2205      	movs	r2, #5
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	4817      	ldr	r0, [pc, #92]	@ (8003ccc <checkRFIDAndControlRelay+0x18c>)
 8003c6e:	f00a fcad 	bl	800e5cc <memset>
            rfidDetected = 0;
 8003c72:	4b11      	ldr	r3, [pc, #68]	@ (8003cb8 <checkRFIDAndControlRelay+0x178>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]

            HAL_UART_Transmit(&huart1,
 8003c78:	f04f 33ff 	mov.w	r3, #4294967295
 8003c7c:	2222      	movs	r2, #34	@ 0x22
 8003c7e:	4916      	ldr	r1, [pc, #88]	@ (8003cd8 <checkRFIDAndControlRelay+0x198>)
 8003c80:	4810      	ldr	r0, [pc, #64]	@ (8003cc4 <checkRFIDAndControlRelay+0x184>)
 8003c82:	f008 fe13 	bl	800c8ac <HAL_UART_Transmit>
                              (uint8_t*)"[RFID] Khng pht hin th\r\n",
                              strlen("[RFID] Khng pht hin th\r\n"),
                              HAL_MAX_DELAY);

            if (relayOn)
 8003c86:	4b12      	ldr	r3, [pc, #72]	@ (8003cd0 <checkRFIDAndControlRelay+0x190>)
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d007      	beq.n	8003c9e <checkRFIDAndControlRelay+0x15e>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2110      	movs	r1, #16
 8003c92:	4810      	ldr	r0, [pc, #64]	@ (8003cd4 <checkRFIDAndControlRelay+0x194>)
 8003c94:	f003 fe66 	bl	8007964 <HAL_GPIO_WritePin>
                relayOn = false;
 8003c98:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd0 <checkRFIDAndControlRelay+0x190>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	701a      	strb	r2, [r3, #0]
            }
        }

        rfidLostCounter = 0;
 8003c9e:	4b07      	ldr	r3, [pc, #28]	@ (8003cbc <checkRFIDAndControlRelay+0x17c>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
    }
 8003ca4:	3740      	adds	r7, #64	@ 0x40
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8003caa:	bf00      	nop
 8003cac:	20000744 	.word	0x20000744
 8003cb0:	20000740 	.word	0x20000740
 8003cb4:	20001780 	.word	0x20001780
 8003cb8:	20001794 	.word	0x20001794
 8003cbc:	20001790 	.word	0x20001790
 8003cc0:	08011660 	.word	0x08011660
 8003cc4:	200006d0 	.word	0x200006d0
 8003cc8:	20001798 	.word	0x20001798
 8003ccc:	20001788 	.word	0x20001788
 8003cd0:	2000178d 	.word	0x2000178d
 8003cd4:	40020000 	.word	0x40020000
 8003cd8:	08011688 	.word	0x08011688

08003cdc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	607b      	str	r3, [r7, #4]
 8003ce6:	4b13      	ldr	r3, [pc, #76]	@ (8003d34 <HAL_MspInit+0x58>)
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	4a12      	ldr	r2, [pc, #72]	@ (8003d34 <HAL_MspInit+0x58>)
 8003cec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cf2:	4b10      	ldr	r3, [pc, #64]	@ (8003d34 <HAL_MspInit+0x58>)
 8003cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cfa:	607b      	str	r3, [r7, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cfe:	2300      	movs	r3, #0
 8003d00:	603b      	str	r3, [r7, #0]
 8003d02:	4b0c      	ldr	r3, [pc, #48]	@ (8003d34 <HAL_MspInit+0x58>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	4a0b      	ldr	r2, [pc, #44]	@ (8003d34 <HAL_MspInit+0x58>)
 8003d08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d0e:	4b09      	ldr	r3, [pc, #36]	@ (8003d34 <HAL_MspInit+0x58>)
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	2005      	movs	r0, #5
 8003d20:	f002 ff9d 	bl	8006c5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003d24:	2005      	movs	r0, #5
 8003d26:	f002 ffb6 	bl	8006c96 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d2a:	bf00      	nop
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40023800 	.word	0x40023800

08003d38 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b08a      	sub	sp, #40	@ 0x28
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d40:	f107 0314 	add.w	r3, r7, #20
 8003d44:	2200      	movs	r2, #0
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	605a      	str	r2, [r3, #4]
 8003d4a:	609a      	str	r2, [r3, #8]
 8003d4c:	60da      	str	r2, [r3, #12]
 8003d4e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a32      	ldr	r2, [pc, #200]	@ (8003e20 <HAL_ADC_MspInit+0xe8>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d15e      	bne.n	8003e18 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	613b      	str	r3, [r7, #16]
 8003d5e:	4b31      	ldr	r3, [pc, #196]	@ (8003e24 <HAL_ADC_MspInit+0xec>)
 8003d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d62:	4a30      	ldr	r2, [pc, #192]	@ (8003e24 <HAL_ADC_MspInit+0xec>)
 8003d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d68:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e24 <HAL_ADC_MspInit+0xec>)
 8003d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d72:	613b      	str	r3, [r7, #16]
 8003d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d76:	2300      	movs	r3, #0
 8003d78:	60fb      	str	r3, [r7, #12]
 8003d7a:	4b2a      	ldr	r3, [pc, #168]	@ (8003e24 <HAL_ADC_MspInit+0xec>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7e:	4a29      	ldr	r2, [pc, #164]	@ (8003e24 <HAL_ADC_MspInit+0xec>)
 8003d80:	f043 0301 	orr.w	r3, r3, #1
 8003d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d86:	4b27      	ldr	r3, [pc, #156]	@ (8003e24 <HAL_ADC_MspInit+0xec>)
 8003d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003d92:	2301      	movs	r3, #1
 8003d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d96:	2303      	movs	r3, #3
 8003d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d9e:	f107 0314 	add.w	r3, r7, #20
 8003da2:	4619      	mov	r1, r3
 8003da4:	4820      	ldr	r0, [pc, #128]	@ (8003e28 <HAL_ADC_MspInit+0xf0>)
 8003da6:	f003 fb45 	bl	8007434 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003daa:	4b20      	ldr	r3, [pc, #128]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003dac:	4a20      	ldr	r2, [pc, #128]	@ (8003e30 <HAL_ADC_MspInit+0xf8>)
 8003dae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003db0:	4b1e      	ldr	r3, [pc, #120]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003db6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003dc4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003dc8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003dca:	4b18      	ldr	r3, [pc, #96]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003dcc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003dd0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003dd2:	4b16      	ldr	r3, [pc, #88]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003dd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003dd8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003dda:	4b14      	ldr	r3, [pc, #80]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003de0:	4b12      	ldr	r3, [pc, #72]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003de6:	4b11      	ldr	r3, [pc, #68]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003dec:	480f      	ldr	r0, [pc, #60]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003dee:	f002 ff97 	bl	8006d20 <HAL_DMA_Init>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8003df8:	f7ff fdb2 	bl	8003960 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a0b      	ldr	r2, [pc, #44]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003e00:	639a      	str	r2, [r3, #56]	@ 0x38
 8003e02:	4a0a      	ldr	r2, [pc, #40]	@ (8003e2c <HAL_ADC_MspInit+0xf4>)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003e08:	2200      	movs	r2, #0
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	2012      	movs	r0, #18
 8003e0e:	f002 ff26 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003e12:	2012      	movs	r0, #18
 8003e14:	f002 ff3f 	bl	8006c96 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003e18:	bf00      	nop
 8003e1a:	3728      	adds	r7, #40	@ 0x28
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	40012000 	.word	0x40012000
 8003e24:	40023800 	.word	0x40023800
 8003e28:	40020000 	.word	0x40020000
 8003e2c:	20000374 	.word	0x20000374
 8003e30:	40026410 	.word	0x40026410

08003e34 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b08c      	sub	sp, #48	@ 0x30
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e3c:	f107 031c 	add.w	r3, r7, #28
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	605a      	str	r2, [r3, #4]
 8003e46:	609a      	str	r2, [r3, #8]
 8003e48:	60da      	str	r2, [r3, #12]
 8003e4a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a66      	ldr	r2, [pc, #408]	@ (8003fec <HAL_CAN_MspInit+0x1b8>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d165      	bne.n	8003f22 <HAL_CAN_MspInit+0xee>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003e56:	4b66      	ldr	r3, [pc, #408]	@ (8003ff0 <HAL_CAN_MspInit+0x1bc>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	4a64      	ldr	r2, [pc, #400]	@ (8003ff0 <HAL_CAN_MspInit+0x1bc>)
 8003e5e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003e60:	4b63      	ldr	r3, [pc, #396]	@ (8003ff0 <HAL_CAN_MspInit+0x1bc>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d10d      	bne.n	8003e84 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003e68:	2300      	movs	r3, #0
 8003e6a:	61bb      	str	r3, [r7, #24]
 8003e6c:	4b61      	ldr	r3, [pc, #388]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e70:	4a60      	ldr	r2, [pc, #384]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003e72:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003e76:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e78:	4b5e      	ldr	r3, [pc, #376]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e80:	61bb      	str	r3, [r7, #24]
 8003e82:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e84:	2300      	movs	r3, #0
 8003e86:	617b      	str	r3, [r7, #20]
 8003e88:	4b5a      	ldr	r3, [pc, #360]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8c:	4a59      	ldr	r2, [pc, #356]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003e8e:	f043 0308 	orr.w	r3, r3, #8
 8003e92:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e94:	4b57      	ldr	r3, [pc, #348]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e98:	f003 0308 	and.w	r3, r3, #8
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eac:	2303      	movs	r3, #3
 8003eae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003eb0:	2309      	movs	r3, #9
 8003eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003eb4:	f107 031c 	add.w	r3, r7, #28
 8003eb8:	4619      	mov	r1, r3
 8003eba:	484f      	ldr	r0, [pc, #316]	@ (8003ff8 <HAL_CAN_MspInit+0x1c4>)
 8003ebc:	f003 faba 	bl	8007434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003ed0:	2309      	movs	r3, #9
 8003ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ed4:	f107 031c 	add.w	r3, r7, #28
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4847      	ldr	r0, [pc, #284]	@ (8003ff8 <HAL_CAN_MspInit+0x1c4>)
 8003edc:	f003 faaa 	bl	8007434 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	2013      	movs	r0, #19
 8003ee6:	f002 feba 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8003eea:	2013      	movs	r0, #19
 8003eec:	f002 fed3 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	2014      	movs	r0, #20
 8003ef6:	f002 feb2 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003efa:	2014      	movs	r0, #20
 8003efc:	f002 fecb 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003f00:	2200      	movs	r2, #0
 8003f02:	2100      	movs	r1, #0
 8003f04:	2015      	movs	r0, #21
 8003f06:	f002 feaa 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003f0a:	2015      	movs	r0, #21
 8003f0c:	f002 fec3 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8003f10:	2200      	movs	r2, #0
 8003f12:	2100      	movs	r1, #0
 8003f14:	2016      	movs	r0, #22
 8003f16:	f002 fea2 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8003f1a:	2016      	movs	r0, #22
 8003f1c:	f002 febb 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8003f20:	e060      	b.n	8003fe4 <HAL_CAN_MspInit+0x1b0>
  else if(hcan->Instance==CAN2)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a35      	ldr	r2, [pc, #212]	@ (8003ffc <HAL_CAN_MspInit+0x1c8>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d15b      	bne.n	8003fe4 <HAL_CAN_MspInit+0x1b0>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	613b      	str	r3, [r7, #16]
 8003f30:	4b30      	ldr	r3, [pc, #192]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f34:	4a2f      	ldr	r2, [pc, #188]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f44:	613b      	str	r3, [r7, #16]
 8003f46:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003f48:	4b29      	ldr	r3, [pc, #164]	@ (8003ff0 <HAL_CAN_MspInit+0x1bc>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	4a28      	ldr	r2, [pc, #160]	@ (8003ff0 <HAL_CAN_MspInit+0x1bc>)
 8003f50:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003f52:	4b27      	ldr	r3, [pc, #156]	@ (8003ff0 <HAL_CAN_MspInit+0x1bc>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d10d      	bne.n	8003f76 <HAL_CAN_MspInit+0x142>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60fb      	str	r3, [r7, #12]
 8003f5e:	4b25      	ldr	r3, [pc, #148]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	4a24      	ldr	r2, [pc, #144]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f68:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f6a:	4b22      	ldr	r3, [pc, #136]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f72:	60fb      	str	r3, [r7, #12]
 8003f74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f76:	2300      	movs	r3, #0
 8003f78:	60bb      	str	r3, [r7, #8]
 8003f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f7e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f80:	f043 0302 	orr.w	r3, r3, #2
 8003f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f86:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff4 <HAL_CAN_MspInit+0x1c0>)
 8003f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	60bb      	str	r3, [r7, #8]
 8003f90:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003f92:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8003fa4:	2309      	movs	r3, #9
 8003fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fa8:	f107 031c 	add.w	r3, r7, #28
 8003fac:	4619      	mov	r1, r3
 8003fae:	4814      	ldr	r0, [pc, #80]	@ (8004000 <HAL_CAN_MspInit+0x1cc>)
 8003fb0:	f003 fa40 	bl	8007434 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	203f      	movs	r0, #63	@ 0x3f
 8003fba:	f002 fe50 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8003fbe:	203f      	movs	r0, #63	@ 0x3f
 8003fc0:	f002 fe69 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	2040      	movs	r0, #64	@ 0x40
 8003fca:	f002 fe48 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8003fce:	2040      	movs	r0, #64	@ 0x40
 8003fd0:	f002 fe61 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	2041      	movs	r0, #65	@ 0x41
 8003fda:	f002 fe40 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8003fde:	2041      	movs	r0, #65	@ 0x41
 8003fe0:	f002 fe59 	bl	8006c96 <HAL_NVIC_EnableIRQ>
}
 8003fe4:	bf00      	nop
 8003fe6:	3730      	adds	r7, #48	@ 0x30
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	40006400 	.word	0x40006400
 8003ff0:	2000179c 	.word	0x2000179c
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	40020c00 	.word	0x40020c00
 8003ffc:	40006800 	.word	0x40006800
 8004000:	40020400 	.word	0x40020400

08004004 <HAL_CAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN1)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a27      	ldr	r2, [pc, #156]	@ (80040b0 <HAL_CAN_MspDeInit+0xac>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d11f      	bne.n	8004056 <HAL_CAN_MspDeInit+0x52>
  {
    /* USER CODE BEGIN CAN1_MspDeInit 0 */

    /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    HAL_RCC_CAN1_CLK_ENABLED--;
 8004016:	4b27      	ldr	r3, [pc, #156]	@ (80040b4 <HAL_CAN_MspDeInit+0xb0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	3b01      	subs	r3, #1
 800401c:	4a25      	ldr	r2, [pc, #148]	@ (80040b4 <HAL_CAN_MspDeInit+0xb0>)
 800401e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==0){
 8004020:	4b24      	ldr	r3, [pc, #144]	@ (80040b4 <HAL_CAN_MspDeInit+0xb0>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d105      	bne.n	8004034 <HAL_CAN_MspDeInit+0x30>
      __HAL_RCC_CAN1_CLK_DISABLE();
 8004028:	4b23      	ldr	r3, [pc, #140]	@ (80040b8 <HAL_CAN_MspDeInit+0xb4>)
 800402a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402c:	4a22      	ldr	r2, [pc, #136]	@ (80040b8 <HAL_CAN_MspDeInit+0xb4>)
 800402e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004032:	6413      	str	r3, [r2, #64]	@ 0x40

    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 8004034:	2103      	movs	r1, #3
 8004036:	4821      	ldr	r0, [pc, #132]	@ (80040bc <HAL_CAN_MspDeInit+0xb8>)
 8004038:	f003 fb98 	bl	800776c <HAL_GPIO_DeInit>

    /* CAN1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 800403c:	2013      	movs	r0, #19
 800403e:	f002 fe38 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8004042:	2014      	movs	r0, #20
 8004044:	f002 fe35 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 8004048:	2015      	movs	r0, #21
 800404a:	f002 fe32 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 800404e:	2016      	movs	r0, #22
 8004050:	f002 fe2f 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN CAN2_MspDeInit 1 */

    /* USER CODE END CAN2_MspDeInit 1 */
  }

}
 8004054:	e027      	b.n	80040a6 <HAL_CAN_MspDeInit+0xa2>
  else if(hcan->Instance==CAN2)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a19      	ldr	r2, [pc, #100]	@ (80040c0 <HAL_CAN_MspDeInit+0xbc>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d122      	bne.n	80040a6 <HAL_CAN_MspDeInit+0xa2>
    __HAL_RCC_CAN2_CLK_DISABLE();
 8004060:	4b15      	ldr	r3, [pc, #84]	@ (80040b8 <HAL_CAN_MspDeInit+0xb4>)
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	4a14      	ldr	r2, [pc, #80]	@ (80040b8 <HAL_CAN_MspDeInit+0xb4>)
 8004066:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800406a:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_RCC_CAN1_CLK_ENABLED--;
 800406c:	4b11      	ldr	r3, [pc, #68]	@ (80040b4 <HAL_CAN_MspDeInit+0xb0>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	3b01      	subs	r3, #1
 8004072:	4a10      	ldr	r2, [pc, #64]	@ (80040b4 <HAL_CAN_MspDeInit+0xb0>)
 8004074:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==0){
 8004076:	4b0f      	ldr	r3, [pc, #60]	@ (80040b4 <HAL_CAN_MspDeInit+0xb0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d105      	bne.n	800408a <HAL_CAN_MspDeInit+0x86>
      __HAL_RCC_CAN1_CLK_DISABLE();
 800407e:	4b0e      	ldr	r3, [pc, #56]	@ (80040b8 <HAL_CAN_MspDeInit+0xb4>)
 8004080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004082:	4a0d      	ldr	r2, [pc, #52]	@ (80040b8 <HAL_CAN_MspDeInit+0xb4>)
 8004084:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004088:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 800408a:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 800408e:	480d      	ldr	r0, [pc, #52]	@ (80040c4 <HAL_CAN_MspDeInit+0xc0>)
 8004090:	f003 fb6c 	bl	800776c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(CAN2_TX_IRQn);
 8004094:	203f      	movs	r0, #63	@ 0x3f
 8004096:	f002 fe0c 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX0_IRQn);
 800409a:	2040      	movs	r0, #64	@ 0x40
 800409c:	f002 fe09 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 80040a0:	2041      	movs	r0, #65	@ 0x41
 80040a2:	f002 fe06 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
}
 80040a6:	bf00      	nop
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40006400 	.word	0x40006400
 80040b4:	2000179c 	.word	0x2000179c
 80040b8:	40023800 	.word	0x40023800
 80040bc:	40020c00 	.word	0x40020c00
 80040c0:	40006800 	.word	0x40006800
 80040c4:	40020400 	.word	0x40020400

080040c8 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a0b      	ldr	r2, [pc, #44]	@ (8004104 <HAL_CRC_MspInit+0x3c>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d10d      	bne.n	80040f6 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80040da:	2300      	movs	r3, #0
 80040dc:	60fb      	str	r3, [r7, #12]
 80040de:	4b0a      	ldr	r3, [pc, #40]	@ (8004108 <HAL_CRC_MspInit+0x40>)
 80040e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e2:	4a09      	ldr	r2, [pc, #36]	@ (8004108 <HAL_CRC_MspInit+0x40>)
 80040e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80040ea:	4b07      	ldr	r3, [pc, #28]	@ (8004108 <HAL_CRC_MspInit+0x40>)
 80040ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040f2:	60fb      	str	r3, [r7, #12]
 80040f4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80040f6:	bf00      	nop
 80040f8:	3714      	adds	r7, #20
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40023000 	.word	0x40023000
 8004108:	40023800 	.word	0x40023800

0800410c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b08a      	sub	sp, #40	@ 0x28
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004114:	f107 0314 	add.w	r3, r7, #20
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	605a      	str	r2, [r3, #4]
 800411e:	609a      	str	r2, [r3, #8]
 8004120:	60da      	str	r2, [r3, #12]
 8004122:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a31      	ldr	r2, [pc, #196]	@ (80041f0 <HAL_I2C_MspInit+0xe4>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d15b      	bne.n	80041e6 <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800412e:	2300      	movs	r3, #0
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	4b30      	ldr	r3, [pc, #192]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 8004134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004136:	4a2f      	ldr	r2, [pc, #188]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 8004138:	f043 0304 	orr.w	r3, r3, #4
 800413c:	6313      	str	r3, [r2, #48]	@ 0x30
 800413e:	4b2d      	ldr	r3, [pc, #180]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 8004140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004142:	f003 0304 	and.w	r3, r3, #4
 8004146:	613b      	str	r3, [r7, #16]
 8004148:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800414a:	2300      	movs	r3, #0
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	4b29      	ldr	r3, [pc, #164]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 8004150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004152:	4a28      	ldr	r2, [pc, #160]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	6313      	str	r3, [r2, #48]	@ 0x30
 800415a:	4b26      	ldr	r3, [pc, #152]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 800415c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004166:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800416a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800416c:	2312      	movs	r3, #18
 800416e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004170:	2300      	movs	r3, #0
 8004172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004174:	2303      	movs	r3, #3
 8004176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004178:	2304      	movs	r3, #4
 800417a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800417c:	f107 0314 	add.w	r3, r7, #20
 8004180:	4619      	mov	r1, r3
 8004182:	481d      	ldr	r0, [pc, #116]	@ (80041f8 <HAL_I2C_MspInit+0xec>)
 8004184:	f003 f956 	bl	8007434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004188:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800418c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800418e:	2312      	movs	r3, #18
 8004190:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004192:	2300      	movs	r3, #0
 8004194:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004196:	2303      	movs	r3, #3
 8004198:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800419a:	2304      	movs	r3, #4
 800419c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800419e:	f107 0314 	add.w	r3, r7, #20
 80041a2:	4619      	mov	r1, r3
 80041a4:	4815      	ldr	r0, [pc, #84]	@ (80041fc <HAL_I2C_MspInit+0xf0>)
 80041a6:	f003 f945 	bl	8007434 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80041aa:	2300      	movs	r3, #0
 80041ac:	60bb      	str	r3, [r7, #8]
 80041ae:	4b11      	ldr	r3, [pc, #68]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 80041b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b2:	4a10      	ldr	r2, [pc, #64]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 80041b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80041b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041ba:	4b0e      	ldr	r3, [pc, #56]	@ (80041f4 <HAL_I2C_MspInit+0xe8>)
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041c2:	60bb      	str	r3, [r7, #8]
 80041c4:	68bb      	ldr	r3, [r7, #8]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80041c6:	2200      	movs	r2, #0
 80041c8:	2100      	movs	r1, #0
 80041ca:	2048      	movs	r0, #72	@ 0x48
 80041cc:	f002 fd47 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80041d0:	2048      	movs	r0, #72	@ 0x48
 80041d2:	f002 fd60 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 80041d6:	2200      	movs	r2, #0
 80041d8:	2100      	movs	r1, #0
 80041da:	2049      	movs	r0, #73	@ 0x49
 80041dc:	f002 fd3f 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80041e0:	2049      	movs	r0, #73	@ 0x49
 80041e2:	f002 fd58 	bl	8006c96 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80041e6:	bf00      	nop
 80041e8:	3728      	adds	r7, #40	@ 0x28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40005c00 	.word	0x40005c00
 80041f4:	40023800 	.word	0x40023800
 80041f8:	40020800 	.word	0x40020800
 80041fc:	40020000 	.word	0x40020000

08004200 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a0e      	ldr	r2, [pc, #56]	@ (8004248 <HAL_I2C_MspDeInit+0x48>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d115      	bne.n	800423e <HAL_I2C_MspDeInit+0x3e>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8004212:	4b0e      	ldr	r3, [pc, #56]	@ (800424c <HAL_I2C_MspDeInit+0x4c>)
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	4a0d      	ldr	r2, [pc, #52]	@ (800424c <HAL_I2C_MspDeInit+0x4c>)
 8004218:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800421c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800421e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004222:	480b      	ldr	r0, [pc, #44]	@ (8004250 <HAL_I2C_MspDeInit+0x50>)
 8004224:	f003 faa2 	bl	800776c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8004228:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800422c:	4809      	ldr	r0, [pc, #36]	@ (8004254 <HAL_I2C_MspDeInit+0x54>)
 800422e:	f003 fa9d 	bl	800776c <HAL_GPIO_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8004232:	2048      	movs	r0, #72	@ 0x48
 8004234:	f002 fd3d 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8004238:	2049      	movs	r0, #73	@ 0x49
 800423a:	f002 fd3a 	bl	8006cb2 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800423e:	bf00      	nop
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40005c00 	.word	0x40005c00
 800424c:	40023800 	.word	0x40023800
 8004250:	40020800 	.word	0x40020800
 8004254:	40020000 	.word	0x40020000

08004258 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b08a      	sub	sp, #40	@ 0x28
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004260:	f107 0314 	add.w	r3, r7, #20
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	605a      	str	r2, [r3, #4]
 800426a:	609a      	str	r2, [r3, #8]
 800426c:	60da      	str	r2, [r3, #12]
 800426e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a28      	ldr	r2, [pc, #160]	@ (8004318 <HAL_SPI_MspInit+0xc0>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d14a      	bne.n	8004310 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800427a:	2300      	movs	r3, #0
 800427c:	613b      	str	r3, [r7, #16]
 800427e:	4b27      	ldr	r3, [pc, #156]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 8004280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004282:	4a26      	ldr	r2, [pc, #152]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 8004284:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004288:	6413      	str	r3, [r2, #64]	@ 0x40
 800428a:	4b24      	ldr	r3, [pc, #144]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 800428c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004292:	613b      	str	r3, [r7, #16]
 8004294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004296:	2300      	movs	r3, #0
 8004298:	60fb      	str	r3, [r7, #12]
 800429a:	4b20      	ldr	r3, [pc, #128]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 800429c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429e:	4a1f      	ldr	r2, [pc, #124]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 80042a0:	f043 0304 	orr.w	r3, r3, #4
 80042a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042a6:	4b1d      	ldr	r3, [pc, #116]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 80042a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042aa:	f003 0304 	and.w	r3, r3, #4
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b2:	2300      	movs	r3, #0
 80042b4:	60bb      	str	r3, [r7, #8]
 80042b6:	4b19      	ldr	r3, [pc, #100]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 80042b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ba:	4a18      	ldr	r2, [pc, #96]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 80042bc:	f043 0302 	orr.w	r3, r3, #2
 80042c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80042c2:	4b16      	ldr	r3, [pc, #88]	@ (800431c <HAL_SPI_MspInit+0xc4>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	60bb      	str	r3, [r7, #8]
 80042cc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80042ce:	230c      	movs	r3, #12
 80042d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d2:	2302      	movs	r3, #2
 80042d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d6:	2300      	movs	r3, #0
 80042d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042da:	2303      	movs	r3, #3
 80042dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80042de:	2305      	movs	r3, #5
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042e2:	f107 0314 	add.w	r3, r7, #20
 80042e6:	4619      	mov	r1, r3
 80042e8:	480d      	ldr	r0, [pc, #52]	@ (8004320 <HAL_SPI_MspInit+0xc8>)
 80042ea:	f003 f8a3 	bl	8007434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80042ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f4:	2302      	movs	r3, #2
 80042f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f8:	2300      	movs	r3, #0
 80042fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042fc:	2303      	movs	r3, #3
 80042fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004300:	2305      	movs	r3, #5
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004304:	f107 0314 	add.w	r3, r7, #20
 8004308:	4619      	mov	r1, r3
 800430a:	4806      	ldr	r0, [pc, #24]	@ (8004324 <HAL_SPI_MspInit+0xcc>)
 800430c:	f003 f892 	bl	8007434 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004310:	bf00      	nop
 8004312:	3728      	adds	r7, #40	@ 0x28
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40003800 	.word	0x40003800
 800431c:	40023800 	.word	0x40023800
 8004320:	40020800 	.word	0x40020800
 8004324:	40020400 	.word	0x40020400

08004328 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b094      	sub	sp, #80	@ 0x50
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004330:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004334:	2200      	movs	r2, #0
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	605a      	str	r2, [r3, #4]
 800433a:	609a      	str	r2, [r3, #8]
 800433c:	60da      	str	r2, [r3, #12]
 800433e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a97      	ldr	r2, [pc, #604]	@ (80045a4 <HAL_TIM_Base_MspInit+0x27c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d14d      	bne.n	80043e6 <HAL_TIM_Base_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800434a:	2300      	movs	r3, #0
 800434c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800434e:	4b96      	ldr	r3, [pc, #600]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004352:	4a95      	ldr	r2, [pc, #596]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004354:	f043 0301 	orr.w	r3, r3, #1
 8004358:	6453      	str	r3, [r2, #68]	@ 0x44
 800435a:	4b93      	ldr	r3, [pc, #588]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 800435c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	637b      	str	r3, [r7, #52]	@ 0x34
 800436a:	4b8f      	ldr	r3, [pc, #572]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 800436c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436e:	4a8e      	ldr	r2, [pc, #568]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004370:	f043 0310 	orr.w	r3, r3, #16
 8004374:	6313      	str	r3, [r2, #48]	@ 0x30
 8004376:	4b8c      	ldr	r3, [pc, #560]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437a:	f003 0310 	and.w	r3, r3, #16
 800437e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004382:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004386:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004388:	2302      	movs	r3, #2
 800438a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800438c:	2300      	movs	r3, #0
 800438e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004390:	2300      	movs	r3, #0
 8004392:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004394:	2301      	movs	r3, #1
 8004396:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004398:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800439c:	4619      	mov	r1, r3
 800439e:	4883      	ldr	r0, [pc, #524]	@ (80045ac <HAL_TIM_Base_MspInit+0x284>)
 80043a0:	f003 f848 	bl	8007434 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80043a4:	2200      	movs	r2, #0
 80043a6:	2100      	movs	r1, #0
 80043a8:	2018      	movs	r0, #24
 80043aa:	f002 fc58 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80043ae:	2018      	movs	r0, #24
 80043b0:	f002 fc71 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80043b4:	2200      	movs	r2, #0
 80043b6:	2100      	movs	r1, #0
 80043b8:	2019      	movs	r0, #25
 80043ba:	f002 fc50 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80043be:	2019      	movs	r0, #25
 80043c0:	f002 fc69 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80043c4:	2200      	movs	r2, #0
 80043c6:	2100      	movs	r1, #0
 80043c8:	201a      	movs	r0, #26
 80043ca:	f002 fc48 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80043ce:	201a      	movs	r0, #26
 80043d0:	f002 fc61 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80043d4:	2200      	movs	r2, #0
 80043d6:	2100      	movs	r1, #0
 80043d8:	201b      	movs	r0, #27
 80043da:	f002 fc40 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80043de:	201b      	movs	r0, #27
 80043e0:	f002 fc59 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80043e4:	e143      	b.n	800466e <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM2)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ee:	d134      	bne.n	800445a <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80043f0:	2300      	movs	r3, #0
 80043f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80043f4:	4b6c      	ldr	r3, [pc, #432]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 80043f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f8:	4a6b      	ldr	r2, [pc, #428]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 80043fa:	f043 0301 	orr.w	r3, r3, #1
 80043fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8004400:	4b69      	ldr	r3, [pc, #420]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	633b      	str	r3, [r7, #48]	@ 0x30
 800440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800440c:	2300      	movs	r3, #0
 800440e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004410:	4b65      	ldr	r3, [pc, #404]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004414:	4a64      	ldr	r2, [pc, #400]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004416:	f043 0301 	orr.w	r3, r3, #1
 800441a:	6313      	str	r3, [r2, #48]	@ 0x30
 800441c:	4b62      	ldr	r3, [pc, #392]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 800441e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004428:	2320      	movs	r3, #32
 800442a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800442c:	2302      	movs	r3, #2
 800442e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004430:	2300      	movs	r3, #0
 8004432:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004434:	2300      	movs	r3, #0
 8004436:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004438:	2301      	movs	r3, #1
 800443a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800443c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004440:	4619      	mov	r1, r3
 8004442:	485b      	ldr	r0, [pc, #364]	@ (80045b0 <HAL_TIM_Base_MspInit+0x288>)
 8004444:	f002 fff6 	bl	8007434 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004448:	2200      	movs	r2, #0
 800444a:	2100      	movs	r1, #0
 800444c:	201c      	movs	r0, #28
 800444e:	f002 fc06 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004452:	201c      	movs	r0, #28
 8004454:	f002 fc1f 	bl	8006c96 <HAL_NVIC_EnableIRQ>
}
 8004458:	e109      	b.n	800466e <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM3)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a55      	ldr	r2, [pc, #340]	@ (80045b4 <HAL_TIM_Base_MspInit+0x28c>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d134      	bne.n	80044ce <HAL_TIM_Base_MspInit+0x1a6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004464:	2300      	movs	r3, #0
 8004466:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004468:	4b4f      	ldr	r3, [pc, #316]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 800446a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446c:	4a4e      	ldr	r2, [pc, #312]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 800446e:	f043 0302 	orr.w	r3, r3, #2
 8004472:	6413      	str	r3, [r2, #64]	@ 0x40
 8004474:	4b4c      	ldr	r3, [pc, #304]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800447e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004480:	2300      	movs	r3, #0
 8004482:	627b      	str	r3, [r7, #36]	@ 0x24
 8004484:	4b48      	ldr	r3, [pc, #288]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004488:	4a47      	ldr	r2, [pc, #284]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 800448a:	f043 0302 	orr.w	r3, r3, #2
 800448e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004490:	4b45      	ldr	r3, [pc, #276]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	627b      	str	r3, [r7, #36]	@ 0x24
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800449c:	2310      	movs	r3, #16
 800449e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044a0:	2302      	movs	r3, #2
 80044a2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a4:	2300      	movs	r3, #0
 80044a6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044a8:	2300      	movs	r3, #0
 80044aa:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80044ac:	2302      	movs	r3, #2
 80044ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80044b4:	4619      	mov	r1, r3
 80044b6:	4840      	ldr	r0, [pc, #256]	@ (80045b8 <HAL_TIM_Base_MspInit+0x290>)
 80044b8:	f002 ffbc 	bl	8007434 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80044bc:	2200      	movs	r2, #0
 80044be:	2100      	movs	r1, #0
 80044c0:	201d      	movs	r0, #29
 80044c2:	f002 fbcc 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80044c6:	201d      	movs	r0, #29
 80044c8:	f002 fbe5 	bl	8006c96 <HAL_NVIC_EnableIRQ>
}
 80044cc:	e0cf      	b.n	800466e <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM4)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a3a      	ldr	r2, [pc, #232]	@ (80045bc <HAL_TIM_Base_MspInit+0x294>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d135      	bne.n	8004544 <HAL_TIM_Base_MspInit+0x21c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80044d8:	2300      	movs	r3, #0
 80044da:	623b      	str	r3, [r7, #32]
 80044dc:	4b32      	ldr	r3, [pc, #200]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 80044de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e0:	4a31      	ldr	r2, [pc, #196]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 80044e2:	f043 0304 	orr.w	r3, r3, #4
 80044e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80044e8:	4b2f      	ldr	r3, [pc, #188]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 80044ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ec:	f003 0304 	and.w	r3, r3, #4
 80044f0:	623b      	str	r3, [r7, #32]
 80044f2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80044f4:	2300      	movs	r3, #0
 80044f6:	61fb      	str	r3, [r7, #28]
 80044f8:	4b2b      	ldr	r3, [pc, #172]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 80044fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fc:	4a2a      	ldr	r2, [pc, #168]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 80044fe:	f043 0308 	orr.w	r3, r3, #8
 8004502:	6313      	str	r3, [r2, #48]	@ 0x30
 8004504:	4b28      	ldr	r3, [pc, #160]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004508:	f003 0308 	and.w	r3, r3, #8
 800450c:	61fb      	str	r3, [r7, #28]
 800450e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004510:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004514:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004516:	2302      	movs	r3, #2
 8004518:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800451a:	2300      	movs	r3, #0
 800451c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800451e:	2300      	movs	r3, #0
 8004520:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004522:	2302      	movs	r3, #2
 8004524:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004526:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800452a:	4619      	mov	r1, r3
 800452c:	4824      	ldr	r0, [pc, #144]	@ (80045c0 <HAL_TIM_Base_MspInit+0x298>)
 800452e:	f002 ff81 	bl	8007434 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004532:	2200      	movs	r2, #0
 8004534:	2100      	movs	r1, #0
 8004536:	201e      	movs	r0, #30
 8004538:	f002 fb91 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800453c:	201e      	movs	r0, #30
 800453e:	f002 fbaa 	bl	8006c96 <HAL_NVIC_EnableIRQ>
}
 8004542:	e094      	b.n	800466e <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM6)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a1e      	ldr	r2, [pc, #120]	@ (80045c4 <HAL_TIM_Base_MspInit+0x29c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d10e      	bne.n	800456c <HAL_TIM_Base_MspInit+0x244>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800454e:	2300      	movs	r3, #0
 8004550:	61bb      	str	r3, [r7, #24]
 8004552:	4b15      	ldr	r3, [pc, #84]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	4a14      	ldr	r2, [pc, #80]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004558:	f043 0310 	orr.w	r3, r3, #16
 800455c:	6413      	str	r3, [r2, #64]	@ 0x40
 800455e:	4b12      	ldr	r3, [pc, #72]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004562:	f003 0310 	and.w	r3, r3, #16
 8004566:	61bb      	str	r3, [r7, #24]
 8004568:	69bb      	ldr	r3, [r7, #24]
}
 800456a:	e080      	b.n	800466e <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM7)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a15      	ldr	r2, [pc, #84]	@ (80045c8 <HAL_TIM_Base_MspInit+0x2a0>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d12a      	bne.n	80045cc <HAL_TIM_Base_MspInit+0x2a4>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004576:	2300      	movs	r3, #0
 8004578:	617b      	str	r3, [r7, #20]
 800457a:	4b0b      	ldr	r3, [pc, #44]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 800457c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457e:	4a0a      	ldr	r2, [pc, #40]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004580:	f043 0320 	orr.w	r3, r3, #32
 8004584:	6413      	str	r3, [r2, #64]	@ 0x40
 8004586:	4b08      	ldr	r3, [pc, #32]	@ (80045a8 <HAL_TIM_Base_MspInit+0x280>)
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	f003 0320 	and.w	r3, r3, #32
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004592:	2200      	movs	r2, #0
 8004594:	2100      	movs	r1, #0
 8004596:	2037      	movs	r0, #55	@ 0x37
 8004598:	f002 fb61 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800459c:	2037      	movs	r0, #55	@ 0x37
 800459e:	f002 fb7a 	bl	8006c96 <HAL_NVIC_EnableIRQ>
}
 80045a2:	e064      	b.n	800466e <HAL_TIM_Base_MspInit+0x346>
 80045a4:	40010000 	.word	0x40010000
 80045a8:	40023800 	.word	0x40023800
 80045ac:	40021000 	.word	0x40021000
 80045b0:	40020000 	.word	0x40020000
 80045b4:	40000400 	.word	0x40000400
 80045b8:	40020400 	.word	0x40020400
 80045bc:	40000800 	.word	0x40000800
 80045c0:	40020c00 	.word	0x40020c00
 80045c4:	40001000 	.word	0x40001000
 80045c8:	40001400 	.word	0x40001400
  else if(htim_base->Instance==TIM8)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a29      	ldr	r2, [pc, #164]	@ (8004678 <HAL_TIM_Base_MspInit+0x350>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d14b      	bne.n	800466e <HAL_TIM_Base_MspInit+0x346>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80045d6:	2300      	movs	r3, #0
 80045d8:	613b      	str	r3, [r7, #16]
 80045da:	4b28      	ldr	r3, [pc, #160]	@ (800467c <HAL_TIM_Base_MspInit+0x354>)
 80045dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045de:	4a27      	ldr	r2, [pc, #156]	@ (800467c <HAL_TIM_Base_MspInit+0x354>)
 80045e0:	f043 0302 	orr.w	r3, r3, #2
 80045e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80045e6:	4b25      	ldr	r3, [pc, #148]	@ (800467c <HAL_TIM_Base_MspInit+0x354>)
 80045e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	613b      	str	r3, [r7, #16]
 80045f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045f2:	2300      	movs	r3, #0
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	4b21      	ldr	r3, [pc, #132]	@ (800467c <HAL_TIM_Base_MspInit+0x354>)
 80045f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045fa:	4a20      	ldr	r2, [pc, #128]	@ (800467c <HAL_TIM_Base_MspInit+0x354>)
 80045fc:	f043 0304 	orr.w	r3, r3, #4
 8004600:	6313      	str	r3, [r2, #48]	@ 0x30
 8004602:	4b1e      	ldr	r3, [pc, #120]	@ (800467c <HAL_TIM_Base_MspInit+0x354>)
 8004604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	60fb      	str	r3, [r7, #12]
 800460c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800460e:	2340      	movs	r3, #64	@ 0x40
 8004610:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004612:	2302      	movs	r3, #2
 8004614:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004616:	2300      	movs	r3, #0
 8004618:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800461a:	2300      	movs	r3, #0
 800461c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800461e:	2303      	movs	r3, #3
 8004620:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004622:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004626:	4619      	mov	r1, r3
 8004628:	4815      	ldr	r0, [pc, #84]	@ (8004680 <HAL_TIM_Base_MspInit+0x358>)
 800462a:	f002 ff03 	bl	8007434 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800462e:	2200      	movs	r2, #0
 8004630:	2100      	movs	r1, #0
 8004632:	202b      	movs	r0, #43	@ 0x2b
 8004634:	f002 fb13 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004638:	202b      	movs	r0, #43	@ 0x2b
 800463a:	f002 fb2c 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800463e:	2200      	movs	r2, #0
 8004640:	2100      	movs	r1, #0
 8004642:	202c      	movs	r0, #44	@ 0x2c
 8004644:	f002 fb0b 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004648:	202c      	movs	r0, #44	@ 0x2c
 800464a:	f002 fb24 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800464e:	2200      	movs	r2, #0
 8004650:	2100      	movs	r1, #0
 8004652:	202d      	movs	r0, #45	@ 0x2d
 8004654:	f002 fb03 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004658:	202d      	movs	r0, #45	@ 0x2d
 800465a:	f002 fb1c 	bl	8006c96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800465e:	2200      	movs	r2, #0
 8004660:	2100      	movs	r1, #0
 8004662:	202e      	movs	r0, #46	@ 0x2e
 8004664:	f002 fafb 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8004668:	202e      	movs	r0, #46	@ 0x2e
 800466a:	f002 fb14 	bl	8006c96 <HAL_NVIC_EnableIRQ>
}
 800466e:	bf00      	nop
 8004670:	3750      	adds	r7, #80	@ 0x50
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	40010400 	.word	0x40010400
 800467c:	40023800 	.word	0x40023800
 8004680:	40020800 	.word	0x40020800

08004684 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b088      	sub	sp, #32
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800468c:	f107 030c 	add.w	r3, r7, #12
 8004690:	2200      	movs	r2, #0
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	605a      	str	r2, [r3, #4]
 8004696:	609a      	str	r2, [r3, #8]
 8004698:	60da      	str	r2, [r3, #12]
 800469a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a12      	ldr	r2, [pc, #72]	@ (80046ec <HAL_TIM_MspPostInit+0x68>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d11e      	bne.n	80046e4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80046a6:	2300      	movs	r3, #0
 80046a8:	60bb      	str	r3, [r7, #8]
 80046aa:	4b11      	ldr	r3, [pc, #68]	@ (80046f0 <HAL_TIM_MspPostInit+0x6c>)
 80046ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ae:	4a10      	ldr	r2, [pc, #64]	@ (80046f0 <HAL_TIM_MspPostInit+0x6c>)
 80046b0:	f043 0310 	orr.w	r3, r3, #16
 80046b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80046b6:	4b0e      	ldr	r3, [pc, #56]	@ (80046f0 <HAL_TIM_MspPostInit+0x6c>)
 80046b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ba:	f003 0310 	and.w	r3, r3, #16
 80046be:	60bb      	str	r3, [r7, #8]
 80046c0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80046c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80046c6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046c8:	2302      	movs	r3, #2
 80046ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046cc:	2300      	movs	r3, #0
 80046ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80046d4:	2301      	movs	r3, #1
 80046d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80046d8:	f107 030c 	add.w	r3, r7, #12
 80046dc:	4619      	mov	r1, r3
 80046de:	4805      	ldr	r0, [pc, #20]	@ (80046f4 <HAL_TIM_MspPostInit+0x70>)
 80046e0:	f002 fea8 	bl	8007434 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80046e4:	bf00      	nop
 80046e6:	3720      	adds	r7, #32
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	40010000 	.word	0x40010000
 80046f0:	40023800 	.word	0x40023800
 80046f4:	40021000 	.word	0x40021000

080046f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b08a      	sub	sp, #40	@ 0x28
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004700:	f107 0314 	add.w	r3, r7, #20
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]
 8004708:	605a      	str	r2, [r3, #4]
 800470a:	609a      	str	r2, [r3, #8]
 800470c:	60da      	str	r2, [r3, #12]
 800470e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a1d      	ldr	r2, [pc, #116]	@ (800478c <HAL_UART_MspInit+0x94>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d134      	bne.n	8004784 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800471a:	2300      	movs	r3, #0
 800471c:	613b      	str	r3, [r7, #16]
 800471e:	4b1c      	ldr	r3, [pc, #112]	@ (8004790 <HAL_UART_MspInit+0x98>)
 8004720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004722:	4a1b      	ldr	r2, [pc, #108]	@ (8004790 <HAL_UART_MspInit+0x98>)
 8004724:	f043 0310 	orr.w	r3, r3, #16
 8004728:	6453      	str	r3, [r2, #68]	@ 0x44
 800472a:	4b19      	ldr	r3, [pc, #100]	@ (8004790 <HAL_UART_MspInit+0x98>)
 800472c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472e:	f003 0310 	and.w	r3, r3, #16
 8004732:	613b      	str	r3, [r7, #16]
 8004734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004736:	2300      	movs	r3, #0
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	4b15      	ldr	r3, [pc, #84]	@ (8004790 <HAL_UART_MspInit+0x98>)
 800473c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473e:	4a14      	ldr	r2, [pc, #80]	@ (8004790 <HAL_UART_MspInit+0x98>)
 8004740:	f043 0301 	orr.w	r3, r3, #1
 8004744:	6313      	str	r3, [r2, #48]	@ 0x30
 8004746:	4b12      	ldr	r3, [pc, #72]	@ (8004790 <HAL_UART_MspInit+0x98>)
 8004748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	60fb      	str	r3, [r7, #12]
 8004750:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004752:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004758:	2302      	movs	r3, #2
 800475a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800475c:	2300      	movs	r3, #0
 800475e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004760:	2303      	movs	r3, #3
 8004762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004764:	2307      	movs	r3, #7
 8004766:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004768:	f107 0314 	add.w	r3, r7, #20
 800476c:	4619      	mov	r1, r3
 800476e:	4809      	ldr	r0, [pc, #36]	@ (8004794 <HAL_UART_MspInit+0x9c>)
 8004770:	f002 fe60 	bl	8007434 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004774:	2200      	movs	r2, #0
 8004776:	2100      	movs	r1, #0
 8004778:	2025      	movs	r0, #37	@ 0x25
 800477a:	f002 fa70 	bl	8006c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800477e:	2025      	movs	r0, #37	@ 0x25
 8004780:	f002 fa89 	bl	8006c96 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004784:	bf00      	nop
 8004786:	3728      	adds	r7, #40	@ 0x28
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40011000 	.word	0x40011000
 8004790:	40023800 	.word	0x40023800
 8004794:	40020000 	.word	0x40020000

08004798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004798:	b480      	push	{r7}
 800479a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800479c:	bf00      	nop
 800479e:	e7fd      	b.n	800479c <NMI_Handler+0x4>

080047a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047a4:	bf00      	nop
 80047a6:	e7fd      	b.n	80047a4 <HardFault_Handler+0x4>

080047a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047ac:	bf00      	nop
 80047ae:	e7fd      	b.n	80047ac <MemManage_Handler+0x4>

080047b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80047b0:	b480      	push	{r7}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80047b4:	bf00      	nop
 80047b6:	e7fd      	b.n	80047b4 <BusFault_Handler+0x4>

080047b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047bc:	bf00      	nop
 80047be:	e7fd      	b.n	80047bc <UsageFault_Handler+0x4>

080047c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047c0:	b480      	push	{r7}
 80047c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047c4:	bf00      	nop
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047ce:	b480      	push	{r7}
 80047d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047d2:	bf00      	nop
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047e0:	bf00      	nop
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr

080047ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047ee:	f000 fd35 	bl	800525c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047f2:	bf00      	nop
 80047f4:	bd80      	pop	{r7, pc}

080047f6 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80047f6:	b480      	push	{r7}
 80047f8:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80047fa:	bf00      	nop
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004808:	4802      	ldr	r0, [pc, #8]	@ (8004814 <ADC_IRQHandler+0x10>)
 800480a:	f000 feca 	bl	80055a2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800480e:	bf00      	nop
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	2000032c 	.word	0x2000032c

08004818 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800481c:	4802      	ldr	r0, [pc, #8]	@ (8004828 <CAN1_TX_IRQHandler+0x10>)
 800481e:	f001 ff17 	bl	8006650 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004822:	bf00      	nop
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	200003d4 	.word	0x200003d4

0800482c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004830:	4802      	ldr	r0, [pc, #8]	@ (800483c <CAN1_RX0_IRQHandler+0x10>)
 8004832:	f001 ff0d 	bl	8006650 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004836:	bf00      	nop
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	200003d4 	.word	0x200003d4

08004840 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004844:	4802      	ldr	r0, [pc, #8]	@ (8004850 <CAN1_RX1_IRQHandler+0x10>)
 8004846:	f001 ff03 	bl	8006650 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800484a:	bf00      	nop
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	200003d4 	.word	0x200003d4

08004854 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004858:	4802      	ldr	r0, [pc, #8]	@ (8004864 <CAN1_SCE_IRQHandler+0x10>)
 800485a:	f001 fef9 	bl	8006650 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800485e:	bf00      	nop
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	200003d4 	.word	0x200003d4

08004868 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800486c:	4802      	ldr	r0, [pc, #8]	@ (8004878 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800486e:	f006 ff33 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004872:	bf00      	nop
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	200004d8 	.word	0x200004d8

0800487c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004880:	4802      	ldr	r0, [pc, #8]	@ (800488c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004882:	f006 ff29 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004886:	bf00      	nop
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	200004d8 	.word	0x200004d8

08004890 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004894:	4802      	ldr	r0, [pc, #8]	@ (80048a0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004896:	f006 ff1f 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800489a:	bf00      	nop
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	200004d8 	.word	0x200004d8

080048a4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048a8:	4802      	ldr	r0, [pc, #8]	@ (80048b4 <TIM1_CC_IRQHandler+0x10>)
 80048aa:	f006 ff15 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80048ae:	bf00      	nop
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	200004d8 	.word	0x200004d8

080048b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80048bc:	4802      	ldr	r0, [pc, #8]	@ (80048c8 <TIM2_IRQHandler+0x10>)
 80048be:	f006 ff0b 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80048c2:	bf00      	nop
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	20000520 	.word	0x20000520

080048cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80048d0:	4802      	ldr	r0, [pc, #8]	@ (80048dc <TIM3_IRQHandler+0x10>)
 80048d2:	f006 ff01 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80048d6:	bf00      	nop
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	20000568 	.word	0x20000568

080048e0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80048e4:	4802      	ldr	r0, [pc, #8]	@ (80048f0 <TIM4_IRQHandler+0x10>)
 80048e6:	f006 fef7 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80048ea:	bf00      	nop
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	200005b0 	.word	0x200005b0

080048f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80048f8:	4802      	ldr	r0, [pc, #8]	@ (8004904 <USART1_IRQHandler+0x10>)
 80048fa:	f008 f863 	bl	800c9c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80048fe:	bf00      	nop
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	200006d0 	.word	0x200006d0

08004908 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800490c:	4802      	ldr	r0, [pc, #8]	@ (8004918 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800490e:	f006 fee3 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004912:	bf00      	nop
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	20000688 	.word	0x20000688

0800491c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004920:	4802      	ldr	r0, [pc, #8]	@ (800492c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004922:	f006 fed9 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004926:	bf00      	nop
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20000688 	.word	0x20000688

08004930 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004934:	4802      	ldr	r0, [pc, #8]	@ (8004940 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004936:	f006 fecf 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800493a:	bf00      	nop
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	20000688 	.word	0x20000688

08004944 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004948:	4802      	ldr	r0, [pc, #8]	@ (8004954 <TIM8_CC_IRQHandler+0x10>)
 800494a:	f006 fec5 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800494e:	bf00      	nop
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	20000688 	.word	0x20000688

08004958 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800495c:	4802      	ldr	r0, [pc, #8]	@ (8004968 <TIM7_IRQHandler+0x10>)
 800495e:	f006 febb 	bl	800b6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004962:	bf00      	nop
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	20000640 	.word	0x20000640

0800496c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004970:	4802      	ldr	r0, [pc, #8]	@ (800497c <DMA2_Stream0_IRQHandler+0x10>)
 8004972:	f002 fb15 	bl	8006fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004976:	bf00      	nop
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	20000374 	.word	0x20000374

08004980 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004984:	4802      	ldr	r0, [pc, #8]	@ (8004990 <CAN2_TX_IRQHandler+0x10>)
 8004986:	f001 fe63 	bl	8006650 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 800498a:	bf00      	nop
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	200003fc 	.word	0x200003fc

08004994 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004998:	4802      	ldr	r0, [pc, #8]	@ (80049a4 <CAN2_RX0_IRQHandler+0x10>)
 800499a:	f001 fe59 	bl	8006650 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800499e:	bf00      	nop
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	200003fc 	.word	0x200003fc

080049a8 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80049ac:	4802      	ldr	r0, [pc, #8]	@ (80049b8 <CAN2_RX1_IRQHandler+0x10>)
 80049ae:	f001 fe4f 	bl	8006650 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 80049b2:	bf00      	nop
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	200003fc 	.word	0x200003fc

080049bc <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80049c0:	4802      	ldr	r0, [pc, #8]	@ (80049cc <I2C3_EV_IRQHandler+0x10>)
 80049c2:	f003 fbd7 	bl	8008174 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80049c6:	bf00      	nop
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	2000042c 	.word	0x2000042c

080049d0 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80049d4:	4802      	ldr	r0, [pc, #8]	@ (80049e0 <I2C3_ER_IRQHandler+0x10>)
 80049d6:	f003 fd3e 	bl	8008456 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80049da:	bf00      	nop
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	2000042c 	.word	0x2000042c

080049e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049e4:	b480      	push	{r7}
 80049e6:	af00      	add	r7, sp, #0
  return 1;
 80049e8:	2301      	movs	r3, #1
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <_kill>:

int _kill(int pid, int sig)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80049fe:	f009 fe37 	bl	800e670 <__errno>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2216      	movs	r2, #22
 8004a06:	601a      	str	r2, [r3, #0]
  return -1;
 8004a08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3708      	adds	r7, #8
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <_exit>:

void _exit (int status)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f7ff ffe7 	bl	80049f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004a26:	bf00      	nop
 8004a28:	e7fd      	b.n	8004a26 <_exit+0x12>

08004a2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b086      	sub	sp, #24
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	60f8      	str	r0, [r7, #12]
 8004a32:	60b9      	str	r1, [r7, #8]
 8004a34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a36:	2300      	movs	r3, #0
 8004a38:	617b      	str	r3, [r7, #20]
 8004a3a:	e00a      	b.n	8004a52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a3c:	f3af 8000 	nop.w
 8004a40:	4601      	mov	r1, r0
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	1c5a      	adds	r2, r3, #1
 8004a46:	60ba      	str	r2, [r7, #8]
 8004a48:	b2ca      	uxtb	r2, r1
 8004a4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	617b      	str	r3, [r7, #20]
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	dbf0      	blt.n	8004a3c <_read+0x12>
  }

  return len;
 8004a5a:	687b      	ldr	r3, [r7, #4]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a70:	2300      	movs	r3, #0
 8004a72:	617b      	str	r3, [r7, #20]
 8004a74:	e009      	b.n	8004a8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	1c5a      	adds	r2, r3, #1
 8004a7a:	60ba      	str	r2, [r7, #8]
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	3301      	adds	r3, #1
 8004a88:	617b      	str	r3, [r7, #20]
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	dbf1      	blt.n	8004a76 <_write+0x12>
  }
  return len;
 8004a92:	687b      	ldr	r3, [r7, #4]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3718      	adds	r7, #24
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <_close>:

int _close(int file)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004aa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ac4:	605a      	str	r2, [r3, #4]
  return 0;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <_isatty>:

int _isatty(int file)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004adc:	2301      	movs	r3, #1
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr

08004aea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004aea:	b480      	push	{r7}
 8004aec:	b085      	sub	sp, #20
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	60f8      	str	r0, [r7, #12]
 8004af2:	60b9      	str	r1, [r7, #8]
 8004af4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3714      	adds	r7, #20
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b0c:	4a14      	ldr	r2, [pc, #80]	@ (8004b60 <_sbrk+0x5c>)
 8004b0e:	4b15      	ldr	r3, [pc, #84]	@ (8004b64 <_sbrk+0x60>)
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b18:	4b13      	ldr	r3, [pc, #76]	@ (8004b68 <_sbrk+0x64>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d102      	bne.n	8004b26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b20:	4b11      	ldr	r3, [pc, #68]	@ (8004b68 <_sbrk+0x64>)
 8004b22:	4a12      	ldr	r2, [pc, #72]	@ (8004b6c <_sbrk+0x68>)
 8004b24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b26:	4b10      	ldr	r3, [pc, #64]	@ (8004b68 <_sbrk+0x64>)
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d207      	bcs.n	8004b44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b34:	f009 fd9c 	bl	800e670 <__errno>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	220c      	movs	r2, #12
 8004b3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b42:	e009      	b.n	8004b58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b44:	4b08      	ldr	r3, [pc, #32]	@ (8004b68 <_sbrk+0x64>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b4a:	4b07      	ldr	r3, [pc, #28]	@ (8004b68 <_sbrk+0x64>)
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4413      	add	r3, r2
 8004b52:	4a05      	ldr	r2, [pc, #20]	@ (8004b68 <_sbrk+0x64>)
 8004b54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b56:	68fb      	ldr	r3, [r7, #12]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	20020000 	.word	0x20020000
 8004b64:	00000400 	.word	0x00000400
 8004b68:	200017a0 	.word	0x200017a0
 8004b6c:	20001938 	.word	0x20001938

08004b70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b70:	b480      	push	{r7}
 8004b72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b74:	4b06      	ldr	r3, [pc, #24]	@ (8004b90 <SystemInit+0x20>)
 8004b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b7a:	4a05      	ldr	r2, [pc, #20]	@ (8004b90 <SystemInit+0x20>)
 8004b7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004b80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b84:	bf00      	nop
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	e000ed00 	.word	0xe000ed00

08004b94 <delay_us>:

    return temp[FILTER_WINDOW_SIZE / 2];
}

// ==== DELAY MICRO GIY ====
void delay_us(uint16_t us) {
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 8004b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <delay_us+0x34>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim6);
 8004ba6:	4808      	ldr	r0, [pc, #32]	@ (8004bc8 <delay_us+0x34>)
 8004ba8:	f006 fa0e 	bl	800afc8 <HAL_TIM_Base_Start>
    while(__HAL_TIM_GET_COUNTER(&htim6) < us);
 8004bac:	bf00      	nop
 8004bae:	4b06      	ldr	r3, [pc, #24]	@ (8004bc8 <delay_us+0x34>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bb4:	88fb      	ldrh	r3, [r7, #6]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d3f9      	bcc.n	8004bae <delay_us+0x1a>
    HAL_TIM_Base_Stop(&htim6);
 8004bba:	4803      	ldr	r0, [pc, #12]	@ (8004bc8 <delay_us+0x34>)
 8004bbc:	f006 fa6c 	bl	800b098 <HAL_TIM_Base_Stop>
}
 8004bc0:	bf00      	nop
 8004bc2:	3708      	adds	r7, #8
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	200005f8 	.word	0x200005f8

08004bcc <US01_TriggerOne>:

// ==== TRIGGER MT CM BIN ====
void US01_TriggerOne(uint8_t id) {
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b092      	sub	sp, #72	@ 0x48
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_SET);
 8004bd6:	79fb      	ldrb	r3, [r7, #7]
 8004bd8:	4a29      	ldr	r2, [pc, #164]	@ (8004c80 <US01_TriggerOne+0xb4>)
 8004bda:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004bde:	79fb      	ldrb	r3, [r7, #7]
 8004be0:	4a28      	ldr	r2, [pc, #160]	@ (8004c84 <US01_TriggerOne+0xb8>)
 8004be2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004be6:	2201      	movs	r2, #1
 8004be8:	4619      	mov	r1, r3
 8004bea:	f002 febb 	bl	8007964 <HAL_GPIO_WritePin>
    delay_us(10);
 8004bee:	200a      	movs	r0, #10
 8004bf0:	f7ff ffd0 	bl	8004b94 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_RESET);
 8004bf4:	79fb      	ldrb	r3, [r7, #7]
 8004bf6:	4a22      	ldr	r2, [pc, #136]	@ (8004c80 <US01_TriggerOne+0xb4>)
 8004bf8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004bfc:	79fb      	ldrb	r3, [r7, #7]
 8004bfe:	4a21      	ldr	r2, [pc, #132]	@ (8004c84 <US01_TriggerOne+0xb8>)
 8004c00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c04:	2200      	movs	r2, #0
 8004c06:	4619      	mov	r1, r3
 8004c08:	f002 feac 	bl	8007964 <HAL_GPIO_WritePin>

    Is_First_Captured[id] = 0;
 8004c0c:	79fb      	ldrb	r3, [r7, #7]
 8004c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8004c88 <US01_TriggerOne+0xbc>)
 8004c10:	2100      	movs	r1, #0
 8004c12:	54d1      	strb	r1, [r2, r3]
    HAL_TIM_IC_Start_IT(htim[id], TIM_CHANNEL[id]);
 8004c14:	79fb      	ldrb	r3, [r7, #7]
 8004c16:	4a1d      	ldr	r2, [pc, #116]	@ (8004c8c <US01_TriggerOne+0xc0>)
 8004c18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c1c:	79fb      	ldrb	r3, [r7, #7]
 8004c1e:	491c      	ldr	r1, [pc, #112]	@ (8004c90 <US01_TriggerOne+0xc4>)
 8004c20:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c24:	4619      	mov	r1, r3
 8004c26:	4610      	mov	r0, r2
 8004c28:	f006 fb80 	bl	800b32c <HAL_TIM_IC_Start_IT>
    __HAL_TIM_ENABLE_IT(htim[id], TIM_IT_CC[id]);
 8004c2c:	79fb      	ldrb	r3, [r7, #7]
 8004c2e:	4a17      	ldr	r2, [pc, #92]	@ (8004c8c <US01_TriggerOne+0xc0>)
 8004c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68d9      	ldr	r1, [r3, #12]
 8004c38:	79fb      	ldrb	r3, [r7, #7]
 8004c3a:	4a16      	ldr	r2, [pc, #88]	@ (8004c94 <US01_TriggerOne+0xc8>)
 8004c3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c40:	79fb      	ldrb	r3, [r7, #7]
 8004c42:	4812      	ldr	r0, [pc, #72]	@ (8004c8c <US01_TriggerOne+0xc0>)
 8004c44:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	60da      	str	r2, [r3, #12]

    char msg[64];
    snprintf(msg, sizeof(msg), "TRIG sensor %d\r\n", id);
 8004c4e:	79fb      	ldrb	r3, [r7, #7]
 8004c50:	f107 0008 	add.w	r0, r7, #8
 8004c54:	4a10      	ldr	r2, [pc, #64]	@ (8004c98 <US01_TriggerOne+0xcc>)
 8004c56:	2140      	movs	r1, #64	@ 0x40
 8004c58:	f009 fb78 	bl	800e34c <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8004c5c:	f107 0308 	add.w	r3, r7, #8
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7fb fb05 	bl	8000270 <strlen>
 8004c66:	4603      	mov	r3, r0
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	f107 0108 	add.w	r1, r7, #8
 8004c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c72:	480a      	ldr	r0, [pc, #40]	@ (8004c9c <US01_TriggerOne+0xd0>)
 8004c74:	f007 fe1a 	bl	800c8ac <HAL_UART_Transmit>
}
 8004c78:	bf00      	nop
 8004c7a:	3748      	adds	r7, #72	@ 0x48
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	200000f4 	.word	0x200000f4
 8004c84:	20000104 	.word	0x20000104
 8004c88:	200017d4 	.word	0x200017d4
 8004c8c:	2000010c 	.word	0x2000010c
 8004c90:	200017a4 	.word	0x200017a4
 8004c94:	2000011c 	.word	0x2000011c
 8004c98:	080116ac 	.word	0x080116ac
 8004c9c:	200006d0 	.word	0x200006d0

08004ca0 <HAL_TIM_IC_CaptureCallback>:

// ==== NGT INPUT CAPTURE ====
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htimx) {
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b0a8      	sub	sp, #160	@ 0xa0
 8004ca4:	af02      	add	r7, sp, #8
 8004ca6:	6078      	str	r0, [r7, #4]
    check_it(htimx);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f7fd fbaf 	bl	800240c <check_it>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004cb4:	e1a9      	b.n	800500a <HAL_TIM_IC_CaptureCallback+0x36a>
        if (htimx->Instance == htim[i]->Instance) {
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	49ac      	ldr	r1, [pc, #688]	@ (8004f6c <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8004cbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004cc0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	f040 819a 	bne.w	8005000 <HAL_TIM_IC_CaptureCallback+0x360>
            if (Is_First_Captured[i] == 0) {
 8004ccc:	4aa8      	ldr	r2, [pc, #672]	@ (8004f70 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004cce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004cd2:	4413      	add	r3, r2
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f040 8086 	bne.w	8004dea <HAL_TIM_IC_CaptureCallback+0x14a>
                IC_Val1[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 8004cde:	4aa5      	ldr	r2, [pc, #660]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004ce0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce8:	4619      	mov	r1, r3
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f007 f80a 	bl	800bd04 <HAL_TIM_ReadCapturedValue>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	49a1      	ldr	r1, [pc, #644]	@ (8004f78 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004cf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004cf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 1;
 8004cfc:	4a9c      	ldr	r2, [pc, #624]	@ (8004f70 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004cfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d02:	4413      	add	r3, r2
 8004d04:	2201      	movs	r2, #1
 8004d06:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8004d08:	4a9a      	ldr	r2, [pc, #616]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d108      	bne.n	8004d28 <HAL_TIM_IC_CaptureCallback+0x88>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6a1a      	ldr	r2, [r3, #32]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 020a 	bic.w	r2, r2, #10
 8004d24:	621a      	str	r2, [r3, #32]
 8004d26:	e027      	b.n	8004d78 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004d28:	4a92      	ldr	r2, [pc, #584]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d108      	bne.n	8004d48 <HAL_TIM_IC_CaptureCallback+0xa8>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d44:	6213      	str	r3, [r2, #32]
 8004d46:	e017      	b.n	8004d78 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004d48:	4a8a      	ldr	r2, [pc, #552]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d52:	2b08      	cmp	r3, #8
 8004d54:	d108      	bne.n	8004d68 <HAL_TIM_IC_CaptureCallback+0xc8>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6812      	ldr	r2, [r2, #0]
 8004d60:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004d64:	6213      	str	r3, [r2, #32]
 8004d66:	e007      	b.n	8004d78 <HAL_TIM_IC_CaptureCallback+0xd8>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6812      	ldr	r2, [r2, #0]
 8004d72:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004d76:	6213      	str	r3, [r2, #32]
 8004d78:	4a7e      	ldr	r2, [pc, #504]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d108      	bne.n	8004d98 <HAL_TIM_IC_CaptureCallback+0xf8>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6a1a      	ldr	r2, [r3, #32]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f042 0202 	orr.w	r2, r2, #2
 8004d94:	621a      	str	r2, [r3, #32]

                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
            }
            break;
 8004d96:	e13e      	b.n	8005016 <HAL_TIM_IC_CaptureCallback+0x376>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8004d98:	4a76      	ldr	r2, [pc, #472]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004d9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	d108      	bne.n	8004db8 <HAL_TIM_IC_CaptureCallback+0x118>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	6812      	ldr	r2, [r2, #0]
 8004db0:	f043 0320 	orr.w	r3, r3, #32
 8004db4:	6213      	str	r3, [r2, #32]
 8004db6:	e122      	b.n	8004ffe <HAL_TIM_IC_CaptureCallback+0x35e>
 8004db8:	4a6e      	ldr	r2, [pc, #440]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004dba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d108      	bne.n	8004dd8 <HAL_TIM_IC_CaptureCallback+0x138>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6812      	ldr	r2, [r2, #0]
 8004dd0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004dd4:	6213      	str	r3, [r2, #32]
 8004dd6:	e112      	b.n	8004ffe <HAL_TIM_IC_CaptureCallback+0x35e>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6812      	ldr	r2, [r2, #0]
 8004de2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004de6:	6213      	str	r3, [r2, #32]
            break;
 8004de8:	e115      	b.n	8005016 <HAL_TIM_IC_CaptureCallback+0x376>
                IC_Val2[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 8004dea:	4a62      	ldr	r2, [pc, #392]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004dec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df4:	4619      	mov	r1, r3
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f006 ff84 	bl	800bd04 <HAL_TIM_ReadCapturedValue>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	495f      	ldr	r1, [pc, #380]	@ (8004f7c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004e00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                __HAL_TIM_SET_COUNTER(htimx, 0);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	625a      	str	r2, [r3, #36]	@ 0x24
                uint32_t max_timer = __HAL_TIM_GET_AUTORELOAD(htim[i]);
 8004e10:	4a56      	ldr	r2, [pc, #344]	@ (8004f6c <HAL_TIM_IC_CaptureCallback+0x2cc>)
 8004e12:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 8004e22:	4a56      	ldr	r2, [pc, #344]	@ (8004f7c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004e24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e28:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004e2c:	4952      	ldr	r1, [pc, #328]	@ (8004f78 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004e2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e32:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d90b      	bls.n	8004e52 <HAL_TIM_IC_CaptureCallback+0x1b2>
 8004e3a:	4a50      	ldr	r2, [pc, #320]	@ (8004f7c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004e3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004e44:	494c      	ldr	r1, [pc, #304]	@ (8004f78 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004e46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e4a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	e00d      	b.n	8004e6e <HAL_TIM_IC_CaptureCallback+0x1ce>
                                ((max_timer - IC_Val1[i]) + IC_Val2[i]);
 8004e52:	4a49      	ldr	r2, [pc, #292]	@ (8004f78 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8004e54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e5c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004e60:	1ad2      	subs	r2, r2, r3
 8004e62:	4946      	ldr	r1, [pc, #280]	@ (8004f7c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8004e64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8004e6c:	4413      	add	r3, r2
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 8004e6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                uint32_t raw = (diff * 0.034f) / 2.0f;
 8004e72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e76:	ee07 3a90 	vmov	s15, r3
 8004e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e7e:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8004f80 <HAL_TIM_IC_CaptureCallback+0x2e0>
 8004e82:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e86:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004e8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e92:	ee17 3a90 	vmov	r3, s15
 8004e96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                Distances[i]=raw;
 8004e9a:	493a      	ldr	r1, [pc, #232]	@ (8004f84 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8004e9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ea0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 0;
 8004ea8:	4a31      	ldr	r2, [pc, #196]	@ (8004f70 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8004eaa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004eae:	4413      	add	r3, r2
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	701a      	strb	r2, [r3, #0]
                         i, raw, Distances[i]);
 8004eb4:	4a33      	ldr	r2, [pc, #204]	@ (8004f84 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8004eb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                snprintf(msg, sizeof(msg),
 8004ebe:	f107 0008 	add.w	r0, r7, #8
 8004ec2:	9301      	str	r3, [sp, #4]
 8004ec4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ec8:	9300      	str	r3, [sp, #0]
 8004eca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ece:	4a2e      	ldr	r2, [pc, #184]	@ (8004f88 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8004ed0:	2180      	movs	r1, #128	@ 0x80
 8004ed2:	f009 fa3b 	bl	800e34c <sniprintf>
                UART_SendString(msg);
 8004ed6:	f107 0308 	add.w	r3, r7, #8
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 f8ba 	bl	8005054 <UART_SendString>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
 8004ee0:	4a24      	ldr	r2, [pc, #144]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004ee2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d108      	bne.n	8004f00 <HAL_TIM_IC_CaptureCallback+0x260>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6a1a      	ldr	r2, [r3, #32]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f022 020a 	bic.w	r2, r2, #10
 8004efc:	621a      	str	r2, [r3, #32]
 8004efe:	e027      	b.n	8004f50 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004f00:	4a1c      	ldr	r2, [pc, #112]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004f02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f0a:	2b04      	cmp	r3, #4
 8004f0c:	d108      	bne.n	8004f20 <HAL_TIM_IC_CaptureCallback+0x280>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f1c:	6213      	str	r3, [r2, #32]
 8004f1e:	e017      	b.n	8004f50 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004f20:	4a14      	ldr	r2, [pc, #80]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004f22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f2a:	2b08      	cmp	r3, #8
 8004f2c:	d108      	bne.n	8004f40 <HAL_TIM_IC_CaptureCallback+0x2a0>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	6812      	ldr	r2, [r2, #0]
 8004f38:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004f3c:	6213      	str	r3, [r2, #32]
 8004f3e:	e007      	b.n	8004f50 <HAL_TIM_IC_CaptureCallback+0x2b0>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6812      	ldr	r2, [r2, #0]
 8004f4a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004f4e:	6213      	str	r3, [r2, #32]
 8004f50:	4a08      	ldr	r2, [pc, #32]	@ (8004f74 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8004f52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d116      	bne.n	8004f8c <HAL_TIM_IC_CaptureCallback+0x2ec>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6a12      	ldr	r2, [r2, #32]
 8004f68:	621a      	str	r2, [r3, #32]
 8004f6a:	e031      	b.n	8004fd0 <HAL_TIM_IC_CaptureCallback+0x330>
 8004f6c:	2000010c 	.word	0x2000010c
 8004f70:	200017d4 	.word	0x200017d4
 8004f74:	200017a4 	.word	0x200017a4
 8004f78:	200017b4 	.word	0x200017b4
 8004f7c:	200017c4 	.word	0x200017c4
 8004f80:	3d0b4396 	.word	0x3d0b4396
 8004f84:	200017d8 	.word	0x200017d8
 8004f88:	080116c0 	.word	0x080116c0
 8004f8c:	4a24      	ldr	r2, [pc, #144]	@ (8005020 <HAL_TIM_IC_CaptureCallback+0x380>)
 8004f8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	d106      	bne.n	8004fa8 <HAL_TIM_IC_CaptureCallback+0x308>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	6812      	ldr	r2, [r2, #0]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	6213      	str	r3, [r2, #32]
 8004fa6:	e013      	b.n	8004fd0 <HAL_TIM_IC_CaptureCallback+0x330>
 8004fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8005020 <HAL_TIM_IC_CaptureCallback+0x380>)
 8004faa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fb2:	2b08      	cmp	r3, #8
 8004fb4:	d106      	bne.n	8004fc4 <HAL_TIM_IC_CaptureCallback+0x324>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	6812      	ldr	r2, [r2, #0]
 8004fbe:	6a1b      	ldr	r3, [r3, #32]
 8004fc0:	6213      	str	r3, [r2, #32]
 8004fc2:	e005      	b.n	8004fd0 <HAL_TIM_IC_CaptureCallback+0x330>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	6213      	str	r3, [r2, #32]
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68d9      	ldr	r1, [r3, #12]
 8004fd6:	4a13      	ldr	r2, [pc, #76]	@ (8005024 <HAL_TIM_IC_CaptureCallback+0x384>)
 8004fd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fe0:	43da      	mvns	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	400a      	ands	r2, r1
 8004fe8:	60da      	str	r2, [r3, #12]
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
 8004fea:	4a0d      	ldr	r2, [pc, #52]	@ (8005020 <HAL_TIM_IC_CaptureCallback+0x380>)
 8004fec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f006 fac0 	bl	800b57c <HAL_TIM_IC_Stop_IT>
            break;
 8004ffc:	e00b      	b.n	8005016 <HAL_TIM_IC_CaptureCallback+0x376>
 8004ffe:	e00a      	b.n	8005016 <HAL_TIM_IC_CaptureCallback+0x376>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8005000:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005004:	3301      	adds	r3, #1
 8005006:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800500a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800500e:	2b03      	cmp	r3, #3
 8005010:	f77f ae51 	ble.w	8004cb6 <HAL_TIM_IC_CaptureCallback+0x16>
        }
    }
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop
 8005018:	3798      	adds	r7, #152	@ 0x98
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	200017a4 	.word	0x200017a4
 8005024:	2000011c 	.word	0x2000011c

08005028 <US01_GetDistance>:

// ==== TRUY XUT GI TR ====
uint32_t US01_GetDistance(uint8_t id) {
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	4603      	mov	r3, r0
 8005030:	71fb      	strb	r3, [r7, #7]
    return (id < NUM_SENSORS) ? Distances[id] : 0;
 8005032:	79fb      	ldrb	r3, [r7, #7]
 8005034:	2b03      	cmp	r3, #3
 8005036:	d804      	bhi.n	8005042 <US01_GetDistance+0x1a>
 8005038:	79fb      	ldrb	r3, [r7, #7]
 800503a:	4a05      	ldr	r2, [pc, #20]	@ (8005050 <US01_GetDistance+0x28>)
 800503c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005040:	e000      	b.n	8005044 <US01_GetDistance+0x1c>
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	200017d8 	.word	0x200017d8

08005054 <UART_SendString>:

void UART_SendString(char *str) {
 8005054:	b580      	push	{r7, lr}
 8005056:	b082      	sub	sp, #8
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f7fb f907 	bl	8000270 <strlen>
 8005062:	4603      	mov	r3, r0
 8005064:	b29a      	uxth	r2, r3
 8005066:	f04f 33ff 	mov.w	r3, #4294967295
 800506a:	6879      	ldr	r1, [r7, #4]
 800506c:	4803      	ldr	r0, [pc, #12]	@ (800507c <UART_SendString+0x28>)
 800506e:	f007 fc1d 	bl	800c8ac <HAL_UART_Transmit>
}
 8005072:	bf00      	nop
 8005074:	3708      	adds	r7, #8
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	200006d0 	.word	0x200006d0

08005080 <US01_SendAllDistances_CAN>:

// ==== GI D LIU CAN ====
void US01_SendAllDistances_CAN(void) {
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
    uint8_t data[8];

    for (int i = 0; i < NUM_SENSORS; i++) {
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
 800508a:	e025      	b.n	80050d8 <US01_SendAllDistances_CAN+0x58>
        uint16_t dist = (uint16_t)US01_GetDistance(i);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	b2db      	uxtb	r3, r3
 8005090:	4618      	mov	r0, r3
 8005092:	f7ff ffc9 	bl	8005028 <US01_GetDistance>
 8005096:	4603      	mov	r3, r0
 8005098:	817b      	strh	r3, [r7, #10]

        if (dist > 500 || dist <= 1) {
 800509a:	897b      	ldrh	r3, [r7, #10]
 800509c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80050a0:	d802      	bhi.n	80050a8 <US01_SendAllDistances_CAN+0x28>
 80050a2:	897b      	ldrh	r3, [r7, #10]
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d801      	bhi.n	80050ac <US01_SendAllDistances_CAN+0x2c>
            dist = 0x0033;
 80050a8:	2333      	movs	r3, #51	@ 0x33
 80050aa:	817b      	strh	r3, [r7, #10]
        }

        data[2 * i]     = (dist >> 8) & 0xFF;
 80050ac:	897b      	ldrh	r3, [r7, #10]
 80050ae:	0a1b      	lsrs	r3, r3, #8
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	3310      	adds	r3, #16
 80050ba:	443b      	add	r3, r7
 80050bc:	f803 2c10 	strb.w	r2, [r3, #-16]
        data[2 * i + 1] = dist & 0xFF;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	3301      	adds	r3, #1
 80050c6:	897a      	ldrh	r2, [r7, #10]
 80050c8:	b2d2      	uxtb	r2, r2
 80050ca:	3310      	adds	r3, #16
 80050cc:	443b      	add	r3, r7
 80050ce:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (int i = 0; i < NUM_SENSORS; i++) {
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	3301      	adds	r3, #1
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b03      	cmp	r3, #3
 80050dc:	ddd6      	ble.n	800508c <US01_SendAllDistances_CAN+0xc>
    }

    CAN_SendTopicData(TOPIC_ID_US01, data, 8);
 80050de:	463b      	mov	r3, r7
 80050e0:	2208      	movs	r2, #8
 80050e2:	4619      	mov	r1, r3
 80050e4:	2016      	movs	r0, #22
 80050e6:	f7fd f8eb 	bl	80022c0 <CAN_SendTopicData>
}
 80050ea:	bf00      	nop
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <US01_TriggerAll_Sequential>:

void US01_TriggerAll_Sequential(void) {
 80050f2:	b580      	push	{r7, lr}
 80050f4:	b082      	sub	sp, #8
 80050f6:	af00      	add	r7, sp, #0
    // KHNG DNG nu bn  dng trigger tng sensor trong vng lp
    for (int i = 0; i < NUM_SENSORS; i++) {
 80050f8:	2300      	movs	r3, #0
 80050fa:	607b      	str	r3, [r7, #4]
 80050fc:	e00a      	b.n	8005114 <US01_TriggerAll_Sequential+0x22>
        US01_TriggerOne(i);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	b2db      	uxtb	r3, r3
 8005102:	4618      	mov	r0, r3
 8005104:	f7ff fd62 	bl	8004bcc <US01_TriggerOne>
        delay_us(10);
 8005108:	200a      	movs	r0, #10
 800510a:	f7ff fd43 	bl	8004b94 <delay_us>
    for (int i = 0; i < NUM_SENSORS; i++) {
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	3301      	adds	r3, #1
 8005112:	607b      	str	r3, [r7, #4]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b03      	cmp	r3, #3
 8005118:	ddf1      	ble.n	80050fe <US01_TriggerAll_Sequential+0xc>
    }
}
 800511a:	bf00      	nop
 800511c:	bf00      	nop
 800511e:	3708      	adds	r7, #8
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <PrintAllDistances>:

// ==== IN KT QU ====
void PrintAllDistances(void) {
 8005124:	b590      	push	{r4, r7, lr}
 8005126:	b0a5      	sub	sp, #148	@ 0x94
 8005128:	af04      	add	r7, sp, #16
    char buf[128];
    snprintf(buf, sizeof(buf),
             "Truoc2: %lucm | Trai: %lucm | Truoc1: %lucm | Phai: %lucm\r\n",
             Distances[0], Distances[1], Distances[2], Distances[3]);
 800512a:	4b0c      	ldr	r3, [pc, #48]	@ (800515c <PrintAllDistances+0x38>)
 800512c:	681c      	ldr	r4, [r3, #0]
 800512e:	4b0b      	ldr	r3, [pc, #44]	@ (800515c <PrintAllDistances+0x38>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	4a0a      	ldr	r2, [pc, #40]	@ (800515c <PrintAllDistances+0x38>)
 8005134:	6892      	ldr	r2, [r2, #8]
 8005136:	4909      	ldr	r1, [pc, #36]	@ (800515c <PrintAllDistances+0x38>)
 8005138:	68c9      	ldr	r1, [r1, #12]
    snprintf(buf, sizeof(buf),
 800513a:	4638      	mov	r0, r7
 800513c:	9102      	str	r1, [sp, #8]
 800513e:	9201      	str	r2, [sp, #4]
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	4623      	mov	r3, r4
 8005144:	4a06      	ldr	r2, [pc, #24]	@ (8005160 <PrintAllDistances+0x3c>)
 8005146:	2180      	movs	r1, #128	@ 0x80
 8005148:	f009 f900 	bl	800e34c <sniprintf>
    UART_SendString(buf);
 800514c:	463b      	mov	r3, r7
 800514e:	4618      	mov	r0, r3
 8005150:	f7ff ff80 	bl	8005054 <UART_SendString>
}
 8005154:	bf00      	nop
 8005156:	3784      	adds	r7, #132	@ 0x84
 8005158:	46bd      	mov	sp, r7
 800515a:	bd90      	pop	{r4, r7, pc}
 800515c:	200017d8 	.word	0x200017d8
 8005160:	080116e4 	.word	0x080116e4

08005164 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005164:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800519c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005168:	f7ff fd02 	bl	8004b70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800516c:	480c      	ldr	r0, [pc, #48]	@ (80051a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800516e:	490d      	ldr	r1, [pc, #52]	@ (80051a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005170:	4a0d      	ldr	r2, [pc, #52]	@ (80051a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005174:	e002      	b.n	800517c <LoopCopyDataInit>

08005176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800517a:	3304      	adds	r3, #4

0800517c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800517c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800517e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005180:	d3f9      	bcc.n	8005176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005182:	4a0a      	ldr	r2, [pc, #40]	@ (80051ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005184:	4c0a      	ldr	r4, [pc, #40]	@ (80051b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005188:	e001      	b.n	800518e <LoopFillZerobss>

0800518a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800518a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800518c:	3204      	adds	r2, #4

0800518e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800518e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005190:	d3fb      	bcc.n	800518a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005192:	f009 fa73 	bl	800e67c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005196:	f7fd fce1 	bl	8002b5c <main>
  bx  lr    
 800519a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800519c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80051a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051a4:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 80051a8:	08011adc 	.word	0x08011adc
  ldr r2, =_sbss
 80051ac:	200002fc 	.word	0x200002fc
  ldr r4, =_ebss
 80051b0:	20001938 	.word	0x20001938

080051b4 <CAN2_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80051b4:	e7fe      	b.n	80051b4 <CAN2_SCE_IRQHandler>
	...

080051b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80051bc:	4b0e      	ldr	r3, [pc, #56]	@ (80051f8 <HAL_Init+0x40>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a0d      	ldr	r2, [pc, #52]	@ (80051f8 <HAL_Init+0x40>)
 80051c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80051c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80051c8:	4b0b      	ldr	r3, [pc, #44]	@ (80051f8 <HAL_Init+0x40>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a0a      	ldr	r2, [pc, #40]	@ (80051f8 <HAL_Init+0x40>)
 80051ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80051d4:	4b08      	ldr	r3, [pc, #32]	@ (80051f8 <HAL_Init+0x40>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a07      	ldr	r2, [pc, #28]	@ (80051f8 <HAL_Init+0x40>)
 80051da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051e0:	2003      	movs	r0, #3
 80051e2:	f001 fd31 	bl	8006c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80051e6:	200f      	movs	r0, #15
 80051e8:	f000 f808 	bl	80051fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80051ec:	f7fe fd76 	bl	8003cdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	40023c00 	.word	0x40023c00

080051fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005204:	4b12      	ldr	r3, [pc, #72]	@ (8005250 <HAL_InitTick+0x54>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	4b12      	ldr	r3, [pc, #72]	@ (8005254 <HAL_InitTick+0x58>)
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	4619      	mov	r1, r3
 800520e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005212:	fbb3 f3f1 	udiv	r3, r3, r1
 8005216:	fbb2 f3f3 	udiv	r3, r2, r3
 800521a:	4618      	mov	r0, r3
 800521c:	f001 fd57 	bl	8006cce <HAL_SYSTICK_Config>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e00e      	b.n	8005248 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b0f      	cmp	r3, #15
 800522e:	d80a      	bhi.n	8005246 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005230:	2200      	movs	r2, #0
 8005232:	6879      	ldr	r1, [r7, #4]
 8005234:	f04f 30ff 	mov.w	r0, #4294967295
 8005238:	f001 fd11 	bl	8006c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800523c:	4a06      	ldr	r2, [pc, #24]	@ (8005258 <HAL_InitTick+0x5c>)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005242:	2300      	movs	r3, #0
 8005244:	e000      	b.n	8005248 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
}
 8005248:	4618      	mov	r0, r3
 800524a:	3708      	adds	r7, #8
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	200000f0 	.word	0x200000f0
 8005254:	20000130 	.word	0x20000130
 8005258:	2000012c 	.word	0x2000012c

0800525c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005260:	4b06      	ldr	r3, [pc, #24]	@ (800527c <HAL_IncTick+0x20>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	4b06      	ldr	r3, [pc, #24]	@ (8005280 <HAL_IncTick+0x24>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4413      	add	r3, r2
 800526c:	4a04      	ldr	r2, [pc, #16]	@ (8005280 <HAL_IncTick+0x24>)
 800526e:	6013      	str	r3, [r2, #0]
}
 8005270:	bf00      	nop
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	20000130 	.word	0x20000130
 8005280:	200017e8 	.word	0x200017e8

08005284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005284:	b480      	push	{r7}
 8005286:	af00      	add	r7, sp, #0
  return uwTick;
 8005288:	4b03      	ldr	r3, [pc, #12]	@ (8005298 <HAL_GetTick+0x14>)
 800528a:	681b      	ldr	r3, [r3, #0]
}
 800528c:	4618      	mov	r0, r3
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	200017e8 	.word	0x200017e8

0800529c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80052a4:	f7ff ffee 	bl	8005284 <HAL_GetTick>
 80052a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b4:	d005      	beq.n	80052c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80052b6:	4b0a      	ldr	r3, [pc, #40]	@ (80052e0 <HAL_Delay+0x44>)
 80052b8:	781b      	ldrb	r3, [r3, #0]
 80052ba:	461a      	mov	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4413      	add	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80052c2:	bf00      	nop
 80052c4:	f7ff ffde 	bl	8005284 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d8f7      	bhi.n	80052c4 <HAL_Delay+0x28>
  {
  }
}
 80052d4:	bf00      	nop
 80052d6:	bf00      	nop
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	20000130 	.word	0x20000130

080052e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052ec:	2300      	movs	r3, #0
 80052ee:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e033      	b.n	8005362 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d109      	bne.n	8005316 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7fe fd18 	bl	8003d38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531a:	f003 0310 	and.w	r3, r3, #16
 800531e:	2b00      	cmp	r3, #0
 8005320:	d118      	bne.n	8005354 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005326:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800532a:	f023 0302 	bic.w	r3, r3, #2
 800532e:	f043 0202 	orr.w	r2, r3, #2
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fb86 	bl	8005a48 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005346:	f023 0303 	bic.w	r3, r3, #3
 800534a:	f043 0201 	orr.w	r2, r3, #1
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	641a      	str	r2, [r3, #64]	@ 0x40
 8005352:	e001      	b.n	8005358 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005360:	7bfb      	ldrb	r3, [r7, #15]
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005374:	2300      	movs	r3, #0
 8005376:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800537e:	2b01      	cmp	r3, #1
 8005380:	d101      	bne.n	8005386 <HAL_ADC_Start_IT+0x1a>
 8005382:	2302      	movs	r3, #2
 8005384:	e0bd      	b.n	8005502 <HAL_ADC_Start_IT+0x196>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f003 0301 	and.w	r3, r3, #1
 8005398:	2b01      	cmp	r3, #1
 800539a:	d018      	beq.n	80053ce <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0201 	orr.w	r2, r2, #1
 80053aa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80053ac:	4b58      	ldr	r3, [pc, #352]	@ (8005510 <HAL_ADC_Start_IT+0x1a4>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a58      	ldr	r2, [pc, #352]	@ (8005514 <HAL_ADC_Start_IT+0x1a8>)
 80053b2:	fba2 2303 	umull	r2, r3, r2, r3
 80053b6:	0c9a      	lsrs	r2, r3, #18
 80053b8:	4613      	mov	r3, r2
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	4413      	add	r3, r2
 80053be:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80053c0:	e002      	b.n	80053c8 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	3b01      	subs	r3, #1
 80053c6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1f9      	bne.n	80053c2 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b01      	cmp	r3, #1
 80053da:	f040 8085 	bne.w	80054e8 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80053e6:	f023 0301 	bic.w	r3, r3, #1
 80053ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d007      	beq.n	8005410 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005408:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005414:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005418:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800541c:	d106      	bne.n	800542c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005422:	f023 0206 	bic.w	r2, r3, #6
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	645a      	str	r2, [r3, #68]	@ 0x44
 800542a:	e002      	b.n	8005432 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800543a:	4b37      	ldr	r3, [pc, #220]	@ (8005518 <HAL_ADC_Start_IT+0x1ac>)
 800543c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005446:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	6812      	ldr	r2, [r2, #0]
 8005452:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005456:	f043 0320 	orr.w	r3, r3, #32
 800545a:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f003 031f 	and.w	r3, r3, #31
 8005464:	2b00      	cmp	r3, #0
 8005466:	d12a      	bne.n	80054be <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a2b      	ldr	r2, [pc, #172]	@ (800551c <HAL_ADC_Start_IT+0x1b0>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d015      	beq.n	800549e <HAL_ADC_Start_IT+0x132>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a2a      	ldr	r2, [pc, #168]	@ (8005520 <HAL_ADC_Start_IT+0x1b4>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d105      	bne.n	8005488 <HAL_ADC_Start_IT+0x11c>
 800547c:	4b26      	ldr	r3, [pc, #152]	@ (8005518 <HAL_ADC_Start_IT+0x1ac>)
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f003 031f 	and.w	r3, r3, #31
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00a      	beq.n	800549e <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a25      	ldr	r2, [pc, #148]	@ (8005524 <HAL_ADC_Start_IT+0x1b8>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d136      	bne.n	8005500 <HAL_ADC_Start_IT+0x194>
 8005492:	4b21      	ldr	r3, [pc, #132]	@ (8005518 <HAL_ADC_Start_IT+0x1ac>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f003 0310 	and.w	r3, r3, #16
 800549a:	2b00      	cmp	r3, #0
 800549c:	d130      	bne.n	8005500 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d129      	bne.n	8005500 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689a      	ldr	r2, [r3, #8]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80054ba:	609a      	str	r2, [r3, #8]
 80054bc:	e020      	b.n	8005500 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a16      	ldr	r2, [pc, #88]	@ (800551c <HAL_ADC_Start_IT+0x1b0>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d11b      	bne.n	8005500 <HAL_ADC_Start_IT+0x194>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d114      	bne.n	8005500 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	689a      	ldr	r2, [r3, #8]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80054e4:	609a      	str	r2, [r3, #8]
 80054e6:	e00b      	b.n	8005500 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ec:	f043 0210 	orr.w	r2, r3, #16
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f8:	f043 0201 	orr.w	r2, r3, #1
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	200000f0 	.word	0x200000f0
 8005514:	431bde83 	.word	0x431bde83
 8005518:	40012300 	.word	0x40012300
 800551c:	40012000 	.word	0x40012000
 8005520:	40012100 	.word	0x40012100
 8005524:	40012200 	.word	0x40012200

08005528 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005536:	2b01      	cmp	r3, #1
 8005538:	d101      	bne.n	800553e <HAL_ADC_Stop_IT+0x16>
 800553a:	2302      	movs	r3, #2
 800553c:	e02b      	b.n	8005596 <HAL_ADC_Stop_IT+0x6e>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0201 	bic.w	r2, r2, #1
 8005554:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	2b00      	cmp	r3, #0
 8005562:	d113      	bne.n	800558c <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	6812      	ldr	r2, [r2, #0]
 800556e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005572:	f023 0320 	bic.w	r3, r3, #32
 8005576:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005580:	f023 0301 	bic.w	r3, r3, #1
 8005584:	f043 0201 	orr.w	r2, r3, #1
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr

080055a2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b086      	sub	sp, #24
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	2300      	movs	r3, #0
 80055b0:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f003 0302 	and.w	r3, r3, #2
 80055c8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	f003 0320 	and.w	r3, r3, #32
 80055d0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d049      	beq.n	800566c <HAL_ADC_IRQHandler+0xca>
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d046      	beq.n	800566c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e2:	f003 0310 	and.w	r3, r3, #16
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d105      	bne.n	80055f6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d12b      	bne.n	800565c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005608:	2b00      	cmp	r3, #0
 800560a:	d127      	bne.n	800565c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005612:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005616:	2b00      	cmp	r3, #0
 8005618:	d006      	beq.n	8005628 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005624:	2b00      	cmp	r3, #0
 8005626:	d119      	bne.n	800565c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f022 0220 	bic.w	r2, r2, #32
 8005636:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005648:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d105      	bne.n	800565c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005654:	f043 0201 	orr.w	r2, r3, #1
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f7fd f9c3 	bl	80029e8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f06f 0212 	mvn.w	r2, #18
 800566a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f003 0304 	and.w	r3, r3, #4
 8005672:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800567a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d057      	beq.n	8005732 <HAL_ADC_IRQHandler+0x190>
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d054      	beq.n	8005732 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568c:	f003 0310 	and.w	r3, r3, #16
 8005690:	2b00      	cmp	r3, #0
 8005692:	d105      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005698:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d139      	bne.n	8005722 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d006      	beq.n	80056ca <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d12b      	bne.n	8005722 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d124      	bne.n	8005722 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d11d      	bne.n	8005722 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d119      	bne.n	8005722 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056fc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005702:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005712:	2b00      	cmp	r3, #0
 8005714:	d105      	bne.n	8005722 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571a:	f043 0201 	orr.w	r2, r3, #1
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fa8c 	bl	8005c40 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f06f 020c 	mvn.w	r2, #12
 8005730:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005740:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d017      	beq.n	8005778 <HAL_ADC_IRQHandler+0x1d6>
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d014      	beq.n	8005778 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	2b01      	cmp	r3, #1
 800575a:	d10d      	bne.n	8005778 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005760:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f837 	bl	80057dc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f06f 0201 	mvn.w	r2, #1
 8005776:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f003 0320 	and.w	r3, r3, #32
 800577e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005786:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d015      	beq.n	80057ba <HAL_ADC_IRQHandler+0x218>
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d012      	beq.n	80057ba <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005798:	f043 0202 	orr.w	r2, r3, #2
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f06f 0220 	mvn.w	r2, #32
 80057a8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f820 	bl	80057f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f06f 0220 	mvn.w	r2, #32
 80057b8:	601a      	str	r2, [r3, #0]
  }
}
 80057ba:	bf00      	nop
 80057bc:	3718      	adds	r7, #24
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b083      	sub	sp, #12
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	370c      	adds	r7, #12
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80057f8:	bf00      	nop
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800580e:	2300      	movs	r3, #0
 8005810:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005818:	2b01      	cmp	r3, #1
 800581a:	d101      	bne.n	8005820 <HAL_ADC_ConfigChannel+0x1c>
 800581c:	2302      	movs	r3, #2
 800581e:	e105      	b.n	8005a2c <HAL_ADC_ConfigChannel+0x228>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b09      	cmp	r3, #9
 800582e:	d925      	bls.n	800587c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68d9      	ldr	r1, [r3, #12]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	b29b      	uxth	r3, r3
 800583c:	461a      	mov	r2, r3
 800583e:	4613      	mov	r3, r2
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	4413      	add	r3, r2
 8005844:	3b1e      	subs	r3, #30
 8005846:	2207      	movs	r2, #7
 8005848:	fa02 f303 	lsl.w	r3, r2, r3
 800584c:	43da      	mvns	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	400a      	ands	r2, r1
 8005854:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	68d9      	ldr	r1, [r3, #12]
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	689a      	ldr	r2, [r3, #8]
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	b29b      	uxth	r3, r3
 8005866:	4618      	mov	r0, r3
 8005868:	4603      	mov	r3, r0
 800586a:	005b      	lsls	r3, r3, #1
 800586c:	4403      	add	r3, r0
 800586e:	3b1e      	subs	r3, #30
 8005870:	409a      	lsls	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	430a      	orrs	r2, r1
 8005878:	60da      	str	r2, [r3, #12]
 800587a:	e022      	b.n	80058c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6919      	ldr	r1, [r3, #16]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	b29b      	uxth	r3, r3
 8005888:	461a      	mov	r2, r3
 800588a:	4613      	mov	r3, r2
 800588c:	005b      	lsls	r3, r3, #1
 800588e:	4413      	add	r3, r2
 8005890:	2207      	movs	r2, #7
 8005892:	fa02 f303 	lsl.w	r3, r2, r3
 8005896:	43da      	mvns	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	400a      	ands	r2, r1
 800589e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6919      	ldr	r1, [r3, #16]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	689a      	ldr	r2, [r3, #8]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	4618      	mov	r0, r3
 80058b2:	4603      	mov	r3, r0
 80058b4:	005b      	lsls	r3, r3, #1
 80058b6:	4403      	add	r3, r0
 80058b8:	409a      	lsls	r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	2b06      	cmp	r3, #6
 80058c8:	d824      	bhi.n	8005914 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4413      	add	r3, r2
 80058da:	3b05      	subs	r3, #5
 80058dc:	221f      	movs	r2, #31
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	43da      	mvns	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	400a      	ands	r2, r1
 80058ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	4618      	mov	r0, r3
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	685a      	ldr	r2, [r3, #4]
 80058fe:	4613      	mov	r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	4413      	add	r3, r2
 8005904:	3b05      	subs	r3, #5
 8005906:	fa00 f203 	lsl.w	r2, r0, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	430a      	orrs	r2, r1
 8005910:	635a      	str	r2, [r3, #52]	@ 0x34
 8005912:	e04c      	b.n	80059ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b0c      	cmp	r3, #12
 800591a:	d824      	bhi.n	8005966 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	685a      	ldr	r2, [r3, #4]
 8005926:	4613      	mov	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	4413      	add	r3, r2
 800592c:	3b23      	subs	r3, #35	@ 0x23
 800592e:	221f      	movs	r2, #31
 8005930:	fa02 f303 	lsl.w	r3, r2, r3
 8005934:	43da      	mvns	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	400a      	ands	r2, r1
 800593c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	b29b      	uxth	r3, r3
 800594a:	4618      	mov	r0, r3
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	4613      	mov	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4413      	add	r3, r2
 8005956:	3b23      	subs	r3, #35	@ 0x23
 8005958:	fa00 f203 	lsl.w	r2, r0, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	430a      	orrs	r2, r1
 8005962:	631a      	str	r2, [r3, #48]	@ 0x30
 8005964:	e023      	b.n	80059ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	4613      	mov	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	4413      	add	r3, r2
 8005976:	3b41      	subs	r3, #65	@ 0x41
 8005978:	221f      	movs	r2, #31
 800597a:	fa02 f303 	lsl.w	r3, r2, r3
 800597e:	43da      	mvns	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	400a      	ands	r2, r1
 8005986:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	b29b      	uxth	r3, r3
 8005994:	4618      	mov	r0, r3
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	4613      	mov	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	3b41      	subs	r3, #65	@ 0x41
 80059a2:	fa00 f203 	lsl.w	r2, r0, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059ae:	4b22      	ldr	r3, [pc, #136]	@ (8005a38 <HAL_ADC_ConfigChannel+0x234>)
 80059b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a21      	ldr	r2, [pc, #132]	@ (8005a3c <HAL_ADC_ConfigChannel+0x238>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d109      	bne.n	80059d0 <HAL_ADC_ConfigChannel+0x1cc>
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2b12      	cmp	r3, #18
 80059c2:	d105      	bne.n	80059d0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a19      	ldr	r2, [pc, #100]	@ (8005a3c <HAL_ADC_ConfigChannel+0x238>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d123      	bne.n	8005a22 <HAL_ADC_ConfigChannel+0x21e>
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2b10      	cmp	r3, #16
 80059e0:	d003      	beq.n	80059ea <HAL_ADC_ConfigChannel+0x1e6>
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2b11      	cmp	r3, #17
 80059e8:	d11b      	bne.n	8005a22 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2b10      	cmp	r3, #16
 80059fc:	d111      	bne.n	8005a22 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80059fe:	4b10      	ldr	r3, [pc, #64]	@ (8005a40 <HAL_ADC_ConfigChannel+0x23c>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a10      	ldr	r2, [pc, #64]	@ (8005a44 <HAL_ADC_ConfigChannel+0x240>)
 8005a04:	fba2 2303 	umull	r2, r3, r2, r3
 8005a08:	0c9a      	lsrs	r2, r3, #18
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4413      	add	r3, r2
 8005a10:	005b      	lsls	r3, r3, #1
 8005a12:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005a14:	e002      	b.n	8005a1c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1f9      	bne.n	8005a16 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr
 8005a38:	40012300 	.word	0x40012300
 8005a3c:	40012000 	.word	0x40012000
 8005a40:	200000f0 	.word	0x200000f0
 8005a44:	431bde83 	.word	0x431bde83

08005a48 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a50:	4b79      	ldr	r3, [pc, #484]	@ (8005c38 <ADC_Init+0x1f0>)
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	685a      	ldr	r2, [r3, #4]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6859      	ldr	r1, [r3, #4]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	021a      	lsls	r2, r3, #8
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005aa0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6859      	ldr	r1, [r3, #4]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	689a      	ldr	r2, [r3, #8]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ac2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6899      	ldr	r1, [r3, #8]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ada:	4a58      	ldr	r2, [pc, #352]	@ (8005c3c <ADC_Init+0x1f4>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d022      	beq.n	8005b26 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689a      	ldr	r2, [r3, #8]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005aee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6899      	ldr	r1, [r3, #8]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	430a      	orrs	r2, r1
 8005b00:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6899      	ldr	r1, [r3, #8]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	430a      	orrs	r2, r1
 8005b22:	609a      	str	r2, [r3, #8]
 8005b24:	e00f      	b.n	8005b46 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	689a      	ldr	r2, [r3, #8]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	689a      	ldr	r2, [r3, #8]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b44:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	689a      	ldr	r2, [r3, #8]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f022 0202 	bic.w	r2, r2, #2
 8005b54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	6899      	ldr	r1, [r3, #8]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	7e1b      	ldrb	r3, [r3, #24]
 8005b60:	005a      	lsls	r2, r3, #1
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d01b      	beq.n	8005bac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	685a      	ldr	r2, [r3, #4]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b82:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	685a      	ldr	r2, [r3, #4]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005b92:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	6859      	ldr	r1, [r3, #4]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	035a      	lsls	r2, r3, #13
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	605a      	str	r2, [r3, #4]
 8005baa:	e007      	b.n	8005bbc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685a      	ldr	r2, [r3, #4]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bba:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005bca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	051a      	lsls	r2, r3, #20
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	430a      	orrs	r2, r1
 8005be0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005bf0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	6899      	ldr	r1, [r3, #8]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005bfe:	025a      	lsls	r2, r3, #9
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	430a      	orrs	r2, r1
 8005c06:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689a      	ldr	r2, [r3, #8]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6899      	ldr	r1, [r3, #8]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	029a      	lsls	r2, r3, #10
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	609a      	str	r2, [r3, #8]
}
 8005c2c:	bf00      	nop
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr
 8005c38:	40012300 	.word	0x40012300
 8005c3c:	0f000001 	.word	0x0f000001

08005c40 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e0ed      	b.n	8005e42 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d102      	bne.n	8005c78 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7fe f8de 	bl	8003e34 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f042 0201 	orr.w	r2, r2, #1
 8005c86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c88:	f7ff fafc 	bl	8005284 <HAL_GetTick>
 8005c8c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005c8e:	e012      	b.n	8005cb6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005c90:	f7ff faf8 	bl	8005284 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b0a      	cmp	r3, #10
 8005c9c:	d90b      	bls.n	8005cb6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2205      	movs	r2, #5
 8005cae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e0c5      	b.n	8005e42 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d0e5      	beq.n	8005c90 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0202 	bic.w	r2, r2, #2
 8005cd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005cd4:	f7ff fad6 	bl	8005284 <HAL_GetTick>
 8005cd8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005cda:	e012      	b.n	8005d02 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005cdc:	f7ff fad2 	bl	8005284 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	2b0a      	cmp	r3, #10
 8005ce8:	d90b      	bls.n	8005d02 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2205      	movs	r2, #5
 8005cfa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e09f      	b.n	8005e42 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1e5      	bne.n	8005cdc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	7e1b      	ldrb	r3, [r3, #24]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d108      	bne.n	8005d2a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005d26:	601a      	str	r2, [r3, #0]
 8005d28:	e007      	b.n	8005d3a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d38:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	7e5b      	ldrb	r3, [r3, #25]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d108      	bne.n	8005d54 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d50:	601a      	str	r2, [r3, #0]
 8005d52:	e007      	b.n	8005d64 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d62:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	7e9b      	ldrb	r3, [r3, #26]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d108      	bne.n	8005d7e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f042 0220 	orr.w	r2, r2, #32
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	e007      	b.n	8005d8e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f022 0220 	bic.w	r2, r2, #32
 8005d8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	7edb      	ldrb	r3, [r3, #27]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d108      	bne.n	8005da8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0210 	bic.w	r2, r2, #16
 8005da4:	601a      	str	r2, [r3, #0]
 8005da6:	e007      	b.n	8005db8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0210 	orr.w	r2, r2, #16
 8005db6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	7f1b      	ldrb	r3, [r3, #28]
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d108      	bne.n	8005dd2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f042 0208 	orr.w	r2, r2, #8
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	e007      	b.n	8005de2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0208 	bic.w	r2, r2, #8
 8005de0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	7f5b      	ldrb	r3, [r3, #29]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d108      	bne.n	8005dfc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f042 0204 	orr.w	r2, r2, #4
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	e007      	b.n	8005e0c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f022 0204 	bic.w	r2, r2, #4
 8005e0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	431a      	orrs	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	431a      	orrs	r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	ea42 0103 	orr.w	r1, r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	1e5a      	subs	r2, r3, #1
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	430a      	orrs	r2, r1
 8005e30:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b082      	sub	sp, #8
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e015      	b.n	8005e88 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f939 	bl	80060d4 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f7fe f8ce 	bl	8004004 <HAL_CAN_MspDeInit>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e76:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3708      	adds	r7, #8
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b087      	sub	sp, #28
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ea0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8005ea2:	7dfb      	ldrb	r3, [r7, #23]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d003      	beq.n	8005eb0 <HAL_CAN_ConfigFilter+0x20>
 8005ea8:	7dfb      	ldrb	r3, [r7, #23]
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	f040 80be 	bne.w	800602c <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005eb0:	4b65      	ldr	r3, [pc, #404]	@ (8006048 <HAL_CAN_ConfigFilter+0x1b8>)
 8005eb2:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005eba:	f043 0201 	orr.w	r2, r3, #1
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005eca:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ede:	021b      	lsls	r3, r3, #8
 8005ee0:	431a      	orrs	r2, r3
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	f003 031f 	and.w	r3, r3, #31
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	43db      	mvns	r3, r3
 8005f02:	401a      	ands	r2, r3
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	69db      	ldr	r3, [r3, #28]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d123      	bne.n	8005f5a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	43db      	mvns	r3, r3
 8005f1c:	401a      	ands	r2, r3
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005f34:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	3248      	adds	r2, #72	@ 0x48
 8005f3a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005f4e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005f50:	6939      	ldr	r1, [r7, #16]
 8005f52:	3348      	adds	r3, #72	@ 0x48
 8005f54:	00db      	lsls	r3, r3, #3
 8005f56:	440b      	add	r3, r1
 8005f58:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d122      	bne.n	8005fa8 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	431a      	orrs	r2, r3
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005f82:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	3248      	adds	r2, #72	@ 0x48
 8005f88:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005f9c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005f9e:	6939      	ldr	r1, [r7, #16]
 8005fa0:	3348      	adds	r3, #72	@ 0x48
 8005fa2:	00db      	lsls	r3, r3, #3
 8005fa4:	440b      	add	r3, r1
 8005fa6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	699b      	ldr	r3, [r3, #24]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d109      	bne.n	8005fc4 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	43db      	mvns	r3, r3
 8005fba:	401a      	ands	r2, r3
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005fc2:	e007      	b.n	8005fd4 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	431a      	orrs	r2, r3
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d109      	bne.n	8005ff0 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	43db      	mvns	r3, r3
 8005fe6:	401a      	ands	r2, r3
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8005fee:	e007      	b.n	8006000 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	431a      	orrs	r2, r3
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d107      	bne.n	8006018 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	431a      	orrs	r2, r3
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800601e:	f023 0201 	bic.w	r2, r3, #1
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8006028:	2300      	movs	r3, #0
 800602a:	e006      	b.n	800603a <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006030:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
  }
}
 800603a:	4618      	mov	r0, r3
 800603c:	371c      	adds	r7, #28
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	40006400 	.word	0x40006400

0800604c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f893 3020 	ldrb.w	r3, [r3, #32]
 800605a:	b2db      	uxtb	r3, r3
 800605c:	2b01      	cmp	r3, #1
 800605e:	d12e      	bne.n	80060be <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f022 0201 	bic.w	r2, r2, #1
 8006076:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006078:	f7ff f904 	bl	8005284 <HAL_GetTick>
 800607c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800607e:	e012      	b.n	80060a6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006080:	f7ff f900 	bl	8005284 <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	2b0a      	cmp	r3, #10
 800608c:	d90b      	bls.n	80060a6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006092:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2205      	movs	r2, #5
 800609e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e012      	b.n	80060cc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f003 0301 	and.w	r3, r3, #1
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1e5      	bne.n	8006080 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	e006      	b.n	80060cc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
  }
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	d133      	bne.n	8006150 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f042 0201 	orr.w	r2, r2, #1
 80060f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060f8:	f7ff f8c4 	bl	8005284 <HAL_GetTick>
 80060fc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80060fe:	e012      	b.n	8006126 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006100:	f7ff f8c0 	bl	8005284 <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	2b0a      	cmp	r3, #10
 800610c:	d90b      	bls.n	8006126 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2205      	movs	r2, #5
 800611e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e01b      	b.n	800615e <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0e5      	beq.n	8006100 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0202 	bic.w	r2, r2, #2
 8006142:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800614c:	2300      	movs	r3, #0
 800614e:	e006      	b.n	800615e <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006154:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
  }
}
 800615e:	4618      	mov	r0, r3
 8006160:	3710      	adds	r7, #16
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}

08006166 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8006166:	b480      	push	{r7}
 8006168:	b089      	sub	sp, #36	@ 0x24
 800616a:	af00      	add	r7, sp, #0
 800616c:	60f8      	str	r0, [r7, #12]
 800616e:	60b9      	str	r1, [r7, #8]
 8006170:	607a      	str	r2, [r7, #4]
 8006172:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f893 3020 	ldrb.w	r3, [r3, #32]
 800617a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006184:	7ffb      	ldrb	r3, [r7, #31]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d003      	beq.n	8006192 <HAL_CAN_AddTxMessage+0x2c>
 800618a:	7ffb      	ldrb	r3, [r7, #31]
 800618c:	2b02      	cmp	r3, #2
 800618e:	f040 80ad 	bne.w	80062ec <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10a      	bne.n	80061b2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d105      	bne.n	80061b2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	f000 8095 	beq.w	80062dc <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	0e1b      	lsrs	r3, r3, #24
 80061b6:	f003 0303 	and.w	r3, r3, #3
 80061ba:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80061bc:	2201      	movs	r2, #1
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	409a      	lsls	r2, r3
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d10d      	bne.n	80061ea <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80061d8:	68f9      	ldr	r1, [r7, #12]
 80061da:	6809      	ldr	r1, [r1, #0]
 80061dc:	431a      	orrs	r2, r3
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	3318      	adds	r3, #24
 80061e2:	011b      	lsls	r3, r3, #4
 80061e4:	440b      	add	r3, r1
 80061e6:	601a      	str	r2, [r3, #0]
 80061e8:	e00f      	b.n	800620a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80061f4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80061fa:	68f9      	ldr	r1, [r7, #12]
 80061fc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80061fe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	3318      	adds	r3, #24
 8006204:	011b      	lsls	r3, r3, #4
 8006206:	440b      	add	r3, r1
 8006208:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6819      	ldr	r1, [r3, #0]
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	691a      	ldr	r2, [r3, #16]
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	3318      	adds	r3, #24
 8006216:	011b      	lsls	r3, r3, #4
 8006218:	440b      	add	r3, r1
 800621a:	3304      	adds	r3, #4
 800621c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	7d1b      	ldrb	r3, [r3, #20]
 8006222:	2b01      	cmp	r3, #1
 8006224:	d111      	bne.n	800624a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	3318      	adds	r3, #24
 800622e:	011b      	lsls	r3, r3, #4
 8006230:	4413      	add	r3, r2
 8006232:	3304      	adds	r3, #4
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	6811      	ldr	r1, [r2, #0]
 800623a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	3318      	adds	r3, #24
 8006242:	011b      	lsls	r3, r3, #4
 8006244:	440b      	add	r3, r1
 8006246:	3304      	adds	r3, #4
 8006248:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	3307      	adds	r3, #7
 800624e:	781b      	ldrb	r3, [r3, #0]
 8006250:	061a      	lsls	r2, r3, #24
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	3306      	adds	r3, #6
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	041b      	lsls	r3, r3, #16
 800625a:	431a      	orrs	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	3305      	adds	r3, #5
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	021b      	lsls	r3, r3, #8
 8006264:	4313      	orrs	r3, r2
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	3204      	adds	r2, #4
 800626a:	7812      	ldrb	r2, [r2, #0]
 800626c:	4610      	mov	r0, r2
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	6811      	ldr	r1, [r2, #0]
 8006272:	ea43 0200 	orr.w	r2, r3, r0
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	011b      	lsls	r3, r3, #4
 800627a:	440b      	add	r3, r1
 800627c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8006280:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	3303      	adds	r3, #3
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	061a      	lsls	r2, r3, #24
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	3302      	adds	r3, #2
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	041b      	lsls	r3, r3, #16
 8006292:	431a      	orrs	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	3301      	adds	r3, #1
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	021b      	lsls	r3, r3, #8
 800629c:	4313      	orrs	r3, r2
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	7812      	ldrb	r2, [r2, #0]
 80062a2:	4610      	mov	r0, r2
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	6811      	ldr	r1, [r2, #0]
 80062a8:	ea43 0200 	orr.w	r2, r3, r0
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	011b      	lsls	r3, r3, #4
 80062b0:	440b      	add	r3, r1
 80062b2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80062b6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	3318      	adds	r3, #24
 80062c0:	011b      	lsls	r3, r3, #4
 80062c2:	4413      	add	r3, r2
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	6811      	ldr	r1, [r2, #0]
 80062ca:	f043 0201 	orr.w	r2, r3, #1
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	3318      	adds	r3, #24
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	440b      	add	r3, r1
 80062d6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80062d8:	2300      	movs	r3, #0
 80062da:	e00e      	b.n	80062fa <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e006      	b.n	80062fa <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
  }
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3724      	adds	r7, #36	@ 0x24
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8006306:	b480      	push	{r7}
 8006308:	b085      	sub	sp, #20
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800630e:	2300      	movs	r3, #0
 8006310:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006318:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800631a:	7afb      	ldrb	r3, [r7, #11]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d002      	beq.n	8006326 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8006320:	7afb      	ldrb	r3, [r7, #11]
 8006322:	2b02      	cmp	r3, #2
 8006324:	d11d      	bne.n	8006362 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d002      	beq.n	800633a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	3301      	adds	r3, #1
 8006338:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d002      	beq.n	800634e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3301      	adds	r3, #1
 800634c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006358:	2b00      	cmp	r3, #0
 800635a:	d002      	beq.n	8006362 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	3301      	adds	r3, #1
 8006360:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8006362:	68fb      	ldr	r3, [r7, #12]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3714      	adds	r7, #20
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8006370:	b480      	push	{r7}
 8006372:	b087      	sub	sp, #28
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
 800637c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006384:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006386:	7dfb      	ldrb	r3, [r7, #23]
 8006388:	2b01      	cmp	r3, #1
 800638a:	d003      	beq.n	8006394 <HAL_CAN_GetRxMessage+0x24>
 800638c:	7dfb      	ldrb	r3, [r7, #23]
 800638e:	2b02      	cmp	r3, #2
 8006390:	f040 8103 	bne.w	800659a <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10e      	bne.n	80063b8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f003 0303 	and.w	r3, r3, #3
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d116      	bne.n	80063d6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e0f7      	b.n	80065a8 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	f003 0303 	and.w	r3, r3, #3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d107      	bne.n	80063d6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e0e8      	b.n	80065a8 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	331b      	adds	r3, #27
 80063de:	011b      	lsls	r3, r3, #4
 80063e0:	4413      	add	r3, r2
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0204 	and.w	r2, r3, #4
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10c      	bne.n	800640e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	331b      	adds	r3, #27
 80063fc:	011b      	lsls	r3, r3, #4
 80063fe:	4413      	add	r3, r2
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	0d5b      	lsrs	r3, r3, #21
 8006404:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	601a      	str	r2, [r3, #0]
 800640c:	e00b      	b.n	8006426 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	331b      	adds	r3, #27
 8006416:	011b      	lsls	r3, r3, #4
 8006418:	4413      	add	r3, r2
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	08db      	lsrs	r3, r3, #3
 800641e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	331b      	adds	r3, #27
 800642e:	011b      	lsls	r3, r3, #4
 8006430:	4413      	add	r3, r2
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0202 	and.w	r2, r3, #2
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	331b      	adds	r3, #27
 8006444:	011b      	lsls	r3, r3, #4
 8006446:	4413      	add	r3, r2
 8006448:	3304      	adds	r3, #4
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0308 	and.w	r3, r3, #8
 8006450:	2b00      	cmp	r3, #0
 8006452:	d003      	beq.n	800645c <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2208      	movs	r2, #8
 8006458:	611a      	str	r2, [r3, #16]
 800645a:	e00b      	b.n	8006474 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	331b      	adds	r3, #27
 8006464:	011b      	lsls	r3, r3, #4
 8006466:	4413      	add	r3, r2
 8006468:	3304      	adds	r3, #4
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 020f 	and.w	r2, r3, #15
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	331b      	adds	r3, #27
 800647c:	011b      	lsls	r3, r3, #4
 800647e:	4413      	add	r3, r2
 8006480:	3304      	adds	r3, #4
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	0a1b      	lsrs	r3, r3, #8
 8006486:	b2da      	uxtb	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	331b      	adds	r3, #27
 8006494:	011b      	lsls	r3, r3, #4
 8006496:	4413      	add	r3, r2
 8006498:	3304      	adds	r3, #4
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	0c1b      	lsrs	r3, r3, #16
 800649e:	b29a      	uxth	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	011b      	lsls	r3, r3, #4
 80064ac:	4413      	add	r3, r2
 80064ae:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	011b      	lsls	r3, r3, #4
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	0a1a      	lsrs	r2, r3, #8
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	3301      	adds	r3, #1
 80064d0:	b2d2      	uxtb	r2, r2
 80064d2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	011b      	lsls	r3, r3, #4
 80064dc:	4413      	add	r3, r2
 80064de:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	0c1a      	lsrs	r2, r3, #16
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	3302      	adds	r3, #2
 80064ea:	b2d2      	uxtb	r2, r2
 80064ec:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	011b      	lsls	r3, r3, #4
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	0e1a      	lsrs	r2, r3, #24
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	3303      	adds	r3, #3
 8006504:	b2d2      	uxtb	r2, r2
 8006506:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	011b      	lsls	r3, r3, #4
 8006510:	4413      	add	r3, r2
 8006512:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	3304      	adds	r3, #4
 800651c:	b2d2      	uxtb	r2, r2
 800651e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	011b      	lsls	r3, r3, #4
 8006528:	4413      	add	r3, r2
 800652a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	0a1a      	lsrs	r2, r3, #8
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	3305      	adds	r3, #5
 8006536:	b2d2      	uxtb	r2, r2
 8006538:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	011b      	lsls	r3, r3, #4
 8006542:	4413      	add	r3, r2
 8006544:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	0c1a      	lsrs	r2, r3, #16
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	3306      	adds	r3, #6
 8006550:	b2d2      	uxtb	r2, r2
 8006552:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	011b      	lsls	r3, r3, #4
 800655c:	4413      	add	r3, r2
 800655e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	0e1a      	lsrs	r2, r3, #24
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	3307      	adds	r3, #7
 800656a:	b2d2      	uxtb	r2, r2
 800656c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d108      	bne.n	8006586 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68da      	ldr	r2, [r3, #12]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f042 0220 	orr.w	r2, r2, #32
 8006582:	60da      	str	r2, [r3, #12]
 8006584:	e007      	b.n	8006596 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	691a      	ldr	r2, [r3, #16]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f042 0220 	orr.w	r2, r2, #32
 8006594:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006596:	2300      	movs	r3, #0
 8006598:	e006      	b.n	80065a8 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
  }
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	371c      	adds	r7, #28
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065c8:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80065ca:	7afb      	ldrb	r3, [r7, #11]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d002      	beq.n	80065d6 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80065d0:	7afb      	ldrb	r3, [r7, #11]
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d10f      	bne.n	80065f6 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d106      	bne.n	80065ea <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f003 0303 	and.w	r3, r3, #3
 80065e6:	60fb      	str	r3, [r7, #12]
 80065e8:	e005      	b.n	80065f6 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	f003 0303 	and.w	r3, r3, #3
 80065f4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80065f6:	68fb      	ldr	r3, [r7, #12]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3714      	adds	r7, #20
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006614:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006616:	7bfb      	ldrb	r3, [r7, #15]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d002      	beq.n	8006622 <HAL_CAN_ActivateNotification+0x1e>
 800661c:	7bfb      	ldrb	r3, [r7, #15]
 800661e:	2b02      	cmp	r3, #2
 8006620:	d109      	bne.n	8006636 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	6959      	ldr	r1, [r3, #20]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	430a      	orrs	r2, r1
 8006630:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006632:	2300      	movs	r3, #0
 8006634:	e006      	b.n	8006644 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
  }
}
 8006644:	4618      	mov	r0, r3
 8006646:	3714      	adds	r7, #20
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b08a      	sub	sp, #40	@ 0x28
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006658:	2300      	movs	r3, #0
 800665a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800668c:	6a3b      	ldr	r3, [r7, #32]
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	d07c      	beq.n	8006790 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	f003 0301 	and.w	r3, r3, #1
 800669c:	2b00      	cmp	r3, #0
 800669e:	d023      	beq.n	80066e8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2201      	movs	r2, #1
 80066a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d003      	beq.n	80066ba <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f7fc f9c8 	bl	8002a48 <HAL_CAN_TxMailbox0CompleteCallback>
 80066b8:	e016      	b.n	80066e8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	f003 0304 	and.w	r3, r3, #4
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d004      	beq.n	80066ce <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80066c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80066ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80066cc:	e00c      	b.n	80066e8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	f003 0308 	and.w	r3, r3, #8
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d004      	beq.n	80066e2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80066d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066da:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80066de:	627b      	str	r3, [r7, #36]	@ 0x24
 80066e0:	e002      	b.n	80066e8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 f96b 	bl	80069be <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d024      	beq.n	800673c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80066fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80066fc:	69bb      	ldr	r3, [r7, #24]
 80066fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006702:	2b00      	cmp	r3, #0
 8006704:	d003      	beq.n	800670e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7fc f9b6 	bl	8002a78 <HAL_CAN_TxMailbox1CompleteCallback>
 800670c:	e016      	b.n	800673c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006714:	2b00      	cmp	r3, #0
 8006716:	d004      	beq.n	8006722 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800671e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006720:	e00c      	b.n	800673c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006728:	2b00      	cmp	r3, #0
 800672a:	d004      	beq.n	8006736 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800672c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006732:	627b      	str	r3, [r7, #36]	@ 0x24
 8006734:	e002      	b.n	800673c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f94b 	bl	80069d2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006742:	2b00      	cmp	r3, #0
 8006744:	d024      	beq.n	8006790 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800674e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006756:	2b00      	cmp	r3, #0
 8006758:	d003      	beq.n	8006762 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7fc f9a4 	bl	8002aa8 <HAL_CAN_TxMailbox2CompleteCallback>
 8006760:	e016      	b.n	8006790 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d004      	beq.n	8006776 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800676c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006772:	627b      	str	r3, [r7, #36]	@ 0x24
 8006774:	e00c      	b.n	8006790 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800677c:	2b00      	cmp	r3, #0
 800677e:	d004      	beq.n	800678a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006786:	627b      	str	r3, [r7, #36]	@ 0x24
 8006788:	e002      	b.n	8006790 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f92b 	bl	80069e6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	f003 0308 	and.w	r3, r3, #8
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00c      	beq.n	80067b4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	f003 0310 	and.w	r3, r3, #16
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d007      	beq.n	80067b4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80067a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067aa:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2210      	movs	r2, #16
 80067b2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80067b4:	6a3b      	ldr	r3, [r7, #32]
 80067b6:	f003 0304 	and.w	r3, r3, #4
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00b      	beq.n	80067d6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	f003 0308 	and.w	r3, r3, #8
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d006      	beq.n	80067d6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2208      	movs	r2, #8
 80067ce:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 f912 	bl	80069fa <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	f003 0302 	and.w	r3, r3, #2
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d009      	beq.n	80067f4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	f003 0303 	and.w	r3, r3, #3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d002      	beq.n	80067f4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f7fb fd48 	bl	8002284 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80067f4:	6a3b      	ldr	r3, [r7, #32]
 80067f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00c      	beq.n	8006818 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	f003 0310 	and.w	r3, r3, #16
 8006804:	2b00      	cmp	r3, #0
 8006806:	d007      	beq.n	8006818 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2210      	movs	r2, #16
 8006816:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	f003 0320 	and.w	r3, r3, #32
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00b      	beq.n	800683a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	f003 0308 	and.w	r3, r3, #8
 8006828:	2b00      	cmp	r3, #0
 800682a:	d006      	beq.n	800683a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2208      	movs	r2, #8
 8006832:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 f8f4 	bl	8006a22 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800683a:	6a3b      	ldr	r3, [r7, #32]
 800683c:	f003 0310 	and.w	r3, r3, #16
 8006840:	2b00      	cmp	r3, #0
 8006842:	d009      	beq.n	8006858 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	f003 0303 	and.w	r3, r3, #3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d002      	beq.n	8006858 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f8db 	bl	8006a0e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00b      	beq.n	800687a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	f003 0310 	and.w	r3, r3, #16
 8006868:	2b00      	cmp	r3, #0
 800686a:	d006      	beq.n	800687a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2210      	movs	r2, #16
 8006872:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 f8de 	bl	8006a36 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800687a:	6a3b      	ldr	r3, [r7, #32]
 800687c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00b      	beq.n	800689c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	f003 0308 	and.w	r3, r3, #8
 800688a:	2b00      	cmp	r3, #0
 800688c:	d006      	beq.n	800689c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2208      	movs	r2, #8
 8006894:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 f8d7 	bl	8006a4a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d07b      	beq.n	800699e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d072      	beq.n	8006996 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80068b0:	6a3b      	ldr	r3, [r7, #32]
 80068b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d008      	beq.n	80068cc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d003      	beq.n	80068cc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80068c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c6:	f043 0301 	orr.w	r3, r3, #1
 80068ca:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d008      	beq.n	80068e8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d003      	beq.n	80068e8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80068e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e2:	f043 0302 	orr.w	r3, r3, #2
 80068e6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80068e8:	6a3b      	ldr	r3, [r7, #32]
 80068ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d008      	beq.n	8006904 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d003      	beq.n	8006904 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	f043 0304 	orr.w	r3, r3, #4
 8006902:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800690a:	2b00      	cmp	r3, #0
 800690c:	d043      	beq.n	8006996 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006914:	2b00      	cmp	r3, #0
 8006916:	d03e      	beq.n	8006996 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800691e:	2b60      	cmp	r3, #96	@ 0x60
 8006920:	d02b      	beq.n	800697a <HAL_CAN_IRQHandler+0x32a>
 8006922:	2b60      	cmp	r3, #96	@ 0x60
 8006924:	d82e      	bhi.n	8006984 <HAL_CAN_IRQHandler+0x334>
 8006926:	2b50      	cmp	r3, #80	@ 0x50
 8006928:	d022      	beq.n	8006970 <HAL_CAN_IRQHandler+0x320>
 800692a:	2b50      	cmp	r3, #80	@ 0x50
 800692c:	d82a      	bhi.n	8006984 <HAL_CAN_IRQHandler+0x334>
 800692e:	2b40      	cmp	r3, #64	@ 0x40
 8006930:	d019      	beq.n	8006966 <HAL_CAN_IRQHandler+0x316>
 8006932:	2b40      	cmp	r3, #64	@ 0x40
 8006934:	d826      	bhi.n	8006984 <HAL_CAN_IRQHandler+0x334>
 8006936:	2b30      	cmp	r3, #48	@ 0x30
 8006938:	d010      	beq.n	800695c <HAL_CAN_IRQHandler+0x30c>
 800693a:	2b30      	cmp	r3, #48	@ 0x30
 800693c:	d822      	bhi.n	8006984 <HAL_CAN_IRQHandler+0x334>
 800693e:	2b10      	cmp	r3, #16
 8006940:	d002      	beq.n	8006948 <HAL_CAN_IRQHandler+0x2f8>
 8006942:	2b20      	cmp	r3, #32
 8006944:	d005      	beq.n	8006952 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006946:	e01d      	b.n	8006984 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694a:	f043 0308 	orr.w	r3, r3, #8
 800694e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006950:	e019      	b.n	8006986 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006954:	f043 0310 	orr.w	r3, r3, #16
 8006958:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800695a:	e014      	b.n	8006986 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800695c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695e:	f043 0320 	orr.w	r3, r3, #32
 8006962:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006964:	e00f      	b.n	8006986 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800696c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800696e:	e00a      	b.n	8006986 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006976:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006978:	e005      	b.n	8006986 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800697a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006980:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006982:	e000      	b.n	8006986 <HAL_CAN_IRQHandler+0x336>
            break;
 8006984:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	699a      	ldr	r2, [r3, #24]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006994:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2204      	movs	r2, #4
 800699c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800699e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d008      	beq.n	80069b6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069aa:	431a      	orrs	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f7fc f891 	bl	8002ad8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80069b6:	bf00      	nop
 80069b8:	3728      	adds	r7, #40	@ 0x28
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}

080069be <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80069be:	b480      	push	{r7}
 80069c0:	b083      	sub	sp, #12
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80069c6:	bf00      	nop
 80069c8:	370c      	adds	r7, #12
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr

080069d2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80069d2:	b480      	push	{r7}
 80069d4:	b083      	sub	sp, #12
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80069da:	bf00      	nop
 80069dc:	370c      	adds	r7, #12
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr

080069fa <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80069fa:	b480      	push	{r7}
 80069fc:	b083      	sub	sp, #12
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006a02:	bf00      	nop
 8006a04:	370c      	adds	r7, #12
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006a16:	bf00      	nop
 8006a18:	370c      	adds	r7, #12
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr

08006a36 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006a36:	b480      	push	{r7}
 8006a38:	b083      	sub	sp, #12
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006a3e:	bf00      	nop
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b083      	sub	sp, #12
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006a52:	bf00      	nop
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
	...

08006a60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f003 0307 	and.w	r3, r3, #7
 8006a6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a70:	4b0c      	ldr	r3, [pc, #48]	@ (8006aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a76:	68ba      	ldr	r2, [r7, #8]
 8006a78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006a8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a92:	4a04      	ldr	r2, [pc, #16]	@ (8006aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	60d3      	str	r3, [r2, #12]
}
 8006a98:	bf00      	nop
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	e000ed00 	.word	0xe000ed00

08006aa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006aac:	4b04      	ldr	r3, [pc, #16]	@ (8006ac0 <__NVIC_GetPriorityGrouping+0x18>)
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	0a1b      	lsrs	r3, r3, #8
 8006ab2:	f003 0307 	and.w	r3, r3, #7
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr
 8006ac0:	e000ed00 	.word	0xe000ed00

08006ac4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	4603      	mov	r3, r0
 8006acc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	db0b      	blt.n	8006aee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ad6:	79fb      	ldrb	r3, [r7, #7]
 8006ad8:	f003 021f 	and.w	r2, r3, #31
 8006adc:	4907      	ldr	r1, [pc, #28]	@ (8006afc <__NVIC_EnableIRQ+0x38>)
 8006ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ae2:	095b      	lsrs	r3, r3, #5
 8006ae4:	2001      	movs	r0, #1
 8006ae6:	fa00 f202 	lsl.w	r2, r0, r2
 8006aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006aee:	bf00      	nop
 8006af0:	370c      	adds	r7, #12
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop
 8006afc:	e000e100 	.word	0xe000e100

08006b00 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	4603      	mov	r3, r0
 8006b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	db12      	blt.n	8006b38 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b12:	79fb      	ldrb	r3, [r7, #7]
 8006b14:	f003 021f 	and.w	r2, r3, #31
 8006b18:	490a      	ldr	r1, [pc, #40]	@ (8006b44 <__NVIC_DisableIRQ+0x44>)
 8006b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b1e:	095b      	lsrs	r3, r3, #5
 8006b20:	2001      	movs	r0, #1
 8006b22:	fa00 f202 	lsl.w	r2, r0, r2
 8006b26:	3320      	adds	r3, #32
 8006b28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006b2c:	f3bf 8f4f 	dsb	sy
}
 8006b30:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006b32:	f3bf 8f6f 	isb	sy
}
 8006b36:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr
 8006b44:	e000e100 	.word	0xe000e100

08006b48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	4603      	mov	r3, r0
 8006b50:	6039      	str	r1, [r7, #0]
 8006b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	db0a      	blt.n	8006b72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	b2da      	uxtb	r2, r3
 8006b60:	490c      	ldr	r1, [pc, #48]	@ (8006b94 <__NVIC_SetPriority+0x4c>)
 8006b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b66:	0112      	lsls	r2, r2, #4
 8006b68:	b2d2      	uxtb	r2, r2
 8006b6a:	440b      	add	r3, r1
 8006b6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006b70:	e00a      	b.n	8006b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	b2da      	uxtb	r2, r3
 8006b76:	4908      	ldr	r1, [pc, #32]	@ (8006b98 <__NVIC_SetPriority+0x50>)
 8006b78:	79fb      	ldrb	r3, [r7, #7]
 8006b7a:	f003 030f 	and.w	r3, r3, #15
 8006b7e:	3b04      	subs	r3, #4
 8006b80:	0112      	lsls	r2, r2, #4
 8006b82:	b2d2      	uxtb	r2, r2
 8006b84:	440b      	add	r3, r1
 8006b86:	761a      	strb	r2, [r3, #24]
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr
 8006b94:	e000e100 	.word	0xe000e100
 8006b98:	e000ed00 	.word	0xe000ed00

08006b9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b089      	sub	sp, #36	@ 0x24
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f003 0307 	and.w	r3, r3, #7
 8006bae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	f1c3 0307 	rsb	r3, r3, #7
 8006bb6:	2b04      	cmp	r3, #4
 8006bb8:	bf28      	it	cs
 8006bba:	2304      	movcs	r3, #4
 8006bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	3304      	adds	r3, #4
 8006bc2:	2b06      	cmp	r3, #6
 8006bc4:	d902      	bls.n	8006bcc <NVIC_EncodePriority+0x30>
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	3b03      	subs	r3, #3
 8006bca:	e000      	b.n	8006bce <NVIC_EncodePriority+0x32>
 8006bcc:	2300      	movs	r3, #0
 8006bce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bda:	43da      	mvns	r2, r3
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	401a      	ands	r2, r3
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006be4:	f04f 31ff 	mov.w	r1, #4294967295
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	fa01 f303 	lsl.w	r3, r1, r3
 8006bee:	43d9      	mvns	r1, r3
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bf4:	4313      	orrs	r3, r2
         );
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3724      	adds	r7, #36	@ 0x24
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
	...

08006c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c14:	d301      	bcc.n	8006c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006c16:	2301      	movs	r3, #1
 8006c18:	e00f      	b.n	8006c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8006c44 <SysTick_Config+0x40>)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006c22:	210f      	movs	r1, #15
 8006c24:	f04f 30ff 	mov.w	r0, #4294967295
 8006c28:	f7ff ff8e 	bl	8006b48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c2c:	4b05      	ldr	r3, [pc, #20]	@ (8006c44 <SysTick_Config+0x40>)
 8006c2e:	2200      	movs	r2, #0
 8006c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c32:	4b04      	ldr	r3, [pc, #16]	@ (8006c44 <SysTick_Config+0x40>)
 8006c34:	2207      	movs	r2, #7
 8006c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	e000e010 	.word	0xe000e010

08006c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f7ff ff05 	bl	8006a60 <__NVIC_SetPriorityGrouping>
}
 8006c56:	bf00      	nop
 8006c58:	3708      	adds	r7, #8
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006c5e:	b580      	push	{r7, lr}
 8006c60:	b086      	sub	sp, #24
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	4603      	mov	r3, r0
 8006c66:	60b9      	str	r1, [r7, #8]
 8006c68:	607a      	str	r2, [r7, #4]
 8006c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006c70:	f7ff ff1a 	bl	8006aa8 <__NVIC_GetPriorityGrouping>
 8006c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	68b9      	ldr	r1, [r7, #8]
 8006c7a:	6978      	ldr	r0, [r7, #20]
 8006c7c:	f7ff ff8e 	bl	8006b9c <NVIC_EncodePriority>
 8006c80:	4602      	mov	r2, r0
 8006c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c86:	4611      	mov	r1, r2
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7ff ff5d 	bl	8006b48 <__NVIC_SetPriority>
}
 8006c8e:	bf00      	nop
 8006c90:	3718      	adds	r7, #24
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b082      	sub	sp, #8
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f7ff ff0d 	bl	8006ac4 <__NVIC_EnableIRQ>
}
 8006caa:	bf00      	nop
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006cb2:	b580      	push	{r7, lr}
 8006cb4:	b082      	sub	sp, #8
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	4603      	mov	r3, r0
 8006cba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff ff1d 	bl	8006b00 <__NVIC_DisableIRQ>
}
 8006cc6:	bf00      	nop
 8006cc8:	3708      	adds	r7, #8
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b082      	sub	sp, #8
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7ff ff94 	bl	8006c04 <SysTick_Config>
 8006cdc:	4603      	mov	r3, r0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3708      	adds	r7, #8
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b082      	sub	sp, #8
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d101      	bne.n	8006cf8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e00e      	b.n	8006d16 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	795b      	ldrb	r3, [r3, #5]
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d105      	bne.n	8006d0e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f7fd f9dd 	bl	80040c8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2201      	movs	r2, #1
 8006d12:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
	...

08006d20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006d2c:	f7fe faaa 	bl	8005284 <HAL_GetTick>
 8006d30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d101      	bne.n	8006d3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e099      	b.n	8006e70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f022 0201 	bic.w	r2, r2, #1
 8006d5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d5c:	e00f      	b.n	8006d7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006d5e:	f7fe fa91 	bl	8005284 <HAL_GetTick>
 8006d62:	4602      	mov	r2, r0
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	2b05      	cmp	r3, #5
 8006d6a:	d908      	bls.n	8006d7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2220      	movs	r2, #32
 8006d70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2203      	movs	r2, #3
 8006d76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	e078      	b.n	8006e70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f003 0301 	and.w	r3, r3, #1
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d1e8      	bne.n	8006d5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	4b38      	ldr	r3, [pc, #224]	@ (8006e78 <HAL_DMA_Init+0x158>)
 8006d98:	4013      	ands	r3, r2
 8006d9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	699b      	ldr	r3, [r3, #24]
 8006dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006dca:	697a      	ldr	r2, [r7, #20]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd4:	2b04      	cmp	r3, #4
 8006dd6:	d107      	bne.n	8006de8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de0:	4313      	orrs	r3, r2
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	f023 0307 	bic.w	r3, r3, #7
 8006dfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0e:	2b04      	cmp	r3, #4
 8006e10:	d117      	bne.n	8006e42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d00e      	beq.n	8006e42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 fa89 	bl	800733c <DMA_CheckFifoParam>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d008      	beq.n	8006e42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2240      	movs	r2, #64	@ 0x40
 8006e34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e016      	b.n	8006e70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 fa40 	bl	80072d0 <DMA_CalcBaseAndBitshift>
 8006e50:	4603      	mov	r3, r0
 8006e52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e58:	223f      	movs	r2, #63	@ 0x3f
 8006e5a:	409a      	lsls	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3718      	adds	r7, #24
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	f010803f 	.word	0xf010803f

08006e7c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e88:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006e8a:	f7fe f9fb 	bl	8005284 <HAL_GetTick>
 8006e8e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d008      	beq.n	8006eae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2280      	movs	r2, #128	@ 0x80
 8006ea0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e052      	b.n	8006f54 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f022 0216 	bic.w	r2, r2, #22
 8006ebc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	695a      	ldr	r2, [r3, #20]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ecc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d103      	bne.n	8006ede <HAL_DMA_Abort+0x62>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d007      	beq.n	8006eee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f022 0208 	bic.w	r2, r2, #8
 8006eec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f022 0201 	bic.w	r2, r2, #1
 8006efc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006efe:	e013      	b.n	8006f28 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006f00:	f7fe f9c0 	bl	8005284 <HAL_GetTick>
 8006f04:	4602      	mov	r2, r0
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	2b05      	cmp	r3, #5
 8006f0c:	d90c      	bls.n	8006f28 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2220      	movs	r2, #32
 8006f12:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2203      	movs	r2, #3
 8006f18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e015      	b.n	8006f54 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 0301 	and.w	r3, r3, #1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1e4      	bne.n	8006f00 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f3a:	223f      	movs	r2, #63	@ 0x3f
 8006f3c:	409a      	lsls	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3710      	adds	r7, #16
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	d004      	beq.n	8006f7a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2280      	movs	r2, #128	@ 0x80
 8006f74:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e00c      	b.n	8006f94 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2205      	movs	r2, #5
 8006f7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f022 0201 	bic.w	r2, r2, #1
 8006f90:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b086      	sub	sp, #24
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006fac:	4b8e      	ldr	r3, [pc, #568]	@ (80071e8 <HAL_DMA_IRQHandler+0x248>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a8e      	ldr	r2, [pc, #568]	@ (80071ec <HAL_DMA_IRQHandler+0x24c>)
 8006fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb6:	0a9b      	lsrs	r3, r3, #10
 8006fb8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fbe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fca:	2208      	movs	r2, #8
 8006fcc:	409a      	lsls	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d01a      	beq.n	800700c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f003 0304 	and.w	r3, r3, #4
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d013      	beq.n	800700c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f022 0204 	bic.w	r2, r2, #4
 8006ff2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ff8:	2208      	movs	r2, #8
 8006ffa:	409a      	lsls	r2, r3
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007004:	f043 0201 	orr.w	r2, r3, #1
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007010:	2201      	movs	r2, #1
 8007012:	409a      	lsls	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	4013      	ands	r3, r2
 8007018:	2b00      	cmp	r3, #0
 800701a:	d012      	beq.n	8007042 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	695b      	ldr	r3, [r3, #20]
 8007022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00b      	beq.n	8007042 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800702e:	2201      	movs	r2, #1
 8007030:	409a      	lsls	r2, r3
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800703a:	f043 0202 	orr.w	r2, r3, #2
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007046:	2204      	movs	r2, #4
 8007048:	409a      	lsls	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4013      	ands	r3, r2
 800704e:	2b00      	cmp	r3, #0
 8007050:	d012      	beq.n	8007078 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f003 0302 	and.w	r3, r3, #2
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00b      	beq.n	8007078 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007064:	2204      	movs	r2, #4
 8007066:	409a      	lsls	r2, r3
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007070:	f043 0204 	orr.w	r2, r3, #4
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800707c:	2210      	movs	r2, #16
 800707e:	409a      	lsls	r2, r3
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	4013      	ands	r3, r2
 8007084:	2b00      	cmp	r3, #0
 8007086:	d043      	beq.n	8007110 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0308 	and.w	r3, r3, #8
 8007092:	2b00      	cmp	r3, #0
 8007094:	d03c      	beq.n	8007110 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800709a:	2210      	movs	r2, #16
 800709c:	409a      	lsls	r2, r3
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d018      	beq.n	80070e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d108      	bne.n	80070d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d024      	beq.n	8007110 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	4798      	blx	r3
 80070ce:	e01f      	b.n	8007110 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d01b      	beq.n	8007110 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	4798      	blx	r3
 80070e0:	e016      	b.n	8007110 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d107      	bne.n	8007100 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0208 	bic.w	r2, r2, #8
 80070fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007104:	2b00      	cmp	r3, #0
 8007106:	d003      	beq.n	8007110 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007114:	2220      	movs	r2, #32
 8007116:	409a      	lsls	r2, r3
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	4013      	ands	r3, r2
 800711c:	2b00      	cmp	r3, #0
 800711e:	f000 808f 	beq.w	8007240 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 0310 	and.w	r3, r3, #16
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 8087 	beq.w	8007240 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007136:	2220      	movs	r2, #32
 8007138:	409a      	lsls	r2, r3
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b05      	cmp	r3, #5
 8007148:	d136      	bne.n	80071b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f022 0216 	bic.w	r2, r2, #22
 8007158:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	695a      	ldr	r2, [r3, #20]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007168:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716e:	2b00      	cmp	r3, #0
 8007170:	d103      	bne.n	800717a <HAL_DMA_IRQHandler+0x1da>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007176:	2b00      	cmp	r3, #0
 8007178:	d007      	beq.n	800718a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f022 0208 	bic.w	r2, r2, #8
 8007188:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800718e:	223f      	movs	r2, #63	@ 0x3f
 8007190:	409a      	lsls	r2, r3
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2201      	movs	r2, #1
 800719a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d07e      	beq.n	80072ac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	4798      	blx	r3
        }
        return;
 80071b6:	e079      	b.n	80072ac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d01d      	beq.n	8007202 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d10d      	bne.n	80071f0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d031      	beq.n	8007240 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	4798      	blx	r3
 80071e4:	e02c      	b.n	8007240 <HAL_DMA_IRQHandler+0x2a0>
 80071e6:	bf00      	nop
 80071e8:	200000f0 	.word	0x200000f0
 80071ec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d023      	beq.n	8007240 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	4798      	blx	r3
 8007200:	e01e      	b.n	8007240 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800720c:	2b00      	cmp	r3, #0
 800720e:	d10f      	bne.n	8007230 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f022 0210 	bic.w	r2, r2, #16
 800721e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007234:	2b00      	cmp	r3, #0
 8007236:	d003      	beq.n	8007240 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007244:	2b00      	cmp	r3, #0
 8007246:	d032      	beq.n	80072ae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800724c:	f003 0301 	and.w	r3, r3, #1
 8007250:	2b00      	cmp	r3, #0
 8007252:	d022      	beq.n	800729a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2205      	movs	r2, #5
 8007258:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 0201 	bic.w	r2, r2, #1
 800726a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	3301      	adds	r3, #1
 8007270:	60bb      	str	r3, [r7, #8]
 8007272:	697a      	ldr	r2, [r7, #20]
 8007274:	429a      	cmp	r2, r3
 8007276:	d307      	bcc.n	8007288 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1f2      	bne.n	800726c <HAL_DMA_IRQHandler+0x2cc>
 8007286:	e000      	b.n	800728a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007288:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d005      	beq.n	80072ae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	4798      	blx	r3
 80072aa:	e000      	b.n	80072ae <HAL_DMA_IRQHandler+0x30e>
        return;
 80072ac:	bf00      	nop
    }
  }
}
 80072ae:	3718      	adds	r7, #24
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80072c2:	b2db      	uxtb	r3, r3
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b085      	sub	sp, #20
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	3b10      	subs	r3, #16
 80072e0:	4a14      	ldr	r2, [pc, #80]	@ (8007334 <DMA_CalcBaseAndBitshift+0x64>)
 80072e2:	fba2 2303 	umull	r2, r3, r2, r3
 80072e6:	091b      	lsrs	r3, r3, #4
 80072e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80072ea:	4a13      	ldr	r2, [pc, #76]	@ (8007338 <DMA_CalcBaseAndBitshift+0x68>)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	4413      	add	r3, r2
 80072f0:	781b      	ldrb	r3, [r3, #0]
 80072f2:	461a      	mov	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	d909      	bls.n	8007312 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007306:	f023 0303 	bic.w	r3, r3, #3
 800730a:	1d1a      	adds	r2, r3, #4
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	659a      	str	r2, [r3, #88]	@ 0x58
 8007310:	e007      	b.n	8007322 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800731a:	f023 0303 	bic.w	r3, r3, #3
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007326:	4618      	mov	r0, r3
 8007328:	3714      	adds	r7, #20
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	aaaaaaab 	.word	0xaaaaaaab
 8007338:	08011738 	.word	0x08011738

0800733c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800733c:	b480      	push	{r7}
 800733e:	b085      	sub	sp, #20
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007344:	2300      	movs	r3, #0
 8007346:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800734c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d11f      	bne.n	8007396 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2b03      	cmp	r3, #3
 800735a:	d856      	bhi.n	800740a <DMA_CheckFifoParam+0xce>
 800735c:	a201      	add	r2, pc, #4	@ (adr r2, 8007364 <DMA_CheckFifoParam+0x28>)
 800735e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007362:	bf00      	nop
 8007364:	08007375 	.word	0x08007375
 8007368:	08007387 	.word	0x08007387
 800736c:	08007375 	.word	0x08007375
 8007370:	0800740b 	.word	0x0800740b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007378:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d046      	beq.n	800740e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007384:	e043      	b.n	800740e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800738a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800738e:	d140      	bne.n	8007412 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007390:	2301      	movs	r3, #1
 8007392:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007394:	e03d      	b.n	8007412 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	699b      	ldr	r3, [r3, #24]
 800739a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800739e:	d121      	bne.n	80073e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	2b03      	cmp	r3, #3
 80073a4:	d837      	bhi.n	8007416 <DMA_CheckFifoParam+0xda>
 80073a6:	a201      	add	r2, pc, #4	@ (adr r2, 80073ac <DMA_CheckFifoParam+0x70>)
 80073a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ac:	080073bd 	.word	0x080073bd
 80073b0:	080073c3 	.word	0x080073c3
 80073b4:	080073bd 	.word	0x080073bd
 80073b8:	080073d5 	.word	0x080073d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	73fb      	strb	r3, [r7, #15]
      break;
 80073c0:	e030      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d025      	beq.n	800741a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073d2:	e022      	b.n	800741a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80073dc:	d11f      	bne.n	800741e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80073e2:	e01c      	b.n	800741e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	2b02      	cmp	r3, #2
 80073e8:	d903      	bls.n	80073f2 <DMA_CheckFifoParam+0xb6>
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b03      	cmp	r3, #3
 80073ee:	d003      	beq.n	80073f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80073f0:	e018      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	73fb      	strb	r3, [r7, #15]
      break;
 80073f6:	e015      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007400:	2b00      	cmp	r3, #0
 8007402:	d00e      	beq.n	8007422 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	73fb      	strb	r3, [r7, #15]
      break;
 8007408:	e00b      	b.n	8007422 <DMA_CheckFifoParam+0xe6>
      break;
 800740a:	bf00      	nop
 800740c:	e00a      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
      break;
 800740e:	bf00      	nop
 8007410:	e008      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
      break;
 8007412:	bf00      	nop
 8007414:	e006      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
      break;
 8007416:	bf00      	nop
 8007418:	e004      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
      break;
 800741a:	bf00      	nop
 800741c:	e002      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
      break;   
 800741e:	bf00      	nop
 8007420:	e000      	b.n	8007424 <DMA_CheckFifoParam+0xe8>
      break;
 8007422:	bf00      	nop
    }
  } 
  
  return status; 
 8007424:	7bfb      	ldrb	r3, [r7, #15]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop

08007434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007434:	b480      	push	{r7}
 8007436:	b089      	sub	sp, #36	@ 0x24
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800743e:	2300      	movs	r3, #0
 8007440:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007442:	2300      	movs	r3, #0
 8007444:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007446:	2300      	movs	r3, #0
 8007448:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800744a:	2300      	movs	r3, #0
 800744c:	61fb      	str	r3, [r7, #28]
 800744e:	e16b      	b.n	8007728 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007450:	2201      	movs	r2, #1
 8007452:	69fb      	ldr	r3, [r7, #28]
 8007454:	fa02 f303 	lsl.w	r3, r2, r3
 8007458:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	697a      	ldr	r2, [r7, #20]
 8007460:	4013      	ands	r3, r2
 8007462:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007464:	693a      	ldr	r2, [r7, #16]
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	429a      	cmp	r2, r3
 800746a:	f040 815a 	bne.w	8007722 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f003 0303 	and.w	r3, r3, #3
 8007476:	2b01      	cmp	r3, #1
 8007478:	d005      	beq.n	8007486 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007482:	2b02      	cmp	r3, #2
 8007484:	d130      	bne.n	80074e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	005b      	lsls	r3, r3, #1
 8007490:	2203      	movs	r2, #3
 8007492:	fa02 f303 	lsl.w	r3, r2, r3
 8007496:	43db      	mvns	r3, r3
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	4013      	ands	r3, r2
 800749c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	68da      	ldr	r2, [r3, #12]
 80074a2:	69fb      	ldr	r3, [r7, #28]
 80074a4:	005b      	lsls	r3, r3, #1
 80074a6:	fa02 f303 	lsl.w	r3, r2, r3
 80074aa:	69ba      	ldr	r2, [r7, #24]
 80074ac:	4313      	orrs	r3, r2
 80074ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	69ba      	ldr	r2, [r7, #24]
 80074b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80074bc:	2201      	movs	r2, #1
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	fa02 f303 	lsl.w	r3, r2, r3
 80074c4:	43db      	mvns	r3, r3
 80074c6:	69ba      	ldr	r2, [r7, #24]
 80074c8:	4013      	ands	r3, r2
 80074ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	091b      	lsrs	r3, r3, #4
 80074d2:	f003 0201 	and.w	r2, r3, #1
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	fa02 f303 	lsl.w	r3, r2, r3
 80074dc:	69ba      	ldr	r2, [r7, #24]
 80074de:	4313      	orrs	r3, r2
 80074e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	69ba      	ldr	r2, [r7, #24]
 80074e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	f003 0303 	and.w	r3, r3, #3
 80074f0:	2b03      	cmp	r3, #3
 80074f2:	d017      	beq.n	8007524 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	005b      	lsls	r3, r3, #1
 80074fe:	2203      	movs	r2, #3
 8007500:	fa02 f303 	lsl.w	r3, r2, r3
 8007504:	43db      	mvns	r3, r3
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	4013      	ands	r3, r2
 800750a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	689a      	ldr	r2, [r3, #8]
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	005b      	lsls	r3, r3, #1
 8007514:	fa02 f303 	lsl.w	r3, r2, r3
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	4313      	orrs	r3, r2
 800751c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	69ba      	ldr	r2, [r7, #24]
 8007522:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	f003 0303 	and.w	r3, r3, #3
 800752c:	2b02      	cmp	r3, #2
 800752e:	d123      	bne.n	8007578 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	08da      	lsrs	r2, r3, #3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	3208      	adds	r2, #8
 8007538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800753c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	f003 0307 	and.w	r3, r3, #7
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	220f      	movs	r2, #15
 8007548:	fa02 f303 	lsl.w	r3, r2, r3
 800754c:	43db      	mvns	r3, r3
 800754e:	69ba      	ldr	r2, [r7, #24]
 8007550:	4013      	ands	r3, r2
 8007552:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	69fb      	ldr	r3, [r7, #28]
 800755a:	f003 0307 	and.w	r3, r3, #7
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	fa02 f303 	lsl.w	r3, r2, r3
 8007564:	69ba      	ldr	r2, [r7, #24]
 8007566:	4313      	orrs	r3, r2
 8007568:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	08da      	lsrs	r2, r3, #3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	3208      	adds	r2, #8
 8007572:	69b9      	ldr	r1, [r7, #24]
 8007574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	005b      	lsls	r3, r3, #1
 8007582:	2203      	movs	r2, #3
 8007584:	fa02 f303 	lsl.w	r3, r2, r3
 8007588:	43db      	mvns	r3, r3
 800758a:	69ba      	ldr	r2, [r7, #24]
 800758c:	4013      	ands	r3, r2
 800758e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	f003 0203 	and.w	r2, r3, #3
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	005b      	lsls	r3, r3, #1
 800759c:	fa02 f303 	lsl.w	r3, r2, r3
 80075a0:	69ba      	ldr	r2, [r7, #24]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	69ba      	ldr	r2, [r7, #24]
 80075aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f000 80b4 	beq.w	8007722 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075ba:	2300      	movs	r3, #0
 80075bc:	60fb      	str	r3, [r7, #12]
 80075be:	4b60      	ldr	r3, [pc, #384]	@ (8007740 <HAL_GPIO_Init+0x30c>)
 80075c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075c2:	4a5f      	ldr	r2, [pc, #380]	@ (8007740 <HAL_GPIO_Init+0x30c>)
 80075c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80075c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80075ca:	4b5d      	ldr	r3, [pc, #372]	@ (8007740 <HAL_GPIO_Init+0x30c>)
 80075cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075d2:	60fb      	str	r3, [r7, #12]
 80075d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80075d6:	4a5b      	ldr	r2, [pc, #364]	@ (8007744 <HAL_GPIO_Init+0x310>)
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	089b      	lsrs	r3, r3, #2
 80075dc:	3302      	adds	r3, #2
 80075de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80075e4:	69fb      	ldr	r3, [r7, #28]
 80075e6:	f003 0303 	and.w	r3, r3, #3
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	220f      	movs	r2, #15
 80075ee:	fa02 f303 	lsl.w	r3, r2, r3
 80075f2:	43db      	mvns	r3, r3
 80075f4:	69ba      	ldr	r2, [r7, #24]
 80075f6:	4013      	ands	r3, r2
 80075f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a52      	ldr	r2, [pc, #328]	@ (8007748 <HAL_GPIO_Init+0x314>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d02b      	beq.n	800765a <HAL_GPIO_Init+0x226>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a51      	ldr	r2, [pc, #324]	@ (800774c <HAL_GPIO_Init+0x318>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d025      	beq.n	8007656 <HAL_GPIO_Init+0x222>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a50      	ldr	r2, [pc, #320]	@ (8007750 <HAL_GPIO_Init+0x31c>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d01f      	beq.n	8007652 <HAL_GPIO_Init+0x21e>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a4f      	ldr	r2, [pc, #316]	@ (8007754 <HAL_GPIO_Init+0x320>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d019      	beq.n	800764e <HAL_GPIO_Init+0x21a>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a4e      	ldr	r2, [pc, #312]	@ (8007758 <HAL_GPIO_Init+0x324>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d013      	beq.n	800764a <HAL_GPIO_Init+0x216>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a4d      	ldr	r2, [pc, #308]	@ (800775c <HAL_GPIO_Init+0x328>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d00d      	beq.n	8007646 <HAL_GPIO_Init+0x212>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	4a4c      	ldr	r2, [pc, #304]	@ (8007760 <HAL_GPIO_Init+0x32c>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d007      	beq.n	8007642 <HAL_GPIO_Init+0x20e>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a4b      	ldr	r2, [pc, #300]	@ (8007764 <HAL_GPIO_Init+0x330>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d101      	bne.n	800763e <HAL_GPIO_Init+0x20a>
 800763a:	2307      	movs	r3, #7
 800763c:	e00e      	b.n	800765c <HAL_GPIO_Init+0x228>
 800763e:	2308      	movs	r3, #8
 8007640:	e00c      	b.n	800765c <HAL_GPIO_Init+0x228>
 8007642:	2306      	movs	r3, #6
 8007644:	e00a      	b.n	800765c <HAL_GPIO_Init+0x228>
 8007646:	2305      	movs	r3, #5
 8007648:	e008      	b.n	800765c <HAL_GPIO_Init+0x228>
 800764a:	2304      	movs	r3, #4
 800764c:	e006      	b.n	800765c <HAL_GPIO_Init+0x228>
 800764e:	2303      	movs	r3, #3
 8007650:	e004      	b.n	800765c <HAL_GPIO_Init+0x228>
 8007652:	2302      	movs	r3, #2
 8007654:	e002      	b.n	800765c <HAL_GPIO_Init+0x228>
 8007656:	2301      	movs	r3, #1
 8007658:	e000      	b.n	800765c <HAL_GPIO_Init+0x228>
 800765a:	2300      	movs	r3, #0
 800765c:	69fa      	ldr	r2, [r7, #28]
 800765e:	f002 0203 	and.w	r2, r2, #3
 8007662:	0092      	lsls	r2, r2, #2
 8007664:	4093      	lsls	r3, r2
 8007666:	69ba      	ldr	r2, [r7, #24]
 8007668:	4313      	orrs	r3, r2
 800766a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800766c:	4935      	ldr	r1, [pc, #212]	@ (8007744 <HAL_GPIO_Init+0x310>)
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	089b      	lsrs	r3, r3, #2
 8007672:	3302      	adds	r3, #2
 8007674:	69ba      	ldr	r2, [r7, #24]
 8007676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800767a:	4b3b      	ldr	r3, [pc, #236]	@ (8007768 <HAL_GPIO_Init+0x334>)
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	43db      	mvns	r3, r3
 8007684:	69ba      	ldr	r2, [r7, #24]
 8007686:	4013      	ands	r3, r2
 8007688:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007692:	2b00      	cmp	r3, #0
 8007694:	d003      	beq.n	800769e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007696:	69ba      	ldr	r2, [r7, #24]
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	4313      	orrs	r3, r2
 800769c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800769e:	4a32      	ldr	r2, [pc, #200]	@ (8007768 <HAL_GPIO_Init+0x334>)
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80076a4:	4b30      	ldr	r3, [pc, #192]	@ (8007768 <HAL_GPIO_Init+0x334>)
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	43db      	mvns	r3, r3
 80076ae:	69ba      	ldr	r2, [r7, #24]
 80076b0:	4013      	ands	r3, r2
 80076b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80076c0:	69ba      	ldr	r2, [r7, #24]
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80076c8:	4a27      	ldr	r2, [pc, #156]	@ (8007768 <HAL_GPIO_Init+0x334>)
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80076ce:	4b26      	ldr	r3, [pc, #152]	@ (8007768 <HAL_GPIO_Init+0x334>)
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	43db      	mvns	r3, r3
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	4013      	ands	r3, r2
 80076dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d003      	beq.n	80076f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80076ea:	69ba      	ldr	r2, [r7, #24]
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80076f2:	4a1d      	ldr	r2, [pc, #116]	@ (8007768 <HAL_GPIO_Init+0x334>)
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80076f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007768 <HAL_GPIO_Init+0x334>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	43db      	mvns	r3, r3
 8007702:	69ba      	ldr	r2, [r7, #24]
 8007704:	4013      	ands	r3, r2
 8007706:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007714:	69ba      	ldr	r2, [r7, #24]
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	4313      	orrs	r3, r2
 800771a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800771c:	4a12      	ldr	r2, [pc, #72]	@ (8007768 <HAL_GPIO_Init+0x334>)
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007722:	69fb      	ldr	r3, [r7, #28]
 8007724:	3301      	adds	r3, #1
 8007726:	61fb      	str	r3, [r7, #28]
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	2b0f      	cmp	r3, #15
 800772c:	f67f ae90 	bls.w	8007450 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007730:	bf00      	nop
 8007732:	bf00      	nop
 8007734:	3724      	adds	r7, #36	@ 0x24
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop
 8007740:	40023800 	.word	0x40023800
 8007744:	40013800 	.word	0x40013800
 8007748:	40020000 	.word	0x40020000
 800774c:	40020400 	.word	0x40020400
 8007750:	40020800 	.word	0x40020800
 8007754:	40020c00 	.word	0x40020c00
 8007758:	40021000 	.word	0x40021000
 800775c:	40021400 	.word	0x40021400
 8007760:	40021800 	.word	0x40021800
 8007764:	40021c00 	.word	0x40021c00
 8007768:	40013c00 	.word	0x40013c00

0800776c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800776c:	b480      	push	{r7}
 800776e:	b087      	sub	sp, #28
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007776:	2300      	movs	r3, #0
 8007778:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800777a:	2300      	movs	r3, #0
 800777c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800777e:	2300      	movs	r3, #0
 8007780:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007782:	2300      	movs	r3, #0
 8007784:	617b      	str	r3, [r7, #20]
 8007786:	e0cd      	b.n	8007924 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007788:	2201      	movs	r2, #1
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	fa02 f303 	lsl.w	r3, r2, r3
 8007790:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	4013      	ands	r3, r2
 8007798:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	429a      	cmp	r2, r3
 80077a0:	f040 80bd 	bne.w	800791e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80077a4:	4a65      	ldr	r2, [pc, #404]	@ (800793c <HAL_GPIO_DeInit+0x1d0>)
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	089b      	lsrs	r3, r3, #2
 80077aa:	3302      	adds	r3, #2
 80077ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077b0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	f003 0303 	and.w	r3, r3, #3
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	220f      	movs	r2, #15
 80077bc:	fa02 f303 	lsl.w	r3, r2, r3
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	4013      	ands	r3, r2
 80077c4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4a5d      	ldr	r2, [pc, #372]	@ (8007940 <HAL_GPIO_DeInit+0x1d4>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d02b      	beq.n	8007826 <HAL_GPIO_DeInit+0xba>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a5c      	ldr	r2, [pc, #368]	@ (8007944 <HAL_GPIO_DeInit+0x1d8>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d025      	beq.n	8007822 <HAL_GPIO_DeInit+0xb6>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a5b      	ldr	r2, [pc, #364]	@ (8007948 <HAL_GPIO_DeInit+0x1dc>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d01f      	beq.n	800781e <HAL_GPIO_DeInit+0xb2>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a5a      	ldr	r2, [pc, #360]	@ (800794c <HAL_GPIO_DeInit+0x1e0>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d019      	beq.n	800781a <HAL_GPIO_DeInit+0xae>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a59      	ldr	r2, [pc, #356]	@ (8007950 <HAL_GPIO_DeInit+0x1e4>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d013      	beq.n	8007816 <HAL_GPIO_DeInit+0xaa>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a58      	ldr	r2, [pc, #352]	@ (8007954 <HAL_GPIO_DeInit+0x1e8>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d00d      	beq.n	8007812 <HAL_GPIO_DeInit+0xa6>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a57      	ldr	r2, [pc, #348]	@ (8007958 <HAL_GPIO_DeInit+0x1ec>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d007      	beq.n	800780e <HAL_GPIO_DeInit+0xa2>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a56      	ldr	r2, [pc, #344]	@ (800795c <HAL_GPIO_DeInit+0x1f0>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d101      	bne.n	800780a <HAL_GPIO_DeInit+0x9e>
 8007806:	2307      	movs	r3, #7
 8007808:	e00e      	b.n	8007828 <HAL_GPIO_DeInit+0xbc>
 800780a:	2308      	movs	r3, #8
 800780c:	e00c      	b.n	8007828 <HAL_GPIO_DeInit+0xbc>
 800780e:	2306      	movs	r3, #6
 8007810:	e00a      	b.n	8007828 <HAL_GPIO_DeInit+0xbc>
 8007812:	2305      	movs	r3, #5
 8007814:	e008      	b.n	8007828 <HAL_GPIO_DeInit+0xbc>
 8007816:	2304      	movs	r3, #4
 8007818:	e006      	b.n	8007828 <HAL_GPIO_DeInit+0xbc>
 800781a:	2303      	movs	r3, #3
 800781c:	e004      	b.n	8007828 <HAL_GPIO_DeInit+0xbc>
 800781e:	2302      	movs	r3, #2
 8007820:	e002      	b.n	8007828 <HAL_GPIO_DeInit+0xbc>
 8007822:	2301      	movs	r3, #1
 8007824:	e000      	b.n	8007828 <HAL_GPIO_DeInit+0xbc>
 8007826:	2300      	movs	r3, #0
 8007828:	697a      	ldr	r2, [r7, #20]
 800782a:	f002 0203 	and.w	r2, r2, #3
 800782e:	0092      	lsls	r2, r2, #2
 8007830:	4093      	lsls	r3, r2
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	429a      	cmp	r2, r3
 8007836:	d132      	bne.n	800789e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007838:	4b49      	ldr	r3, [pc, #292]	@ (8007960 <HAL_GPIO_DeInit+0x1f4>)
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	43db      	mvns	r3, r3
 8007840:	4947      	ldr	r1, [pc, #284]	@ (8007960 <HAL_GPIO_DeInit+0x1f4>)
 8007842:	4013      	ands	r3, r2
 8007844:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007846:	4b46      	ldr	r3, [pc, #280]	@ (8007960 <HAL_GPIO_DeInit+0x1f4>)
 8007848:	685a      	ldr	r2, [r3, #4]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	43db      	mvns	r3, r3
 800784e:	4944      	ldr	r1, [pc, #272]	@ (8007960 <HAL_GPIO_DeInit+0x1f4>)
 8007850:	4013      	ands	r3, r2
 8007852:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007854:	4b42      	ldr	r3, [pc, #264]	@ (8007960 <HAL_GPIO_DeInit+0x1f4>)
 8007856:	68da      	ldr	r2, [r3, #12]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	43db      	mvns	r3, r3
 800785c:	4940      	ldr	r1, [pc, #256]	@ (8007960 <HAL_GPIO_DeInit+0x1f4>)
 800785e:	4013      	ands	r3, r2
 8007860:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007862:	4b3f      	ldr	r3, [pc, #252]	@ (8007960 <HAL_GPIO_DeInit+0x1f4>)
 8007864:	689a      	ldr	r2, [r3, #8]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	43db      	mvns	r3, r3
 800786a:	493d      	ldr	r1, [pc, #244]	@ (8007960 <HAL_GPIO_DeInit+0x1f4>)
 800786c:	4013      	ands	r3, r2
 800786e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	f003 0303 	and.w	r3, r3, #3
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	220f      	movs	r2, #15
 800787a:	fa02 f303 	lsl.w	r3, r2, r3
 800787e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007880:	4a2e      	ldr	r2, [pc, #184]	@ (800793c <HAL_GPIO_DeInit+0x1d0>)
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	089b      	lsrs	r3, r3, #2
 8007886:	3302      	adds	r3, #2
 8007888:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	43da      	mvns	r2, r3
 8007890:	482a      	ldr	r0, [pc, #168]	@ (800793c <HAL_GPIO_DeInit+0x1d0>)
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	089b      	lsrs	r3, r3, #2
 8007896:	400a      	ands	r2, r1
 8007898:	3302      	adds	r3, #2
 800789a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	2103      	movs	r1, #3
 80078a8:	fa01 f303 	lsl.w	r3, r1, r3
 80078ac:	43db      	mvns	r3, r3
 80078ae:	401a      	ands	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	08da      	lsrs	r2, r3, #3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	3208      	adds	r2, #8
 80078bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f003 0307 	and.w	r3, r3, #7
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	220f      	movs	r2, #15
 80078ca:	fa02 f303 	lsl.w	r3, r2, r3
 80078ce:	43db      	mvns	r3, r3
 80078d0:	697a      	ldr	r2, [r7, #20]
 80078d2:	08d2      	lsrs	r2, r2, #3
 80078d4:	4019      	ands	r1, r3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	3208      	adds	r2, #8
 80078da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	68da      	ldr	r2, [r3, #12]
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	005b      	lsls	r3, r3, #1
 80078e6:	2103      	movs	r1, #3
 80078e8:	fa01 f303 	lsl.w	r3, r1, r3
 80078ec:	43db      	mvns	r3, r3
 80078ee:	401a      	ands	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	2101      	movs	r1, #1
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007900:	43db      	mvns	r3, r3
 8007902:	401a      	ands	r2, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689a      	ldr	r2, [r3, #8]
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	005b      	lsls	r3, r3, #1
 8007910:	2103      	movs	r1, #3
 8007912:	fa01 f303 	lsl.w	r3, r1, r3
 8007916:	43db      	mvns	r3, r3
 8007918:	401a      	ands	r2, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	3301      	adds	r3, #1
 8007922:	617b      	str	r3, [r7, #20]
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	2b0f      	cmp	r3, #15
 8007928:	f67f af2e 	bls.w	8007788 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800792c:	bf00      	nop
 800792e:	bf00      	nop
 8007930:	371c      	adds	r7, #28
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	40013800 	.word	0x40013800
 8007940:	40020000 	.word	0x40020000
 8007944:	40020400 	.word	0x40020400
 8007948:	40020800 	.word	0x40020800
 800794c:	40020c00 	.word	0x40020c00
 8007950:	40021000 	.word	0x40021000
 8007954:	40021400 	.word	0x40021400
 8007958:	40021800 	.word	0x40021800
 800795c:	40021c00 	.word	0x40021c00
 8007960:	40013c00 	.word	0x40013c00

08007964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	460b      	mov	r3, r1
 800796e:	807b      	strh	r3, [r7, #2]
 8007970:	4613      	mov	r3, r2
 8007972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007974:	787b      	ldrb	r3, [r7, #1]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d003      	beq.n	8007982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800797a:	887a      	ldrh	r2, [r7, #2]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007980:	e003      	b.n	800798a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007982:	887b      	ldrh	r3, [r7, #2]
 8007984:	041a      	lsls	r2, r3, #16
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	619a      	str	r2, [r3, #24]
}
 800798a:	bf00      	nop
 800798c:	370c      	adds	r7, #12
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr
	...

08007998 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d101      	bne.n	80079aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80079a6:	2301      	movs	r3, #1
 80079a8:	e12b      	b.n	8007c02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d106      	bne.n	80079c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f7fc fba4 	bl	800410c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2224      	movs	r2, #36	@ 0x24
 80079c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f022 0201 	bic.w	r2, r2, #1
 80079da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80079ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80079fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80079fc:	f002 ff5e 	bl	800a8bc <HAL_RCC_GetPCLK1Freq>
 8007a00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	4a81      	ldr	r2, [pc, #516]	@ (8007c0c <HAL_I2C_Init+0x274>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d807      	bhi.n	8007a1c <HAL_I2C_Init+0x84>
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	4a80      	ldr	r2, [pc, #512]	@ (8007c10 <HAL_I2C_Init+0x278>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	bf94      	ite	ls
 8007a14:	2301      	movls	r3, #1
 8007a16:	2300      	movhi	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	e006      	b.n	8007a2a <HAL_I2C_Init+0x92>
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	4a7d      	ldr	r2, [pc, #500]	@ (8007c14 <HAL_I2C_Init+0x27c>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	bf94      	ite	ls
 8007a24:	2301      	movls	r3, #1
 8007a26:	2300      	movhi	r3, #0
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e0e7      	b.n	8007c02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	4a78      	ldr	r2, [pc, #480]	@ (8007c18 <HAL_I2C_Init+0x280>)
 8007a36:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3a:	0c9b      	lsrs	r3, r3, #18
 8007a3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	68ba      	ldr	r2, [r7, #8]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	6a1b      	ldr	r3, [r3, #32]
 8007a58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	4a6a      	ldr	r2, [pc, #424]	@ (8007c0c <HAL_I2C_Init+0x274>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d802      	bhi.n	8007a6c <HAL_I2C_Init+0xd4>
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	3301      	adds	r3, #1
 8007a6a:	e009      	b.n	8007a80 <HAL_I2C_Init+0xe8>
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007a72:	fb02 f303 	mul.w	r3, r2, r3
 8007a76:	4a69      	ldr	r2, [pc, #420]	@ (8007c1c <HAL_I2C_Init+0x284>)
 8007a78:	fba2 2303 	umull	r2, r3, r2, r3
 8007a7c:	099b      	lsrs	r3, r3, #6
 8007a7e:	3301      	adds	r3, #1
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	6812      	ldr	r2, [r2, #0]
 8007a84:	430b      	orrs	r3, r1
 8007a86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007a92:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	495c      	ldr	r1, [pc, #368]	@ (8007c0c <HAL_I2C_Init+0x274>)
 8007a9c:	428b      	cmp	r3, r1
 8007a9e:	d819      	bhi.n	8007ad4 <HAL_I2C_Init+0x13c>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	1e59      	subs	r1, r3, #1
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	005b      	lsls	r3, r3, #1
 8007aaa:	fbb1 f3f3 	udiv	r3, r1, r3
 8007aae:	1c59      	adds	r1, r3, #1
 8007ab0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007ab4:	400b      	ands	r3, r1
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d00a      	beq.n	8007ad0 <HAL_I2C_Init+0x138>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	1e59      	subs	r1, r3, #1
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	005b      	lsls	r3, r3, #1
 8007ac4:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ac8:	3301      	adds	r3, #1
 8007aca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ace:	e051      	b.n	8007b74 <HAL_I2C_Init+0x1dc>
 8007ad0:	2304      	movs	r3, #4
 8007ad2:	e04f      	b.n	8007b74 <HAL_I2C_Init+0x1dc>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d111      	bne.n	8007b00 <HAL_I2C_Init+0x168>
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	1e58      	subs	r0, r3, #1
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6859      	ldr	r1, [r3, #4]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	005b      	lsls	r3, r3, #1
 8007ae8:	440b      	add	r3, r1
 8007aea:	fbb0 f3f3 	udiv	r3, r0, r3
 8007aee:	3301      	adds	r3, #1
 8007af0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	bf0c      	ite	eq
 8007af8:	2301      	moveq	r3, #1
 8007afa:	2300      	movne	r3, #0
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	e012      	b.n	8007b26 <HAL_I2C_Init+0x18e>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	1e58      	subs	r0, r3, #1
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6859      	ldr	r1, [r3, #4]
 8007b08:	460b      	mov	r3, r1
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	440b      	add	r3, r1
 8007b0e:	0099      	lsls	r1, r3, #2
 8007b10:	440b      	add	r3, r1
 8007b12:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b16:	3301      	adds	r3, #1
 8007b18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	bf0c      	ite	eq
 8007b20:	2301      	moveq	r3, #1
 8007b22:	2300      	movne	r3, #0
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <HAL_I2C_Init+0x196>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e022      	b.n	8007b74 <HAL_I2C_Init+0x1dc>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10e      	bne.n	8007b54 <HAL_I2C_Init+0x1bc>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	1e58      	subs	r0, r3, #1
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6859      	ldr	r1, [r3, #4]
 8007b3e:	460b      	mov	r3, r1
 8007b40:	005b      	lsls	r3, r3, #1
 8007b42:	440b      	add	r3, r1
 8007b44:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b48:	3301      	adds	r3, #1
 8007b4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b52:	e00f      	b.n	8007b74 <HAL_I2C_Init+0x1dc>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	1e58      	subs	r0, r3, #1
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6859      	ldr	r1, [r3, #4]
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	440b      	add	r3, r1
 8007b62:	0099      	lsls	r1, r3, #2
 8007b64:	440b      	add	r3, r1
 8007b66:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b74:	6879      	ldr	r1, [r7, #4]
 8007b76:	6809      	ldr	r1, [r1, #0]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	69da      	ldr	r2, [r3, #28]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a1b      	ldr	r3, [r3, #32]
 8007b8e:	431a      	orrs	r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	430a      	orrs	r2, r1
 8007b96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007ba2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	6911      	ldr	r1, [r2, #16]
 8007baa:	687a      	ldr	r2, [r7, #4]
 8007bac:	68d2      	ldr	r2, [r2, #12]
 8007bae:	4311      	orrs	r1, r2
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	6812      	ldr	r2, [r2, #0]
 8007bb4:	430b      	orrs	r3, r1
 8007bb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	695a      	ldr	r2, [r3, #20]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	431a      	orrs	r2, r3
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	430a      	orrs	r2, r1
 8007bd2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f042 0201 	orr.w	r2, r2, #1
 8007be2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2220      	movs	r2, #32
 8007bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3710      	adds	r7, #16
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	000186a0 	.word	0x000186a0
 8007c10:	001e847f 	.word	0x001e847f
 8007c14:	003d08ff 	.word	0x003d08ff
 8007c18:	431bde83 	.word	0x431bde83
 8007c1c:	10624dd3 	.word	0x10624dd3

08007c20 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d101      	bne.n	8007c32 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e021      	b.n	8007c76 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2224      	movs	r2, #36	@ 0x24
 8007c36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f022 0201 	bic.w	r2, r2, #1
 8007c48:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f7fc fad8 	bl	8004200 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c74:	2300      	movs	r3, #0
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3708      	adds	r7, #8
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}

08007c7e <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b083      	sub	sp, #12
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	695b      	ldr	r3, [r3, #20]
 8007c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c90:	2b80      	cmp	r3, #128	@ 0x80
 8007c92:	d103      	bne.n	8007c9c <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	611a      	str	r2, [r3, #16]
  }
}
 8007c9c:	bf00      	nop
 8007c9e:	370c      	adds	r7, #12
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af02      	add	r7, sp, #8
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	607a      	str	r2, [r7, #4]
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	460b      	mov	r3, r1
 8007cb6:	817b      	strh	r3, [r7, #10]
 8007cb8:	4613      	mov	r3, r2
 8007cba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007cbc:	f7fd fae2 	bl	8005284 <HAL_GetTick>
 8007cc0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	f040 80e0 	bne.w	8007e90 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	9300      	str	r3, [sp, #0]
 8007cd4:	2319      	movs	r3, #25
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	4970      	ldr	r1, [pc, #448]	@ (8007e9c <HAL_I2C_Master_Transmit+0x1f4>)
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f001 ff58 	bl	8009b90 <I2C_WaitOnFlagUntilTimeout>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d001      	beq.n	8007cea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007ce6:	2302      	movs	r3, #2
 8007ce8:	e0d3      	b.n	8007e92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d101      	bne.n	8007cf8 <HAL_I2C_Master_Transmit+0x50>
 8007cf4:	2302      	movs	r3, #2
 8007cf6:	e0cc      	b.n	8007e92 <HAL_I2C_Master_Transmit+0x1ea>
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 0301 	and.w	r3, r3, #1
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d007      	beq.n	8007d1e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f042 0201 	orr.w	r2, r2, #1
 8007d1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d2c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2221      	movs	r2, #33	@ 0x21
 8007d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2210      	movs	r2, #16
 8007d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	893a      	ldrh	r2, [r7, #8]
 8007d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d54:	b29a      	uxth	r2, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	4a50      	ldr	r2, [pc, #320]	@ (8007ea0 <HAL_I2C_Master_Transmit+0x1f8>)
 8007d5e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007d60:	8979      	ldrh	r1, [r7, #10]
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	6a3a      	ldr	r2, [r7, #32]
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f001 fde8 	bl	800993c <I2C_MasterRequestWrite>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d001      	beq.n	8007d76 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e08d      	b.n	8007e92 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d76:	2300      	movs	r3, #0
 8007d78:	613b      	str	r3, [r7, #16]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	695b      	ldr	r3, [r3, #20]
 8007d80:	613b      	str	r3, [r7, #16]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	699b      	ldr	r3, [r3, #24]
 8007d88:	613b      	str	r3, [r7, #16]
 8007d8a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007d8c:	e066      	b.n	8007e5c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d8e:	697a      	ldr	r2, [r7, #20]
 8007d90:	6a39      	ldr	r1, [r7, #32]
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	f002 f816 	bl	8009dc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00d      	beq.n	8007dba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da2:	2b04      	cmp	r3, #4
 8007da4:	d107      	bne.n	8007db6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007db4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e06b      	b.n	8007e92 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dbe:	781a      	ldrb	r2, [r3, #0]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dca:	1c5a      	adds	r2, r3, #1
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	b29a      	uxth	r2, r3
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007de2:	3b01      	subs	r3, #1
 8007de4:	b29a      	uxth	r2, r3
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	695b      	ldr	r3, [r3, #20]
 8007df0:	f003 0304 	and.w	r3, r3, #4
 8007df4:	2b04      	cmp	r3, #4
 8007df6:	d11b      	bne.n	8007e30 <HAL_I2C_Master_Transmit+0x188>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d017      	beq.n	8007e30 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e04:	781a      	ldrb	r2, [r3, #0]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e10:	1c5a      	adds	r2, r3, #1
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	3b01      	subs	r3, #1
 8007e1e:	b29a      	uxth	r2, r3
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e28:	3b01      	subs	r3, #1
 8007e2a:	b29a      	uxth	r2, r3
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	6a39      	ldr	r1, [r7, #32]
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f002 f80d 	bl	8009e54 <I2C_WaitOnBTFFlagUntilTimeout>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d00d      	beq.n	8007e5c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e44:	2b04      	cmp	r3, #4
 8007e46:	d107      	bne.n	8007e58 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e56:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e01a      	b.n	8007e92 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d194      	bne.n	8007d8e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2220      	movs	r2, #32
 8007e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	e000      	b.n	8007e92 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007e90:	2302      	movs	r3, #2
  }
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3718      	adds	r7, #24
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	00100002 	.word	0x00100002
 8007ea0:	ffff0000 	.word	0xffff0000

08007ea4 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b087      	sub	sp, #28
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	4608      	mov	r0, r1
 8007eae:	4611      	mov	r1, r2
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	817b      	strh	r3, [r7, #10]
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	813b      	strh	r3, [r7, #8]
 8007eba:	4613      	mov	r3, r2
 8007ebc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	2b20      	cmp	r3, #32
 8007ecc:	f040 808a 	bne.w	8007fe4 <HAL_I2C_Mem_Write_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8007ed0:	4b48      	ldr	r3, [pc, #288]	@ (8007ff4 <HAL_I2C_Mem_Write_IT+0x150>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	08db      	lsrs	r3, r3, #3
 8007ed6:	4a48      	ldr	r2, [pc, #288]	@ (8007ff8 <HAL_I2C_Mem_Write_IT+0x154>)
 8007ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8007edc:	0a1a      	lsrs	r2, r3, #8
 8007ede:	4613      	mov	r3, r2
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	4413      	add	r3, r2
 8007ee4:	009a      	lsls	r2, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	3b01      	subs	r3, #1
 8007eee:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d112      	bne.n	8007f1c <HAL_I2C_Mem_Write_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2220      	movs	r2, #32
 8007f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f10:	f043 0220 	orr.w	r2, r3, #32
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8007f18:	2302      	movs	r3, #2
 8007f1a:	e064      	b.n	8007fe6 <HAL_I2C_Mem_Write_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	f003 0302 	and.w	r3, r3, #2
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d0df      	beq.n	8007eea <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d101      	bne.n	8007f38 <HAL_I2C_Mem_Write_IT+0x94>
 8007f34:	2302      	movs	r3, #2
 8007f36:	e056      	b.n	8007fe6 <HAL_I2C_Mem_Write_IT+0x142>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 0301 	and.w	r3, r3, #1
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d007      	beq.n	8007f5e <HAL_I2C_Mem_Write_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f042 0201 	orr.w	r2, r2, #1
 8007f5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f6c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2221      	movs	r2, #33	@ 0x21
 8007f72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2240      	movs	r2, #64	@ 0x40
 8007f7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6a3a      	ldr	r2, [r7, #32]
 8007f88:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007f8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f94:	b29a      	uxth	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	4a17      	ldr	r2, [pc, #92]	@ (8007ffc <HAL_I2C_Mem_Write_IT+0x158>)
 8007f9e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8007fa0:	897a      	ldrh	r2, [r7, #10]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8007fa6:	893a      	ldrh	r2, [r7, #8]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8007fac:	88fa      	ldrh	r2, [r7, #6]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007fc6:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	685a      	ldr	r2, [r3, #4]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8007fde:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	e000      	b.n	8007fe6 <HAL_I2C_Mem_Write_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 8007fe4:	2302      	movs	r3, #2
  }
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	200000f0 	.word	0x200000f0
 8007ff8:	14f8b589 	.word	0x14f8b589
 8007ffc:	ffff0000 	.word	0xffff0000

08008000 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8008000:	b480      	push	{r7}
 8008002:	b087      	sub	sp, #28
 8008004:	af00      	add	r7, sp, #0
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	4608      	mov	r0, r1
 800800a:	4611      	mov	r1, r2
 800800c:	461a      	mov	r2, r3
 800800e:	4603      	mov	r3, r0
 8008010:	817b      	strh	r3, [r7, #10]
 8008012:	460b      	mov	r3, r1
 8008014:	813b      	strh	r3, [r7, #8]
 8008016:	4613      	mov	r3, r2
 8008018:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800801a:	2300      	movs	r3, #0
 800801c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008024:	b2db      	uxtb	r3, r3
 8008026:	2b20      	cmp	r3, #32
 8008028:	f040 8096 	bne.w	8008158 <HAL_I2C_Mem_Read_IT+0x158>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800802c:	4b4e      	ldr	r3, [pc, #312]	@ (8008168 <HAL_I2C_Mem_Read_IT+0x168>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	08db      	lsrs	r3, r3, #3
 8008032:	4a4e      	ldr	r2, [pc, #312]	@ (800816c <HAL_I2C_Mem_Read_IT+0x16c>)
 8008034:	fba2 2303 	umull	r2, r3, r2, r3
 8008038:	0a1a      	lsrs	r2, r3, #8
 800803a:	4613      	mov	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4413      	add	r3, r2
 8008040:	009a      	lsls	r2, r3, #2
 8008042:	4413      	add	r3, r2
 8008044:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	3b01      	subs	r3, #1
 800804a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d112      	bne.n	8008078 <HAL_I2C_Mem_Read_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2200      	movs	r2, #0
 8008056:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2220      	movs	r2, #32
 800805c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2200      	movs	r2, #0
 8008064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806c:	f043 0220 	orr.w	r2, r3, #32
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8008074:	2302      	movs	r3, #2
 8008076:	e070      	b.n	800815a <HAL_I2C_Mem_Read_IT+0x15a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	699b      	ldr	r3, [r3, #24]
 800807e:	f003 0302 	and.w	r3, r3, #2
 8008082:	2b02      	cmp	r3, #2
 8008084:	d0df      	beq.n	8008046 <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800808c:	2b01      	cmp	r3, #1
 800808e:	d101      	bne.n	8008094 <HAL_I2C_Mem_Read_IT+0x94>
 8008090:	2302      	movs	r3, #2
 8008092:	e062      	b.n	800815a <HAL_I2C_Mem_Read_IT+0x15a>
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d007      	beq.n	80080ba <HAL_I2C_Mem_Read_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681a      	ldr	r2, [r3, #0]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f042 0201 	orr.w	r2, r2, #1
 80080b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80080c8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2222      	movs	r2, #34	@ 0x22
 80080ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2240      	movs	r2, #64	@ 0x40
 80080d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6a3a      	ldr	r2, [r7, #32]
 80080e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80080ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008170 <HAL_I2C_Mem_Read_IT+0x170>)
 80080fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80080fc:	897a      	ldrh	r2, [r7, #10]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8008102:	893a      	ldrh	r2, [r7, #8]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8008108:	88fa      	ldrh	r2, [r7, #6]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008122:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008132:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2200      	movs	r2, #0
 8008138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if (hi2c->XferSize > 0U)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008140:	2b00      	cmp	r3, #0
 8008142:	d007      	beq.n	8008154 <HAL_I2C_Mem_Read_IT+0x154>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685a      	ldr	r2, [r3, #4]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8008152:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8008154:	2300      	movs	r3, #0
 8008156:	e000      	b.n	800815a <HAL_I2C_Mem_Read_IT+0x15a>
  }
  else
  {
    return HAL_BUSY;
 8008158:	2302      	movs	r3, #2
  }
}
 800815a:	4618      	mov	r0, r3
 800815c:	371c      	adds	r7, #28
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr
 8008166:	bf00      	nop
 8008168:	200000f0 	.word	0x200000f0
 800816c:	14f8b589 	.word	0x14f8b589
 8008170:	ffff0000 	.word	0xffff0000

08008174 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b088      	sub	sp, #32
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800817c:	2300      	movs	r3, #0
 800817e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800818c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008194:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800819c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800819e:	7bfb      	ldrb	r3, [r7, #15]
 80081a0:	2b10      	cmp	r3, #16
 80081a2:	d003      	beq.n	80081ac <HAL_I2C_EV_IRQHandler+0x38>
 80081a4:	7bfb      	ldrb	r3, [r7, #15]
 80081a6:	2b40      	cmp	r3, #64	@ 0x40
 80081a8:	f040 80c1 	bne.w	800832e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	699b      	ldr	r3, [r3, #24]
 80081b2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	f003 0301 	and.w	r3, r3, #1
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d10d      	bne.n	80081e2 <HAL_I2C_EV_IRQHandler+0x6e>
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80081cc:	d003      	beq.n	80081d6 <HAL_I2C_EV_IRQHandler+0x62>
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80081d4:	d101      	bne.n	80081da <HAL_I2C_EV_IRQHandler+0x66>
 80081d6:	2301      	movs	r3, #1
 80081d8:	e000      	b.n	80081dc <HAL_I2C_EV_IRQHandler+0x68>
 80081da:	2300      	movs	r3, #0
 80081dc:	2b01      	cmp	r3, #1
 80081de:	f000 8132 	beq.w	8008446 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	f003 0301 	and.w	r3, r3, #1
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d00c      	beq.n	8008206 <HAL_I2C_EV_IRQHandler+0x92>
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	0a5b      	lsrs	r3, r3, #9
 80081f0:	f003 0301 	and.w	r3, r3, #1
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d006      	beq.n	8008206 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f001 fed4 	bl	8009fa6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 fd7d 	bl	8008cfe <I2C_Master_SB>
 8008204:	e092      	b.n	800832c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	08db      	lsrs	r3, r3, #3
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b00      	cmp	r3, #0
 8008210:	d009      	beq.n	8008226 <HAL_I2C_EV_IRQHandler+0xb2>
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	0a5b      	lsrs	r3, r3, #9
 8008216:	f003 0301 	and.w	r3, r3, #1
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fdf3 	bl	8008e0a <I2C_Master_ADD10>
 8008224:	e082      	b.n	800832c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	085b      	lsrs	r3, r3, #1
 800822a:	f003 0301 	and.w	r3, r3, #1
 800822e:	2b00      	cmp	r3, #0
 8008230:	d009      	beq.n	8008246 <HAL_I2C_EV_IRQHandler+0xd2>
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	0a5b      	lsrs	r3, r3, #9
 8008236:	f003 0301 	and.w	r3, r3, #1
 800823a:	2b00      	cmp	r3, #0
 800823c:	d003      	beq.n	8008246 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 fe0d 	bl	8008e5e <I2C_Master_ADDR>
 8008244:	e072      	b.n	800832c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	089b      	lsrs	r3, r3, #2
 800824a:	f003 0301 	and.w	r3, r3, #1
 800824e:	2b00      	cmp	r3, #0
 8008250:	d03b      	beq.n	80082ca <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800825c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008260:	f000 80f3 	beq.w	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008264:	69fb      	ldr	r3, [r7, #28]
 8008266:	09db      	lsrs	r3, r3, #7
 8008268:	f003 0301 	and.w	r3, r3, #1
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00f      	beq.n	8008290 <HAL_I2C_EV_IRQHandler+0x11c>
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	0a9b      	lsrs	r3, r3, #10
 8008274:	f003 0301 	and.w	r3, r3, #1
 8008278:	2b00      	cmp	r3, #0
 800827a:	d009      	beq.n	8008290 <HAL_I2C_EV_IRQHandler+0x11c>
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	089b      	lsrs	r3, r3, #2
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	2b00      	cmp	r3, #0
 8008286:	d103      	bne.n	8008290 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f000 f9d5 	bl	8008638 <I2C_MasterTransmit_TXE>
 800828e:	e04d      	b.n	800832c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	089b      	lsrs	r3, r3, #2
 8008294:	f003 0301 	and.w	r3, r3, #1
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 80d6 	beq.w	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	0a5b      	lsrs	r3, r3, #9
 80082a2:	f003 0301 	and.w	r3, r3, #1
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	f000 80cf 	beq.w	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80082ac:	7bbb      	ldrb	r3, [r7, #14]
 80082ae:	2b21      	cmp	r3, #33	@ 0x21
 80082b0:	d103      	bne.n	80082ba <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 fa5c 	bl	8008770 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80082b8:	e0c7      	b.n	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80082ba:	7bfb      	ldrb	r3, [r7, #15]
 80082bc:	2b40      	cmp	r3, #64	@ 0x40
 80082be:	f040 80c4 	bne.w	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 faca 	bl	800885c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80082c8:	e0bf      	b.n	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082d8:	f000 80b7 	beq.w	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	099b      	lsrs	r3, r3, #6
 80082e0:	f003 0301 	and.w	r3, r3, #1
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d00f      	beq.n	8008308 <HAL_I2C_EV_IRQHandler+0x194>
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	0a9b      	lsrs	r3, r3, #10
 80082ec:	f003 0301 	and.w	r3, r3, #1
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d009      	beq.n	8008308 <HAL_I2C_EV_IRQHandler+0x194>
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	089b      	lsrs	r3, r3, #2
 80082f8:	f003 0301 	and.w	r3, r3, #1
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d103      	bne.n	8008308 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f000 fb43 	bl	800898c <I2C_MasterReceive_RXNE>
 8008306:	e011      	b.n	800832c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	089b      	lsrs	r3, r3, #2
 800830c:	f003 0301 	and.w	r3, r3, #1
 8008310:	2b00      	cmp	r3, #0
 8008312:	f000 809a 	beq.w	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	0a5b      	lsrs	r3, r3, #9
 800831a:	f003 0301 	and.w	r3, r3, #1
 800831e:	2b00      	cmp	r3, #0
 8008320:	f000 8093 	beq.w	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fbf9 	bl	8008b1c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800832a:	e08e      	b.n	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
 800832c:	e08d      	b.n	800844a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008332:	2b00      	cmp	r3, #0
 8008334:	d004      	beq.n	8008340 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	695b      	ldr	r3, [r3, #20]
 800833c:	61fb      	str	r3, [r7, #28]
 800833e:	e007      	b.n	8008350 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	699b      	ldr	r3, [r3, #24]
 8008346:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	695b      	ldr	r3, [r3, #20]
 800834e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	085b      	lsrs	r3, r3, #1
 8008354:	f003 0301 	and.w	r3, r3, #1
 8008358:	2b00      	cmp	r3, #0
 800835a:	d012      	beq.n	8008382 <HAL_I2C_EV_IRQHandler+0x20e>
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	0a5b      	lsrs	r3, r3, #9
 8008360:	f003 0301 	and.w	r3, r3, #1
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00c      	beq.n	8008382 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800836c:	2b00      	cmp	r3, #0
 800836e:	d003      	beq.n	8008378 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	699b      	ldr	r3, [r3, #24]
 8008376:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8008378:	69b9      	ldr	r1, [r7, #24]
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 ffbe 	bl	80092fc <I2C_Slave_ADDR>
 8008380:	e066      	b.n	8008450 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	091b      	lsrs	r3, r3, #4
 8008386:	f003 0301 	and.w	r3, r3, #1
 800838a:	2b00      	cmp	r3, #0
 800838c:	d009      	beq.n	80083a2 <HAL_I2C_EV_IRQHandler+0x22e>
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	0a5b      	lsrs	r3, r3, #9
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	2b00      	cmp	r3, #0
 8008398:	d003      	beq.n	80083a2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 fff8 	bl	8009390 <I2C_Slave_STOPF>
 80083a0:	e056      	b.n	8008450 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80083a2:	7bbb      	ldrb	r3, [r7, #14]
 80083a4:	2b21      	cmp	r3, #33	@ 0x21
 80083a6:	d002      	beq.n	80083ae <HAL_I2C_EV_IRQHandler+0x23a>
 80083a8:	7bbb      	ldrb	r3, [r7, #14]
 80083aa:	2b29      	cmp	r3, #41	@ 0x29
 80083ac:	d125      	bne.n	80083fa <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	09db      	lsrs	r3, r3, #7
 80083b2:	f003 0301 	and.w	r3, r3, #1
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d00f      	beq.n	80083da <HAL_I2C_EV_IRQHandler+0x266>
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	0a9b      	lsrs	r3, r3, #10
 80083be:	f003 0301 	and.w	r3, r3, #1
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d009      	beq.n	80083da <HAL_I2C_EV_IRQHandler+0x266>
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	089b      	lsrs	r3, r3, #2
 80083ca:	f003 0301 	and.w	r3, r3, #1
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d103      	bne.n	80083da <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fed4 	bl	8009180 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80083d8:	e039      	b.n	800844e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	089b      	lsrs	r3, r3, #2
 80083de:	f003 0301 	and.w	r3, r3, #1
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d033      	beq.n	800844e <HAL_I2C_EV_IRQHandler+0x2da>
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	0a5b      	lsrs	r3, r3, #9
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d02d      	beq.n	800844e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 ff01 	bl	80091fa <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80083f8:	e029      	b.n	800844e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	099b      	lsrs	r3, r3, #6
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00f      	beq.n	8008426 <HAL_I2C_EV_IRQHandler+0x2b2>
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	0a9b      	lsrs	r3, r3, #10
 800840a:	f003 0301 	and.w	r3, r3, #1
 800840e:	2b00      	cmp	r3, #0
 8008410:	d009      	beq.n	8008426 <HAL_I2C_EV_IRQHandler+0x2b2>
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	089b      	lsrs	r3, r3, #2
 8008416:	f003 0301 	and.w	r3, r3, #1
 800841a:	2b00      	cmp	r3, #0
 800841c:	d103      	bne.n	8008426 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f000 ff0c 	bl	800923c <I2C_SlaveReceive_RXNE>
 8008424:	e014      	b.n	8008450 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008426:	69fb      	ldr	r3, [r7, #28]
 8008428:	089b      	lsrs	r3, r3, #2
 800842a:	f003 0301 	and.w	r3, r3, #1
 800842e:	2b00      	cmp	r3, #0
 8008430:	d00e      	beq.n	8008450 <HAL_I2C_EV_IRQHandler+0x2dc>
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	0a5b      	lsrs	r3, r3, #9
 8008436:	f003 0301 	and.w	r3, r3, #1
 800843a:	2b00      	cmp	r3, #0
 800843c:	d008      	beq.n	8008450 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 ff3a 	bl	80092b8 <I2C_SlaveReceive_BTF>
 8008444:	e004      	b.n	8008450 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8008446:	bf00      	nop
 8008448:	e002      	b.n	8008450 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800844a:	bf00      	nop
 800844c:	e000      	b.n	8008450 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800844e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8008450:	3720      	adds	r7, #32
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b08a      	sub	sp, #40	@ 0x28
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	695b      	ldr	r3, [r3, #20]
 8008464:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800846e:	2300      	movs	r3, #0
 8008470:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008478:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	0a1b      	lsrs	r3, r3, #8
 800847e:	f003 0301 	and.w	r3, r3, #1
 8008482:	2b00      	cmp	r3, #0
 8008484:	d00e      	beq.n	80084a4 <HAL_I2C_ER_IRQHandler+0x4e>
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	0a1b      	lsrs	r3, r3, #8
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	2b00      	cmp	r3, #0
 8008490:	d008      	beq.n	80084a4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8008492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008494:	f043 0301 	orr.w	r3, r3, #1
 8008498:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80084a2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80084a4:	6a3b      	ldr	r3, [r7, #32]
 80084a6:	0a5b      	lsrs	r3, r3, #9
 80084a8:	f003 0301 	and.w	r3, r3, #1
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00e      	beq.n	80084ce <HAL_I2C_ER_IRQHandler+0x78>
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	0a1b      	lsrs	r3, r3, #8
 80084b4:	f003 0301 	and.w	r3, r3, #1
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d008      	beq.n	80084ce <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80084bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084be:	f043 0302 	orr.w	r3, r3, #2
 80084c2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80084cc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80084ce:	6a3b      	ldr	r3, [r7, #32]
 80084d0:	0a9b      	lsrs	r3, r3, #10
 80084d2:	f003 0301 	and.w	r3, r3, #1
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d03f      	beq.n	800855a <HAL_I2C_ER_IRQHandler+0x104>
 80084da:	69fb      	ldr	r3, [r7, #28]
 80084dc:	0a1b      	lsrs	r3, r3, #8
 80084de:	f003 0301 	and.w	r3, r3, #1
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d039      	beq.n	800855a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80084e6:	7efb      	ldrb	r3, [r7, #27]
 80084e8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084f8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084fe:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008500:	7ebb      	ldrb	r3, [r7, #26]
 8008502:	2b20      	cmp	r3, #32
 8008504:	d112      	bne.n	800852c <HAL_I2C_ER_IRQHandler+0xd6>
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d10f      	bne.n	800852c <HAL_I2C_ER_IRQHandler+0xd6>
 800850c:	7cfb      	ldrb	r3, [r7, #19]
 800850e:	2b21      	cmp	r3, #33	@ 0x21
 8008510:	d008      	beq.n	8008524 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8008512:	7cfb      	ldrb	r3, [r7, #19]
 8008514:	2b29      	cmp	r3, #41	@ 0x29
 8008516:	d005      	beq.n	8008524 <HAL_I2C_ER_IRQHandler+0xce>
 8008518:	7cfb      	ldrb	r3, [r7, #19]
 800851a:	2b28      	cmp	r3, #40	@ 0x28
 800851c:	d106      	bne.n	800852c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2b21      	cmp	r3, #33	@ 0x21
 8008522:	d103      	bne.n	800852c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f001 f863 	bl	80095f0 <I2C_Slave_AF>
 800852a:	e016      	b.n	800855a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008534:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	f043 0304 	orr.w	r3, r3, #4
 800853c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800853e:	7efb      	ldrb	r3, [r7, #27]
 8008540:	2b10      	cmp	r3, #16
 8008542:	d002      	beq.n	800854a <HAL_I2C_ER_IRQHandler+0xf4>
 8008544:	7efb      	ldrb	r3, [r7, #27]
 8008546:	2b40      	cmp	r3, #64	@ 0x40
 8008548:	d107      	bne.n	800855a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008558:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800855a:	6a3b      	ldr	r3, [r7, #32]
 800855c:	0adb      	lsrs	r3, r3, #11
 800855e:	f003 0301 	and.w	r3, r3, #1
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00e      	beq.n	8008584 <HAL_I2C_ER_IRQHandler+0x12e>
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	0a1b      	lsrs	r3, r3, #8
 800856a:	f003 0301 	and.w	r3, r3, #1
 800856e:	2b00      	cmp	r3, #0
 8008570:	d008      	beq.n	8008584 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8008572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008574:	f043 0308 	orr.w	r3, r3, #8
 8008578:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8008582:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008586:	2b00      	cmp	r3, #0
 8008588:	d008      	beq.n	800859c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800858e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008590:	431a      	orrs	r2, r3
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f001 f89e 	bl	80096d8 <I2C_ITError>
  }
}
 800859c:	bf00      	nop
 800859e:	3728      	adds	r7, #40	@ 0x28
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80085d4:	bf00      	nop
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80085e8:	bf00      	nop
 80085ea:	370c      	adds	r7, #12
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b083      	sub	sp, #12
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	460b      	mov	r3, r1
 80085fe:	70fb      	strb	r3, [r7, #3]
 8008600:	4613      	mov	r3, r2
 8008602:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800862c:	bf00      	nop
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008646:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800864e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008654:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800865a:	2b00      	cmp	r3, #0
 800865c:	d150      	bne.n	8008700 <I2C_MasterTransmit_TXE+0xc8>
 800865e:	7bfb      	ldrb	r3, [r7, #15]
 8008660:	2b21      	cmp	r3, #33	@ 0x21
 8008662:	d14d      	bne.n	8008700 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	2b08      	cmp	r3, #8
 8008668:	d01d      	beq.n	80086a6 <I2C_MasterTransmit_TXE+0x6e>
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2b20      	cmp	r3, #32
 800866e:	d01a      	beq.n	80086a6 <I2C_MasterTransmit_TXE+0x6e>
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008676:	d016      	beq.n	80086a6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685a      	ldr	r2, [r3, #4]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008686:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2211      	movs	r2, #17
 800868c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2220      	movs	r2, #32
 800869a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f7ff ff80 	bl	80085a4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80086a4:	e060      	b.n	8008768 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	685a      	ldr	r2, [r3, #4]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80086b4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80086c4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2220      	movs	r2, #32
 80086d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80086da:	b2db      	uxtb	r3, r3
 80086dc:	2b40      	cmp	r3, #64	@ 0x40
 80086de:	d107      	bne.n	80086f0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f7f8 fcf7 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80086ee:	e03b      	b.n	8008768 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f7ff ff53 	bl	80085a4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80086fe:	e033      	b.n	8008768 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008700:	7bfb      	ldrb	r3, [r7, #15]
 8008702:	2b21      	cmp	r3, #33	@ 0x21
 8008704:	d005      	beq.n	8008712 <I2C_MasterTransmit_TXE+0xda>
 8008706:	7bbb      	ldrb	r3, [r7, #14]
 8008708:	2b40      	cmp	r3, #64	@ 0x40
 800870a:	d12d      	bne.n	8008768 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800870c:	7bfb      	ldrb	r3, [r7, #15]
 800870e:	2b22      	cmp	r3, #34	@ 0x22
 8008710:	d12a      	bne.n	8008768 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008716:	b29b      	uxth	r3, r3
 8008718:	2b00      	cmp	r3, #0
 800871a:	d108      	bne.n	800872e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	685a      	ldr	r2, [r3, #4]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800872a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800872c:	e01c      	b.n	8008768 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008734:	b2db      	uxtb	r3, r3
 8008736:	2b40      	cmp	r3, #64	@ 0x40
 8008738:	d103      	bne.n	8008742 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f000 f88e 	bl	800885c <I2C_MemoryTransmit_TXE_BTF>
}
 8008740:	e012      	b.n	8008768 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008746:	781a      	ldrb	r2, [r3, #0]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008752:	1c5a      	adds	r2, r3, #1
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800875c:	b29b      	uxth	r3, r3
 800875e:	3b01      	subs	r3, #1
 8008760:	b29a      	uxth	r2, r3
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008766:	e7ff      	b.n	8008768 <I2C_MasterTransmit_TXE+0x130>
 8008768:	bf00      	nop
 800876a:	3710      	adds	r7, #16
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800877c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008784:	b2db      	uxtb	r3, r3
 8008786:	2b21      	cmp	r3, #33	@ 0x21
 8008788:	d164      	bne.n	8008854 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800878e:	b29b      	uxth	r3, r3
 8008790:	2b00      	cmp	r3, #0
 8008792:	d012      	beq.n	80087ba <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008798:	781a      	ldrb	r2, [r3, #0]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a4:	1c5a      	adds	r2, r3, #1
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	3b01      	subs	r3, #1
 80087b2:	b29a      	uxth	r2, r3
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80087b8:	e04c      	b.n	8008854 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2b08      	cmp	r3, #8
 80087be:	d01d      	beq.n	80087fc <I2C_MasterTransmit_BTF+0x8c>
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2b20      	cmp	r3, #32
 80087c4:	d01a      	beq.n	80087fc <I2C_MasterTransmit_BTF+0x8c>
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80087cc:	d016      	beq.n	80087fc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	685a      	ldr	r2, [r3, #4]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80087dc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2211      	movs	r2, #17
 80087e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2220      	movs	r2, #32
 80087f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f7ff fed5 	bl	80085a4 <HAL_I2C_MasterTxCpltCallback>
}
 80087fa:	e02b      	b.n	8008854 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	685a      	ldr	r2, [r3, #4]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800880a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800881a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2220      	movs	r2, #32
 8008826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008830:	b2db      	uxtb	r3, r3
 8008832:	2b40      	cmp	r3, #64	@ 0x40
 8008834:	d107      	bne.n	8008846 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f7f8 fc4c 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
}
 8008844:	e006      	b.n	8008854 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f7ff fea8 	bl	80085a4 <HAL_I2C_MasterTxCpltCallback>
}
 8008854:	bf00      	nop
 8008856:	3710      	adds	r7, #16
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800886a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008870:	2b00      	cmp	r3, #0
 8008872:	d11d      	bne.n	80088b0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008878:	2b01      	cmp	r3, #1
 800887a:	d10b      	bne.n	8008894 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008880:	b2da      	uxtb	r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800888c:	1c9a      	adds	r2, r3, #2
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8008892:	e077      	b.n	8008984 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008898:	b29b      	uxth	r3, r3
 800889a:	121b      	asrs	r3, r3, #8
 800889c:	b2da      	uxtb	r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088a8:	1c5a      	adds	r2, r3, #1
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80088ae:	e069      	b.n	8008984 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d10b      	bne.n	80088d0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088bc:	b2da      	uxtb	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088c8:	1c5a      	adds	r2, r3, #1
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80088ce:	e059      	b.n	8008984 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d152      	bne.n	800897e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80088d8:	7bfb      	ldrb	r3, [r7, #15]
 80088da:	2b22      	cmp	r3, #34	@ 0x22
 80088dc:	d10d      	bne.n	80088fa <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80088ec:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088f2:	1c5a      	adds	r2, r3, #1
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80088f8:	e044      	b.n	8008984 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088fe:	b29b      	uxth	r3, r3
 8008900:	2b00      	cmp	r3, #0
 8008902:	d015      	beq.n	8008930 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8008904:	7bfb      	ldrb	r3, [r7, #15]
 8008906:	2b21      	cmp	r3, #33	@ 0x21
 8008908:	d112      	bne.n	8008930 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800890e:	781a      	ldrb	r2, [r3, #0]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800891a:	1c5a      	adds	r2, r3, #1
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008924:	b29b      	uxth	r3, r3
 8008926:	3b01      	subs	r3, #1
 8008928:	b29a      	uxth	r2, r3
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800892e:	e029      	b.n	8008984 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008934:	b29b      	uxth	r3, r3
 8008936:	2b00      	cmp	r3, #0
 8008938:	d124      	bne.n	8008984 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800893a:	7bfb      	ldrb	r3, [r7, #15]
 800893c:	2b21      	cmp	r3, #33	@ 0x21
 800893e:	d121      	bne.n	8008984 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	685a      	ldr	r2, [r3, #4]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800894e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800895e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2200      	movs	r2, #0
 8008964:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2220      	movs	r2, #32
 800896a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2200      	movs	r2, #0
 8008972:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f7f8 fbb0 	bl	80010dc <HAL_I2C_MemTxCpltCallback>
}
 800897c:	e002      	b.n	8008984 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f7ff f97d 	bl	8007c7e <I2C_Flush_DR>
}
 8008984:	bf00      	nop
 8008986:	3710      	adds	r7, #16
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}

0800898c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800899a:	b2db      	uxtb	r3, r3
 800899c:	2b22      	cmp	r3, #34	@ 0x22
 800899e:	f040 80b9 	bne.w	8008b14 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a6:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	2b03      	cmp	r3, #3
 80089b4:	d921      	bls.n	80089fa <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	691a      	ldr	r2, [r3, #16]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c0:	b2d2      	uxtb	r2, r2
 80089c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c8:	1c5a      	adds	r2, r3, #1
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	3b01      	subs	r3, #1
 80089d6:	b29a      	uxth	r2, r3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	2b03      	cmp	r3, #3
 80089e4:	f040 8096 	bne.w	8008b14 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	685a      	ldr	r2, [r3, #4]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089f6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80089f8:	e08c      	b.n	8008b14 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d07f      	beq.n	8008b02 <I2C_MasterReceive_RXNE+0x176>
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	d002      	beq.n	8008a0e <I2C_MasterReceive_RXNE+0x82>
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d179      	bne.n	8008b02 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f001 fa68 	bl	8009ee4 <I2C_WaitOnSTOPRequestThroughIT>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d14c      	bne.n	8008ab4 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a28:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	685a      	ldr	r2, [r3, #4]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008a38:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	691a      	ldr	r2, [r3, #16]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a44:	b2d2      	uxtb	r2, r2
 8008a46:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a4c:	1c5a      	adds	r2, r3, #1
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	b29a      	uxth	r2, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2220      	movs	r2, #32
 8008a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	2b40      	cmp	r3, #64	@ 0x40
 8008a72:	d10a      	bne.n	8008a8a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f7f8 fb12 	bl	80010ac <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008a88:	e044      	b.n	8008b14 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2b08      	cmp	r3, #8
 8008a96:	d002      	beq.n	8008a9e <I2C_MasterReceive_RXNE+0x112>
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2b20      	cmp	r3, #32
 8008a9c:	d103      	bne.n	8008aa6 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	631a      	str	r2, [r3, #48]	@ 0x30
 8008aa4:	e002      	b.n	8008aac <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2212      	movs	r2, #18
 8008aaa:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f7ff fd83 	bl	80085b8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008ab2:	e02f      	b.n	8008b14 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	685a      	ldr	r2, [r3, #4]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008ac2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	691a      	ldr	r2, [r3, #16]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ace:	b2d2      	uxtb	r2, r2
 8008ad0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad6:	1c5a      	adds	r2, r3, #1
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	b29a      	uxth	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2220      	movs	r2, #32
 8008aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2200      	movs	r2, #0
 8008af6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f7f8 fb06 	bl	800110c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008b00:	e008      	b.n	8008b14 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	685a      	ldr	r2, [r3, #4]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b10:	605a      	str	r2, [r3, #4]
}
 8008b12:	e7ff      	b.n	8008b14 <I2C_MasterReceive_RXNE+0x188>
 8008b14:	bf00      	nop
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b28:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	2b04      	cmp	r3, #4
 8008b32:	d11b      	bne.n	8008b6c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	685a      	ldr	r2, [r3, #4]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b42:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	691a      	ldr	r2, [r3, #16]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b4e:	b2d2      	uxtb	r2, r2
 8008b50:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b56:	1c5a      	adds	r2, r3, #1
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	3b01      	subs	r3, #1
 8008b64:	b29a      	uxth	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8008b6a:	e0c4      	b.n	8008cf6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	2b03      	cmp	r3, #3
 8008b74:	d129      	bne.n	8008bca <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	685a      	ldr	r2, [r3, #4]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b84:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2b04      	cmp	r3, #4
 8008b8a:	d00a      	beq.n	8008ba2 <I2C_MasterReceive_BTF+0x86>
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2b02      	cmp	r3, #2
 8008b90:	d007      	beq.n	8008ba2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ba0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	691a      	ldr	r2, [r3, #16]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bac:	b2d2      	uxtb	r2, r2
 8008bae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bb4:	1c5a      	adds	r2, r3, #1
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bbe:	b29b      	uxth	r3, r3
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	b29a      	uxth	r2, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008bc8:	e095      	b.n	8008cf6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	2b02      	cmp	r3, #2
 8008bd2:	d17d      	bne.n	8008cd0 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d002      	beq.n	8008be0 <I2C_MasterReceive_BTF+0xc4>
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2b10      	cmp	r3, #16
 8008bde:	d108      	bne.n	8008bf2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	681a      	ldr	r2, [r3, #0]
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bee:	601a      	str	r2, [r3, #0]
 8008bf0:	e016      	b.n	8008c20 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2b04      	cmp	r3, #4
 8008bf6:	d002      	beq.n	8008bfe <I2C_MasterReceive_BTF+0xe2>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	d108      	bne.n	8008c10 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008c0c:	601a      	str	r2, [r3, #0]
 8008c0e:	e007      	b.n	8008c20 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c1e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	691a      	ldr	r2, [r3, #16]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c2a:	b2d2      	uxtb	r2, r2
 8008c2c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c32:	1c5a      	adds	r2, r3, #1
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	3b01      	subs	r3, #1
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	691a      	ldr	r2, [r3, #16]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c50:	b2d2      	uxtb	r2, r2
 8008c52:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c58:	1c5a      	adds	r2, r3, #1
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	3b01      	subs	r3, #1
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	685a      	ldr	r2, [r3, #4]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008c7a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2220      	movs	r2, #32
 8008c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	2b40      	cmp	r3, #64	@ 0x40
 8008c8e:	d10a      	bne.n	8008ca6 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7f8 fa04 	bl	80010ac <HAL_I2C_MemRxCpltCallback>
}
 8008ca4:	e027      	b.n	8008cf6 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2b08      	cmp	r3, #8
 8008cb2:	d002      	beq.n	8008cba <I2C_MasterReceive_BTF+0x19e>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2b20      	cmp	r3, #32
 8008cb8:	d103      	bne.n	8008cc2 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	631a      	str	r2, [r3, #48]	@ 0x30
 8008cc0:	e002      	b.n	8008cc8 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2212      	movs	r2, #18
 8008cc6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f7ff fc75 	bl	80085b8 <HAL_I2C_MasterRxCpltCallback>
}
 8008cce:	e012      	b.n	8008cf6 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	691a      	ldr	r2, [r3, #16]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cda:	b2d2      	uxtb	r2, r2
 8008cdc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ce2:	1c5a      	adds	r2, r3, #1
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	3b01      	subs	r3, #1
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008cf6:	bf00      	nop
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8008cfe:	b480      	push	{r7}
 8008d00:	b083      	sub	sp, #12
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b40      	cmp	r3, #64	@ 0x40
 8008d10:	d117      	bne.n	8008d42 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d109      	bne.n	8008d2e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d1e:	b2db      	uxtb	r3, r3
 8008d20:	461a      	mov	r2, r3
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008d2a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008d2c:	e067      	b.n	8008dfe <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	f043 0301 	orr.w	r3, r3, #1
 8008d38:	b2da      	uxtb	r2, r3
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	611a      	str	r2, [r3, #16]
}
 8008d40:	e05d      	b.n	8008dfe <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	691b      	ldr	r3, [r3, #16]
 8008d46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d4a:	d133      	bne.n	8008db4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	2b21      	cmp	r3, #33	@ 0x21
 8008d56:	d109      	bne.n	8008d6c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	461a      	mov	r2, r3
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008d68:	611a      	str	r2, [r3, #16]
 8008d6a:	e008      	b.n	8008d7e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d70:	b2db      	uxtb	r3, r3
 8008d72:	f043 0301 	orr.w	r3, r3, #1
 8008d76:	b2da      	uxtb	r2, r3
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d004      	beq.n	8008d90 <I2C_Master_SB+0x92>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d108      	bne.n	8008da2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d032      	beq.n	8008dfe <I2C_Master_SB+0x100>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d02d      	beq.n	8008dfe <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	685a      	ldr	r2, [r3, #4]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008db0:	605a      	str	r2, [r3, #4]
}
 8008db2:	e024      	b.n	8008dfe <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d10e      	bne.n	8008dda <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	11db      	asrs	r3, r3, #7
 8008dc4:	b2db      	uxtb	r3, r3
 8008dc6:	f003 0306 	and.w	r3, r3, #6
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	f063 030f 	orn	r3, r3, #15
 8008dd0:	b2da      	uxtb	r2, r3
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	611a      	str	r2, [r3, #16]
}
 8008dd8:	e011      	b.n	8008dfe <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d10d      	bne.n	8008dfe <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	11db      	asrs	r3, r3, #7
 8008dea:	b2db      	uxtb	r3, r3
 8008dec:	f003 0306 	and.w	r3, r3, #6
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	f063 030e 	orn	r3, r3, #14
 8008df6:	b2da      	uxtb	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	611a      	str	r2, [r3, #16]
}
 8008dfe:	bf00      	nop
 8008e00:	370c      	adds	r7, #12
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008e0a:	b480      	push	{r7}
 8008e0c:	b083      	sub	sp, #12
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e16:	b2da      	uxtb	r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d004      	beq.n	8008e30 <I2C_Master_ADD10+0x26>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d108      	bne.n	8008e42 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d00c      	beq.n	8008e52 <I2C_Master_ADD10+0x48>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d007      	beq.n	8008e52 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	685a      	ldr	r2, [r3, #4]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e50:	605a      	str	r2, [r3, #4]
  }
}
 8008e52:	bf00      	nop
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr

08008e5e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8008e5e:	b480      	push	{r7}
 8008e60:	b091      	sub	sp, #68	@ 0x44
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008e6c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e74:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e7a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	2b22      	cmp	r3, #34	@ 0x22
 8008e86:	f040 8169 	bne.w	800915c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d10f      	bne.n	8008eb2 <I2C_Master_ADDR+0x54>
 8008e92:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008e96:	2b40      	cmp	r3, #64	@ 0x40
 8008e98:	d10b      	bne.n	8008eb2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	695b      	ldr	r3, [r3, #20]
 8008ea4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	633b      	str	r3, [r7, #48]	@ 0x30
 8008eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb0:	e160      	b.n	8009174 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d11d      	bne.n	8008ef6 <I2C_Master_ADDR+0x98>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008ec2:	d118      	bne.n	8008ef6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	695b      	ldr	r3, [r3, #20]
 8008ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	699b      	ldr	r3, [r3, #24]
 8008ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ee8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008eee:	1c5a      	adds	r2, r3, #1
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	651a      	str	r2, [r3, #80]	@ 0x50
 8008ef4:	e13e      	b.n	8009174 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d113      	bne.n	8008f28 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f00:	2300      	movs	r3, #0
 8008f02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	695b      	ldr	r3, [r3, #20]
 8008f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	699b      	ldr	r3, [r3, #24]
 8008f12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f24:	601a      	str	r2, [r3, #0]
 8008f26:	e115      	b.n	8009154 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	f040 808a 	bne.w	8009048 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f36:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008f3a:	d137      	bne.n	8008fac <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f4a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f5a:	d113      	bne.n	8008f84 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f6a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	695b      	ldr	r3, [r3, #20]
 8008f76:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	699b      	ldr	r3, [r3, #24]
 8008f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f82:	e0e7      	b.n	8009154 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f84:	2300      	movs	r3, #0
 8008f86:	623b      	str	r3, [r7, #32]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	695b      	ldr	r3, [r3, #20]
 8008f8e:	623b      	str	r3, [r7, #32]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	699b      	ldr	r3, [r3, #24]
 8008f96:	623b      	str	r3, [r7, #32]
 8008f98:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	681a      	ldr	r2, [r3, #0]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008fa8:	601a      	str	r2, [r3, #0]
 8008faa:	e0d3      	b.n	8009154 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fae:	2b08      	cmp	r3, #8
 8008fb0:	d02e      	beq.n	8009010 <I2C_Master_ADDR+0x1b2>
 8008fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb4:	2b20      	cmp	r3, #32
 8008fb6:	d02b      	beq.n	8009010 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fba:	2b12      	cmp	r3, #18
 8008fbc:	d102      	bne.n	8008fc4 <I2C_Master_ADDR+0x166>
 8008fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d125      	bne.n	8009010 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc6:	2b04      	cmp	r3, #4
 8008fc8:	d00e      	beq.n	8008fe8 <I2C_Master_ADDR+0x18a>
 8008fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d00b      	beq.n	8008fe8 <I2C_Master_ADDR+0x18a>
 8008fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd2:	2b10      	cmp	r3, #16
 8008fd4:	d008      	beq.n	8008fe8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008fe4:	601a      	str	r2, [r3, #0]
 8008fe6:	e007      	b.n	8008ff8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008ff6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	61fb      	str	r3, [r7, #28]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	695b      	ldr	r3, [r3, #20]
 8009002:	61fb      	str	r3, [r7, #28]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	699b      	ldr	r3, [r3, #24]
 800900a:	61fb      	str	r3, [r7, #28]
 800900c:	69fb      	ldr	r3, [r7, #28]
 800900e:	e0a1      	b.n	8009154 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800901e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009020:	2300      	movs	r3, #0
 8009022:	61bb      	str	r3, [r7, #24]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	695b      	ldr	r3, [r3, #20]
 800902a:	61bb      	str	r3, [r7, #24]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	699b      	ldr	r3, [r3, #24]
 8009032:	61bb      	str	r3, [r7, #24]
 8009034:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009044:	601a      	str	r2, [r3, #0]
 8009046:	e085      	b.n	8009154 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800904c:	b29b      	uxth	r3, r3
 800904e:	2b02      	cmp	r3, #2
 8009050:	d14d      	bne.n	80090ee <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8009052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009054:	2b04      	cmp	r3, #4
 8009056:	d016      	beq.n	8009086 <I2C_Master_ADDR+0x228>
 8009058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800905a:	2b02      	cmp	r3, #2
 800905c:	d013      	beq.n	8009086 <I2C_Master_ADDR+0x228>
 800905e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009060:	2b10      	cmp	r3, #16
 8009062:	d010      	beq.n	8009086 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009072:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009082:	601a      	str	r2, [r3, #0]
 8009084:	e007      	b.n	8009096 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009094:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090a4:	d117      	bne.n	80090d6 <I2C_Master_ADDR+0x278>
 80090a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80090ac:	d00b      	beq.n	80090c6 <I2C_Master_ADDR+0x268>
 80090ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d008      	beq.n	80090c6 <I2C_Master_ADDR+0x268>
 80090b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b6:	2b08      	cmp	r3, #8
 80090b8:	d005      	beq.n	80090c6 <I2C_Master_ADDR+0x268>
 80090ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090bc:	2b10      	cmp	r3, #16
 80090be:	d002      	beq.n	80090c6 <I2C_Master_ADDR+0x268>
 80090c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c2:	2b20      	cmp	r3, #32
 80090c4:	d107      	bne.n	80090d6 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	685a      	ldr	r2, [r3, #4]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80090d4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090d6:	2300      	movs	r3, #0
 80090d8:	617b      	str	r3, [r7, #20]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	695b      	ldr	r3, [r3, #20]
 80090e0:	617b      	str	r3, [r7, #20]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	699b      	ldr	r3, [r3, #24]
 80090e8:	617b      	str	r3, [r7, #20]
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	e032      	b.n	8009154 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80090fc:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009108:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800910c:	d117      	bne.n	800913e <I2C_Master_ADDR+0x2e0>
 800910e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009110:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009114:	d00b      	beq.n	800912e <I2C_Master_ADDR+0x2d0>
 8009116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009118:	2b01      	cmp	r3, #1
 800911a:	d008      	beq.n	800912e <I2C_Master_ADDR+0x2d0>
 800911c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800911e:	2b08      	cmp	r3, #8
 8009120:	d005      	beq.n	800912e <I2C_Master_ADDR+0x2d0>
 8009122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009124:	2b10      	cmp	r3, #16
 8009126:	d002      	beq.n	800912e <I2C_Master_ADDR+0x2d0>
 8009128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800912a:	2b20      	cmp	r3, #32
 800912c:	d107      	bne.n	800913e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	685a      	ldr	r2, [r3, #4]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800913c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800913e:	2300      	movs	r3, #0
 8009140:	613b      	str	r3, [r7, #16]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	695b      	ldr	r3, [r3, #20]
 8009148:	613b      	str	r3, [r7, #16]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	699b      	ldr	r3, [r3, #24]
 8009150:	613b      	str	r3, [r7, #16]
 8009152:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800915a:	e00b      	b.n	8009174 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800915c:	2300      	movs	r3, #0
 800915e:	60fb      	str	r3, [r7, #12]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	695b      	ldr	r3, [r3, #20]
 8009166:	60fb      	str	r3, [r7, #12]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	699b      	ldr	r3, [r3, #24]
 800916e:	60fb      	str	r3, [r7, #12]
 8009170:	68fb      	ldr	r3, [r7, #12]
}
 8009172:	e7ff      	b.n	8009174 <I2C_Master_ADDR+0x316>
 8009174:	bf00      	nop
 8009176:	3744      	adds	r7, #68	@ 0x44
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800918e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009194:	b29b      	uxth	r3, r3
 8009196:	2b00      	cmp	r3, #0
 8009198:	d02b      	beq.n	80091f2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800919e:	781a      	ldrb	r2, [r3, #0]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091aa:	1c5a      	adds	r2, r3, #1
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	3b01      	subs	r3, #1
 80091b8:	b29a      	uxth	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091c2:	b29b      	uxth	r3, r3
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d114      	bne.n	80091f2 <I2C_SlaveTransmit_TXE+0x72>
 80091c8:	7bfb      	ldrb	r3, [r7, #15]
 80091ca:	2b29      	cmp	r3, #41	@ 0x29
 80091cc:	d111      	bne.n	80091f2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	685a      	ldr	r2, [r3, #4]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091dc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2221      	movs	r2, #33	@ 0x21
 80091e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2228      	movs	r2, #40	@ 0x28
 80091e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f7ff f9ed 	bl	80085cc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80091f2:	bf00      	nop
 80091f4:	3710      	adds	r7, #16
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80091fa:	b480      	push	{r7}
 80091fc:	b083      	sub	sp, #12
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009206:	b29b      	uxth	r3, r3
 8009208:	2b00      	cmp	r3, #0
 800920a:	d011      	beq.n	8009230 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009210:	781a      	ldrb	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800921c:	1c5a      	adds	r2, r3, #1
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009226:	b29b      	uxth	r3, r3
 8009228:	3b01      	subs	r3, #1
 800922a:	b29a      	uxth	r2, r3
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8009230:	bf00      	nop
 8009232:	370c      	adds	r7, #12
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800924a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009250:	b29b      	uxth	r3, r3
 8009252:	2b00      	cmp	r3, #0
 8009254:	d02c      	beq.n	80092b0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	691a      	ldr	r2, [r3, #16]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009260:	b2d2      	uxtb	r2, r2
 8009262:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009268:	1c5a      	adds	r2, r3, #1
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009272:	b29b      	uxth	r3, r3
 8009274:	3b01      	subs	r3, #1
 8009276:	b29a      	uxth	r2, r3
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009280:	b29b      	uxth	r3, r3
 8009282:	2b00      	cmp	r3, #0
 8009284:	d114      	bne.n	80092b0 <I2C_SlaveReceive_RXNE+0x74>
 8009286:	7bfb      	ldrb	r3, [r7, #15]
 8009288:	2b2a      	cmp	r3, #42	@ 0x2a
 800928a:	d111      	bne.n	80092b0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	685a      	ldr	r2, [r3, #4]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800929a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2222      	movs	r2, #34	@ 0x22
 80092a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2228      	movs	r2, #40	@ 0x28
 80092a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7ff f998 	bl	80085e0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80092b0:	bf00      	nop
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b083      	sub	sp, #12
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092c4:	b29b      	uxth	r3, r3
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d012      	beq.n	80092f0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	691a      	ldr	r2, [r3, #16]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092d4:	b2d2      	uxtb	r2, r2
 80092d6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092dc:	1c5a      	adds	r2, r3, #1
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	3b01      	subs	r3, #1
 80092ea:	b29a      	uxth	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80092f0:	bf00      	nop
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8009306:	2300      	movs	r3, #0
 8009308:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009310:	b2db      	uxtb	r3, r3
 8009312:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009316:	2b28      	cmp	r3, #40	@ 0x28
 8009318:	d127      	bne.n	800936a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	685a      	ldr	r2, [r3, #4]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009328:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	089b      	lsrs	r3, r3, #2
 800932e:	f003 0301 	and.w	r3, r3, #1
 8009332:	2b00      	cmp	r3, #0
 8009334:	d101      	bne.n	800933a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8009336:	2301      	movs	r3, #1
 8009338:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	09db      	lsrs	r3, r3, #7
 800933e:	f003 0301 	and.w	r3, r3, #1
 8009342:	2b00      	cmp	r3, #0
 8009344:	d103      	bne.n	800934e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	81bb      	strh	r3, [r7, #12]
 800934c:	e002      	b.n	8009354 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	699b      	ldr	r3, [r3, #24]
 8009352:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800935c:	89ba      	ldrh	r2, [r7, #12]
 800935e:	7bfb      	ldrb	r3, [r7, #15]
 8009360:	4619      	mov	r1, r3
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f7ff f946 	bl	80085f4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009368:	e00e      	b.n	8009388 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800936a:	2300      	movs	r3, #0
 800936c:	60bb      	str	r3, [r7, #8]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	695b      	ldr	r3, [r3, #20]
 8009374:	60bb      	str	r3, [r7, #8]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	60bb      	str	r3, [r7, #8]
 800937e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2200      	movs	r2, #0
 8009384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8009388:	bf00      	nop
 800938a:	3710      	adds	r7, #16
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800939e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685a      	ldr	r2, [r3, #4]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80093ae:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80093b0:	2300      	movs	r3, #0
 80093b2:	60bb      	str	r3, [r7, #8]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	695b      	ldr	r3, [r3, #20]
 80093ba:	60bb      	str	r3, [r7, #8]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	681a      	ldr	r2, [r3, #0]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f042 0201 	orr.w	r2, r2, #1
 80093ca:	601a      	str	r2, [r3, #0]
 80093cc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80093dc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093ec:	d172      	bne.n	80094d4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
 80093f0:	2b22      	cmp	r3, #34	@ 0x22
 80093f2:	d002      	beq.n	80093fa <I2C_Slave_STOPF+0x6a>
 80093f4:	7bfb      	ldrb	r3, [r7, #15]
 80093f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80093f8:	d135      	bne.n	8009466 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	b29a      	uxth	r2, r3
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800940c:	b29b      	uxth	r3, r3
 800940e:	2b00      	cmp	r3, #0
 8009410:	d005      	beq.n	800941e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009416:	f043 0204 	orr.w	r2, r3, #4
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	685a      	ldr	r2, [r3, #4]
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800942c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009432:	4618      	mov	r0, r3
 8009434:	f7fd ff3e 	bl	80072b4 <HAL_DMA_GetState>
 8009438:	4603      	mov	r3, r0
 800943a:	2b01      	cmp	r3, #1
 800943c:	d049      	beq.n	80094d2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009442:	4a69      	ldr	r2, [pc, #420]	@ (80095e8 <I2C_Slave_STOPF+0x258>)
 8009444:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800944a:	4618      	mov	r0, r3
 800944c:	f7fd fd86 	bl	8006f5c <HAL_DMA_Abort_IT>
 8009450:	4603      	mov	r3, r0
 8009452:	2b00      	cmp	r3, #0
 8009454:	d03d      	beq.n	80094d2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800945a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800945c:	687a      	ldr	r2, [r7, #4]
 800945e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009460:	4610      	mov	r0, r2
 8009462:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009464:	e035      	b.n	80094d2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	b29a      	uxth	r2, r3
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009478:	b29b      	uxth	r3, r3
 800947a:	2b00      	cmp	r3, #0
 800947c:	d005      	beq.n	800948a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009482:	f043 0204 	orr.w	r2, r3, #4
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009498:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800949e:	4618      	mov	r0, r3
 80094a0:	f7fd ff08 	bl	80072b4 <HAL_DMA_GetState>
 80094a4:	4603      	mov	r3, r0
 80094a6:	2b01      	cmp	r3, #1
 80094a8:	d014      	beq.n	80094d4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094ae:	4a4e      	ldr	r2, [pc, #312]	@ (80095e8 <I2C_Slave_STOPF+0x258>)
 80094b0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fd fd50 	bl	8006f5c <HAL_DMA_Abort_IT>
 80094bc:	4603      	mov	r3, r0
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d008      	beq.n	80094d4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094c8:	687a      	ldr	r2, [r7, #4]
 80094ca:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80094cc:	4610      	mov	r0, r2
 80094ce:	4798      	blx	r3
 80094d0:	e000      	b.n	80094d4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80094d2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094d8:	b29b      	uxth	r3, r3
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d03e      	beq.n	800955c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	f003 0304 	and.w	r3, r3, #4
 80094e8:	2b04      	cmp	r3, #4
 80094ea:	d112      	bne.n	8009512 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	691a      	ldr	r2, [r3, #16]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f6:	b2d2      	uxtb	r2, r2
 80094f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094fe:	1c5a      	adds	r2, r3, #1
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009508:	b29b      	uxth	r3, r3
 800950a:	3b01      	subs	r3, #1
 800950c:	b29a      	uxth	r2, r3
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	695b      	ldr	r3, [r3, #20]
 8009518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800951c:	2b40      	cmp	r3, #64	@ 0x40
 800951e:	d112      	bne.n	8009546 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	691a      	ldr	r2, [r3, #16]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800952a:	b2d2      	uxtb	r2, r2
 800952c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009532:	1c5a      	adds	r2, r3, #1
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800953c:	b29b      	uxth	r3, r3
 800953e:	3b01      	subs	r3, #1
 8009540:	b29a      	uxth	r2, r3
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800954a:	b29b      	uxth	r3, r3
 800954c:	2b00      	cmp	r3, #0
 800954e:	d005      	beq.n	800955c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009554:	f043 0204 	orr.w	r2, r3, #4
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009560:	2b00      	cmp	r3, #0
 8009562:	d003      	beq.n	800956c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f000 f8b7 	bl	80096d8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800956a:	e039      	b.n	80095e0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800956c:	7bfb      	ldrb	r3, [r7, #15]
 800956e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009570:	d109      	bne.n	8009586 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2200      	movs	r2, #0
 8009576:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2228      	movs	r2, #40	@ 0x28
 800957c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f7ff f82d 	bl	80085e0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2b28      	cmp	r3, #40	@ 0x28
 8009590:	d111      	bne.n	80095b6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	4a15      	ldr	r2, [pc, #84]	@ (80095ec <I2C_Slave_STOPF+0x25c>)
 8009596:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2220      	movs	r2, #32
 80095a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2200      	movs	r2, #0
 80095aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f7ff f82e 	bl	8008610 <HAL_I2C_ListenCpltCallback>
}
 80095b4:	e014      	b.n	80095e0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095ba:	2b22      	cmp	r3, #34	@ 0x22
 80095bc:	d002      	beq.n	80095c4 <I2C_Slave_STOPF+0x234>
 80095be:	7bfb      	ldrb	r3, [r7, #15]
 80095c0:	2b22      	cmp	r3, #34	@ 0x22
 80095c2:	d10d      	bne.n	80095e0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2200      	movs	r2, #0
 80095c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2220      	movs	r2, #32
 80095ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2200      	movs	r2, #0
 80095d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f7ff f800 	bl	80085e0 <HAL_I2C_SlaveRxCpltCallback>
}
 80095e0:	bf00      	nop
 80095e2:	3710      	adds	r7, #16
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	08009a41 	.word	0x08009a41
 80095ec:	ffff0000 	.word	0xffff0000

080095f0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095fe:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009604:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	2b08      	cmp	r3, #8
 800960a:	d002      	beq.n	8009612 <I2C_Slave_AF+0x22>
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	2b20      	cmp	r3, #32
 8009610:	d129      	bne.n	8009666 <I2C_Slave_AF+0x76>
 8009612:	7bfb      	ldrb	r3, [r7, #15]
 8009614:	2b28      	cmp	r3, #40	@ 0x28
 8009616:	d126      	bne.n	8009666 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	4a2e      	ldr	r2, [pc, #184]	@ (80096d4 <I2C_Slave_AF+0xe4>)
 800961c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	685a      	ldr	r2, [r3, #4]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800962c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009636:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	681a      	ldr	r2, [r3, #0]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009646:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2200      	movs	r2, #0
 800964c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2220      	movs	r2, #32
 8009652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f7fe ffd6 	bl	8008610 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8009664:	e031      	b.n	80096ca <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8009666:	7bfb      	ldrb	r3, [r7, #15]
 8009668:	2b21      	cmp	r3, #33	@ 0x21
 800966a:	d129      	bne.n	80096c0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a19      	ldr	r2, [pc, #100]	@ (80096d4 <I2C_Slave_AF+0xe4>)
 8009670:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2221      	movs	r2, #33	@ 0x21
 8009676:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2220      	movs	r2, #32
 800967c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2200      	movs	r2, #0
 8009684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	685a      	ldr	r2, [r3, #4]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009696:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80096a0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096b0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f7fe fae3 	bl	8007c7e <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f7fe ff87 	bl	80085cc <HAL_I2C_SlaveTxCpltCallback>
}
 80096be:	e004      	b.n	80096ca <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80096c8:	615a      	str	r2, [r3, #20]
}
 80096ca:	bf00      	nop
 80096cc:	3710      	adds	r7, #16
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	ffff0000 	.word	0xffff0000

080096d8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096e6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80096ee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80096f0:	7bbb      	ldrb	r3, [r7, #14]
 80096f2:	2b10      	cmp	r3, #16
 80096f4:	d002      	beq.n	80096fc <I2C_ITError+0x24>
 80096f6:	7bbb      	ldrb	r3, [r7, #14]
 80096f8:	2b40      	cmp	r3, #64	@ 0x40
 80096fa:	d10a      	bne.n	8009712 <I2C_ITError+0x3a>
 80096fc:	7bfb      	ldrb	r3, [r7, #15]
 80096fe:	2b22      	cmp	r3, #34	@ 0x22
 8009700:	d107      	bne.n	8009712 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	681a      	ldr	r2, [r3, #0]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009710:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009712:	7bfb      	ldrb	r3, [r7, #15]
 8009714:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009718:	2b28      	cmp	r3, #40	@ 0x28
 800971a:	d107      	bne.n	800972c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2200      	movs	r2, #0
 8009720:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2228      	movs	r2, #40	@ 0x28
 8009726:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800972a:	e015      	b.n	8009758 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009736:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800973a:	d00a      	beq.n	8009752 <I2C_ITError+0x7a>
 800973c:	7bfb      	ldrb	r3, [r7, #15]
 800973e:	2b60      	cmp	r3, #96	@ 0x60
 8009740:	d007      	beq.n	8009752 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2220      	movs	r2, #32
 8009746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2200      	movs	r2, #0
 800974e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2200      	movs	r2, #0
 8009756:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009762:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009766:	d162      	bne.n	800982e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	685a      	ldr	r2, [r3, #4]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009776:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800977c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009780:	b2db      	uxtb	r3, r3
 8009782:	2b01      	cmp	r3, #1
 8009784:	d020      	beq.n	80097c8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800978a:	4a6a      	ldr	r2, [pc, #424]	@ (8009934 <I2C_ITError+0x25c>)
 800978c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009792:	4618      	mov	r0, r3
 8009794:	f7fd fbe2 	bl	8006f5c <HAL_DMA_Abort_IT>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	f000 8089 	beq.w	80098b2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	681a      	ldr	r2, [r3, #0]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f022 0201 	bic.w	r2, r2, #1
 80097ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2220      	movs	r2, #32
 80097b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80097c2:	4610      	mov	r0, r2
 80097c4:	4798      	blx	r3
 80097c6:	e074      	b.n	80098b2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097cc:	4a59      	ldr	r2, [pc, #356]	@ (8009934 <I2C_ITError+0x25c>)
 80097ce:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097d4:	4618      	mov	r0, r3
 80097d6:	f7fd fbc1 	bl	8006f5c <HAL_DMA_Abort_IT>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d068      	beq.n	80098b2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	695b      	ldr	r3, [r3, #20]
 80097e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ea:	2b40      	cmp	r3, #64	@ 0x40
 80097ec:	d10b      	bne.n	8009806 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	691a      	ldr	r2, [r3, #16]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f8:	b2d2      	uxtb	r2, r2
 80097fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009800:	1c5a      	adds	r2, r3, #1
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f022 0201 	bic.w	r2, r2, #1
 8009814:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2220      	movs	r2, #32
 800981a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009824:	687a      	ldr	r2, [r7, #4]
 8009826:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009828:	4610      	mov	r0, r2
 800982a:	4798      	blx	r3
 800982c:	e041      	b.n	80098b2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009834:	b2db      	uxtb	r3, r3
 8009836:	2b60      	cmp	r3, #96	@ 0x60
 8009838:	d125      	bne.n	8009886 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2220      	movs	r2, #32
 800983e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2200      	movs	r2, #0
 8009846:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	695b      	ldr	r3, [r3, #20]
 800984e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009852:	2b40      	cmp	r3, #64	@ 0x40
 8009854:	d10b      	bne.n	800986e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	691a      	ldr	r2, [r3, #16]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009860:	b2d2      	uxtb	r2, r2
 8009862:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009868:	1c5a      	adds	r2, r3, #1
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	681a      	ldr	r2, [r3, #0]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f022 0201 	bic.w	r2, r2, #1
 800987c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f7fe fed0 	bl	8008624 <HAL_I2C_AbortCpltCallback>
 8009884:	e015      	b.n	80098b2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	695b      	ldr	r3, [r3, #20]
 800988c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009890:	2b40      	cmp	r3, #64	@ 0x40
 8009892:	d10b      	bne.n	80098ac <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	691a      	ldr	r2, [r3, #16]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800989e:	b2d2      	uxtb	r2, r2
 80098a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a6:	1c5a      	adds	r2, r3, #1
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f7f7 fc2d 	bl	800110c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098b6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	f003 0301 	and.w	r3, r3, #1
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d10e      	bne.n	80098e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d109      	bne.n	80098e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d104      	bne.n	80098e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d007      	beq.n	80098f0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	685a      	ldr	r2, [r3, #4]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80098ee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80098f6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098fc:	f003 0304 	and.w	r3, r3, #4
 8009900:	2b04      	cmp	r3, #4
 8009902:	d113      	bne.n	800992c <I2C_ITError+0x254>
 8009904:	7bfb      	ldrb	r3, [r7, #15]
 8009906:	2b28      	cmp	r3, #40	@ 0x28
 8009908:	d110      	bne.n	800992c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a0a      	ldr	r2, [pc, #40]	@ (8009938 <I2C_ITError+0x260>)
 800990e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2220      	movs	r2, #32
 800991a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2200      	movs	r2, #0
 8009922:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f7fe fe72 	bl	8008610 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800992c:	bf00      	nop
 800992e:	3710      	adds	r7, #16
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}
 8009934:	08009a41 	.word	0x08009a41
 8009938:	ffff0000 	.word	0xffff0000

0800993c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b088      	sub	sp, #32
 8009940:	af02      	add	r7, sp, #8
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	607a      	str	r2, [r7, #4]
 8009946:	603b      	str	r3, [r7, #0]
 8009948:	460b      	mov	r3, r1
 800994a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009950:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	2b08      	cmp	r3, #8
 8009956:	d006      	beq.n	8009966 <I2C_MasterRequestWrite+0x2a>
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	2b01      	cmp	r3, #1
 800995c:	d003      	beq.n	8009966 <I2C_MasterRequestWrite+0x2a>
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009964:	d108      	bne.n	8009978 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009974:	601a      	str	r2, [r3, #0]
 8009976:	e00b      	b.n	8009990 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800997c:	2b12      	cmp	r3, #18
 800997e:	d107      	bne.n	8009990 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681a      	ldr	r2, [r3, #0]
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800998e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2200      	movs	r2, #0
 8009998:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f000 f8f7 	bl	8009b90 <I2C_WaitOnFlagUntilTimeout>
 80099a2:	4603      	mov	r3, r0
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d00d      	beq.n	80099c4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099b6:	d103      	bne.n	80099c0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80099c0:	2303      	movs	r3, #3
 80099c2:	e035      	b.n	8009a30 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	691b      	ldr	r3, [r3, #16]
 80099c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80099cc:	d108      	bne.n	80099e0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80099ce:	897b      	ldrh	r3, [r7, #10]
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	461a      	mov	r2, r3
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80099dc:	611a      	str	r2, [r3, #16]
 80099de:	e01b      	b.n	8009a18 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80099e0:	897b      	ldrh	r3, [r7, #10]
 80099e2:	11db      	asrs	r3, r3, #7
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	f003 0306 	and.w	r3, r3, #6
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	f063 030f 	orn	r3, r3, #15
 80099f0:	b2da      	uxtb	r2, r3
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	490e      	ldr	r1, [pc, #56]	@ (8009a38 <I2C_MasterRequestWrite+0xfc>)
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f000 f940 	bl	8009c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d001      	beq.n	8009a0e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e010      	b.n	8009a30 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009a0e:	897b      	ldrh	r3, [r7, #10]
 8009a10:	b2da      	uxtb	r2, r3
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	687a      	ldr	r2, [r7, #4]
 8009a1c:	4907      	ldr	r1, [pc, #28]	@ (8009a3c <I2C_MasterRequestWrite+0x100>)
 8009a1e:	68f8      	ldr	r0, [r7, #12]
 8009a20:	f000 f930 	bl	8009c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a24:	4603      	mov	r3, r0
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d001      	beq.n	8009a2e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e000      	b.n	8009a30 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3718      	adds	r7, #24
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}
 8009a38:	00010008 	.word	0x00010008
 8009a3c:	00010002 	.word	0x00010002

08009a40 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b086      	sub	sp, #24
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a50:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a58:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8009a5a:	4b4b      	ldr	r3, [pc, #300]	@ (8009b88 <I2C_DMAAbort+0x148>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	08db      	lsrs	r3, r3, #3
 8009a60:	4a4a      	ldr	r2, [pc, #296]	@ (8009b8c <I2C_DMAAbort+0x14c>)
 8009a62:	fba2 2303 	umull	r2, r3, r2, r3
 8009a66:	0a1a      	lsrs	r2, r3, #8
 8009a68:	4613      	mov	r3, r2
 8009a6a:	009b      	lsls	r3, r3, #2
 8009a6c:	4413      	add	r3, r2
 8009a6e:	00da      	lsls	r2, r3, #3
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d106      	bne.n	8009a88 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a7e:	f043 0220 	orr.w	r2, r3, #32
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8009a86:	e00a      	b.n	8009a9e <I2C_DMAAbort+0x5e>
    }
    count--;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a9c:	d0ea      	beq.n	8009a74 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d003      	beq.n	8009aae <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aaa:	2200      	movs	r2, #0
 8009aac:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d003      	beq.n	8009abe <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aba:	2200      	movs	r2, #0
 8009abc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009acc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d003      	beq.n	8009ae4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d003      	beq.n	8009af4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009af0:	2200      	movs	r2, #0
 8009af2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	681a      	ldr	r2, [r3, #0]
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f022 0201 	bic.w	r2, r2, #1
 8009b02:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	2b60      	cmp	r3, #96	@ 0x60
 8009b0e:	d10e      	bne.n	8009b2e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	2220      	movs	r2, #32
 8009b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	2200      	movs	r2, #0
 8009b24:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009b26:	6978      	ldr	r0, [r7, #20]
 8009b28:	f7fe fd7c 	bl	8008624 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009b2c:	e027      	b.n	8009b7e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009b2e:	7cfb      	ldrb	r3, [r7, #19]
 8009b30:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009b34:	2b28      	cmp	r3, #40	@ 0x28
 8009b36:	d117      	bne.n	8009b68 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f042 0201 	orr.w	r2, r2, #1
 8009b46:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	681a      	ldr	r2, [r3, #0]
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009b56:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	2228      	movs	r2, #40	@ 0x28
 8009b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009b66:	e007      	b.n	8009b78 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	2220      	movs	r2, #32
 8009b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	2200      	movs	r2, #0
 8009b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009b78:	6978      	ldr	r0, [r7, #20]
 8009b7a:	f7f7 fac7 	bl	800110c <HAL_I2C_ErrorCallback>
}
 8009b7e:	bf00      	nop
 8009b80:	3718      	adds	r7, #24
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	200000f0 	.word	0x200000f0
 8009b8c:	14f8b589 	.word	0x14f8b589

08009b90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b084      	sub	sp, #16
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	60f8      	str	r0, [r7, #12]
 8009b98:	60b9      	str	r1, [r7, #8]
 8009b9a:	603b      	str	r3, [r7, #0]
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009ba0:	e048      	b.n	8009c34 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ba8:	d044      	beq.n	8009c34 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009baa:	f7fb fb6b 	bl	8005284 <HAL_GetTick>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	1ad3      	subs	r3, r2, r3
 8009bb4:	683a      	ldr	r2, [r7, #0]
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d302      	bcc.n	8009bc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d139      	bne.n	8009c34 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	0c1b      	lsrs	r3, r3, #16
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	2b01      	cmp	r3, #1
 8009bc8:	d10d      	bne.n	8009be6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	695b      	ldr	r3, [r3, #20]
 8009bd0:	43da      	mvns	r2, r3
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	bf0c      	ite	eq
 8009bdc:	2301      	moveq	r3, #1
 8009bde:	2300      	movne	r3, #0
 8009be0:	b2db      	uxtb	r3, r3
 8009be2:	461a      	mov	r2, r3
 8009be4:	e00c      	b.n	8009c00 <I2C_WaitOnFlagUntilTimeout+0x70>
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	699b      	ldr	r3, [r3, #24]
 8009bec:	43da      	mvns	r2, r3
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	4013      	ands	r3, r2
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	bf0c      	ite	eq
 8009bf8:	2301      	moveq	r3, #1
 8009bfa:	2300      	movne	r3, #0
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	461a      	mov	r2, r3
 8009c00:	79fb      	ldrb	r3, [r7, #7]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d116      	bne.n	8009c34 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	2220      	movs	r2, #32
 8009c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2200      	movs	r2, #0
 8009c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c20:	f043 0220 	orr.w	r2, r3, #32
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009c30:	2301      	movs	r3, #1
 8009c32:	e023      	b.n	8009c7c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	0c1b      	lsrs	r3, r3, #16
 8009c38:	b2db      	uxtb	r3, r3
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d10d      	bne.n	8009c5a <I2C_WaitOnFlagUntilTimeout+0xca>
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	695b      	ldr	r3, [r3, #20]
 8009c44:	43da      	mvns	r2, r3
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	4013      	ands	r3, r2
 8009c4a:	b29b      	uxth	r3, r3
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	bf0c      	ite	eq
 8009c50:	2301      	moveq	r3, #1
 8009c52:	2300      	movne	r3, #0
 8009c54:	b2db      	uxtb	r3, r3
 8009c56:	461a      	mov	r2, r3
 8009c58:	e00c      	b.n	8009c74 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	699b      	ldr	r3, [r3, #24]
 8009c60:	43da      	mvns	r2, r3
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	4013      	ands	r3, r2
 8009c66:	b29b      	uxth	r3, r3
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	bf0c      	ite	eq
 8009c6c:	2301      	moveq	r3, #1
 8009c6e:	2300      	movne	r3, #0
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	461a      	mov	r2, r3
 8009c74:	79fb      	ldrb	r3, [r7, #7]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d093      	beq.n	8009ba2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009c7a:	2300      	movs	r3, #0
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3710      	adds	r7, #16
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
 8009c90:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009c92:	e071      	b.n	8009d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	695b      	ldr	r3, [r3, #20]
 8009c9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ca2:	d123      	bne.n	8009cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	681a      	ldr	r2, [r3, #0]
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009cb2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009cbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2220      	movs	r2, #32
 8009cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cd8:	f043 0204 	orr.w	r2, r3, #4
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e067      	b.n	8009dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cf2:	d041      	beq.n	8009d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cf4:	f7fb fac6 	bl	8005284 <HAL_GetTick>
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	1ad3      	subs	r3, r2, r3
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d302      	bcc.n	8009d0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d136      	bne.n	8009d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	0c1b      	lsrs	r3, r3, #16
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d10c      	bne.n	8009d2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	43da      	mvns	r2, r3
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	4013      	ands	r3, r2
 8009d20:	b29b      	uxth	r3, r3
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	bf14      	ite	ne
 8009d26:	2301      	movne	r3, #1
 8009d28:	2300      	moveq	r3, #0
 8009d2a:	b2db      	uxtb	r3, r3
 8009d2c:	e00b      	b.n	8009d46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	699b      	ldr	r3, [r3, #24]
 8009d34:	43da      	mvns	r2, r3
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	4013      	ands	r3, r2
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	bf14      	ite	ne
 8009d40:	2301      	movne	r3, #1
 8009d42:	2300      	moveq	r3, #0
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d016      	beq.n	8009d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	2220      	movs	r2, #32
 8009d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d64:	f043 0220 	orr.w	r2, r3, #32
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009d74:	2301      	movs	r3, #1
 8009d76:	e021      	b.n	8009dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	0c1b      	lsrs	r3, r3, #16
 8009d7c:	b2db      	uxtb	r3, r3
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d10c      	bne.n	8009d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	695b      	ldr	r3, [r3, #20]
 8009d88:	43da      	mvns	r2, r3
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	4013      	ands	r3, r2
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	bf14      	ite	ne
 8009d94:	2301      	movne	r3, #1
 8009d96:	2300      	moveq	r3, #0
 8009d98:	b2db      	uxtb	r3, r3
 8009d9a:	e00b      	b.n	8009db4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	699b      	ldr	r3, [r3, #24]
 8009da2:	43da      	mvns	r2, r3
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	4013      	ands	r3, r2
 8009da8:	b29b      	uxth	r3, r3
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	bf14      	ite	ne
 8009dae:	2301      	movne	r3, #1
 8009db0:	2300      	moveq	r3, #0
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	f47f af6d 	bne.w	8009c94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b084      	sub	sp, #16
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	60f8      	str	r0, [r7, #12]
 8009dcc:	60b9      	str	r1, [r7, #8]
 8009dce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009dd0:	e034      	b.n	8009e3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f000 f8b8 	bl	8009f48 <I2C_IsAcknowledgeFailed>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d001      	beq.n	8009de2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009dde:	2301      	movs	r3, #1
 8009de0:	e034      	b.n	8009e4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009de8:	d028      	beq.n	8009e3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dea:	f7fb fa4b 	bl	8005284 <HAL_GetTick>
 8009dee:	4602      	mov	r2, r0
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	1ad3      	subs	r3, r2, r3
 8009df4:	68ba      	ldr	r2, [r7, #8]
 8009df6:	429a      	cmp	r2, r3
 8009df8:	d302      	bcc.n	8009e00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d11d      	bne.n	8009e3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	695b      	ldr	r3, [r3, #20]
 8009e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e0a:	2b80      	cmp	r3, #128	@ 0x80
 8009e0c:	d016      	beq.n	8009e3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2200      	movs	r2, #0
 8009e12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	2220      	movs	r2, #32
 8009e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e28:	f043 0220 	orr.w	r2, r3, #32
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e007      	b.n	8009e4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	695b      	ldr	r3, [r3, #20]
 8009e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e46:	2b80      	cmp	r3, #128	@ 0x80
 8009e48:	d1c3      	bne.n	8009dd2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3710      	adds	r7, #16
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}

08009e54 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	60f8      	str	r0, [r7, #12]
 8009e5c:	60b9      	str	r1, [r7, #8]
 8009e5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009e60:	e034      	b.n	8009ecc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009e62:	68f8      	ldr	r0, [r7, #12]
 8009e64:	f000 f870 	bl	8009f48 <I2C_IsAcknowledgeFailed>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d001      	beq.n	8009e72 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	e034      	b.n	8009edc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e78:	d028      	beq.n	8009ecc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e7a:	f7fb fa03 	bl	8005284 <HAL_GetTick>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	1ad3      	subs	r3, r2, r3
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	429a      	cmp	r2, r3
 8009e88:	d302      	bcc.n	8009e90 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d11d      	bne.n	8009ecc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	695b      	ldr	r3, [r3, #20]
 8009e96:	f003 0304 	and.w	r3, r3, #4
 8009e9a:	2b04      	cmp	r3, #4
 8009e9c:	d016      	beq.n	8009ecc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2220      	movs	r2, #32
 8009ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eb8:	f043 0220 	orr.w	r2, r3, #32
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009ec8:	2301      	movs	r3, #1
 8009eca:	e007      	b.n	8009edc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	695b      	ldr	r3, [r3, #20]
 8009ed2:	f003 0304 	and.w	r3, r3, #4
 8009ed6:	2b04      	cmp	r3, #4
 8009ed8:	d1c3      	bne.n	8009e62 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3710      	adds	r7, #16
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b085      	sub	sp, #20
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009eec:	2300      	movs	r3, #0
 8009eee:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8009ef0:	4b13      	ldr	r3, [pc, #76]	@ (8009f40 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	08db      	lsrs	r3, r3, #3
 8009ef6:	4a13      	ldr	r2, [pc, #76]	@ (8009f44 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8009ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8009efc:	0a1a      	lsrs	r2, r3, #8
 8009efe:	4613      	mov	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	4413      	add	r3, r2
 8009f04:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	3b01      	subs	r3, #1
 8009f0a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d107      	bne.n	8009f22 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f16:	f043 0220 	orr.w	r2, r3, #32
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	e008      	b.n	8009f34 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f30:	d0e9      	beq.n	8009f06 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009f32:	2300      	movs	r3, #0
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3714      	adds	r7, #20
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr
 8009f40:	200000f0 	.word	0x200000f0
 8009f44:	14f8b589 	.word	0x14f8b589

08009f48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	695b      	ldr	r3, [r3, #20]
 8009f56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009f5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f5e:	d11b      	bne.n	8009f98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009f68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2220      	movs	r2, #32
 8009f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f84:	f043 0204 	orr.w	r2, r3, #4
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009f94:	2301      	movs	r3, #1
 8009f96:	e000      	b.n	8009f9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009f98:	2300      	movs	r3, #0
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	370c      	adds	r7, #12
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr

08009fa6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009fa6:	b480      	push	{r7}
 8009fa8:	b083      	sub	sp, #12
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb2:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8009fb6:	d103      	bne.n	8009fc0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009fbe:	e007      	b.n	8009fd0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8009fc8:	d102      	bne.n	8009fd0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2208      	movs	r2, #8
 8009fce:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8009fd0:	bf00      	nop
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b086      	sub	sp, #24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d101      	bne.n	8009fee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009fea:	2301      	movs	r3, #1
 8009fec:	e267      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f003 0301 	and.w	r3, r3, #1
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d075      	beq.n	800a0e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8009ffa:	4b88      	ldr	r3, [pc, #544]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 8009ffc:	689b      	ldr	r3, [r3, #8]
 8009ffe:	f003 030c 	and.w	r3, r3, #12
 800a002:	2b04      	cmp	r3, #4
 800a004:	d00c      	beq.n	800a020 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a006:	4b85      	ldr	r3, [pc, #532]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a00e:	2b08      	cmp	r3, #8
 800a010:	d112      	bne.n	800a038 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a012:	4b82      	ldr	r3, [pc, #520]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a01a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a01e:	d10b      	bne.n	800a038 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a020:	4b7e      	ldr	r3, [pc, #504]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d05b      	beq.n	800a0e4 <HAL_RCC_OscConfig+0x108>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d157      	bne.n	800a0e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a034:	2301      	movs	r3, #1
 800a036:	e242      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a040:	d106      	bne.n	800a050 <HAL_RCC_OscConfig+0x74>
 800a042:	4b76      	ldr	r3, [pc, #472]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a75      	ldr	r2, [pc, #468]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a04c:	6013      	str	r3, [r2, #0]
 800a04e:	e01d      	b.n	800a08c <HAL_RCC_OscConfig+0xb0>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	685b      	ldr	r3, [r3, #4]
 800a054:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a058:	d10c      	bne.n	800a074 <HAL_RCC_OscConfig+0x98>
 800a05a:	4b70      	ldr	r3, [pc, #448]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a6f      	ldr	r2, [pc, #444]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a060:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a064:	6013      	str	r3, [r2, #0]
 800a066:	4b6d      	ldr	r3, [pc, #436]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4a6c      	ldr	r2, [pc, #432]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a06c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a070:	6013      	str	r3, [r2, #0]
 800a072:	e00b      	b.n	800a08c <HAL_RCC_OscConfig+0xb0>
 800a074:	4b69      	ldr	r3, [pc, #420]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4a68      	ldr	r2, [pc, #416]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a07a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a07e:	6013      	str	r3, [r2, #0]
 800a080:	4b66      	ldr	r3, [pc, #408]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	4a65      	ldr	r2, [pc, #404]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a08a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d013      	beq.n	800a0bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a094:	f7fb f8f6 	bl	8005284 <HAL_GetTick>
 800a098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a09a:	e008      	b.n	800a0ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a09c:	f7fb f8f2 	bl	8005284 <HAL_GetTick>
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	1ad3      	subs	r3, r2, r3
 800a0a6:	2b64      	cmp	r3, #100	@ 0x64
 800a0a8:	d901      	bls.n	800a0ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a0aa:	2303      	movs	r3, #3
 800a0ac:	e207      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a0ae:	4b5b      	ldr	r3, [pc, #364]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d0f0      	beq.n	800a09c <HAL_RCC_OscConfig+0xc0>
 800a0ba:	e014      	b.n	800a0e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0bc:	f7fb f8e2 	bl	8005284 <HAL_GetTick>
 800a0c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a0c2:	e008      	b.n	800a0d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a0c4:	f7fb f8de 	bl	8005284 <HAL_GetTick>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	1ad3      	subs	r3, r2, r3
 800a0ce:	2b64      	cmp	r3, #100	@ 0x64
 800a0d0:	d901      	bls.n	800a0d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a0d2:	2303      	movs	r3, #3
 800a0d4:	e1f3      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a0d6:	4b51      	ldr	r3, [pc, #324]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d1f0      	bne.n	800a0c4 <HAL_RCC_OscConfig+0xe8>
 800a0e2:	e000      	b.n	800a0e6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a0e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 0302 	and.w	r3, r3, #2
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d063      	beq.n	800a1ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a0f2:	4b4a      	ldr	r3, [pc, #296]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	f003 030c 	and.w	r3, r3, #12
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00b      	beq.n	800a116 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a0fe:	4b47      	ldr	r3, [pc, #284]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a106:	2b08      	cmp	r3, #8
 800a108:	d11c      	bne.n	800a144 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a10a:	4b44      	ldr	r3, [pc, #272]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a112:	2b00      	cmp	r3, #0
 800a114:	d116      	bne.n	800a144 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a116:	4b41      	ldr	r3, [pc, #260]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f003 0302 	and.w	r3, r3, #2
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d005      	beq.n	800a12e <HAL_RCC_OscConfig+0x152>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	68db      	ldr	r3, [r3, #12]
 800a126:	2b01      	cmp	r3, #1
 800a128:	d001      	beq.n	800a12e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a12a:	2301      	movs	r3, #1
 800a12c:	e1c7      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a12e:	4b3b      	ldr	r3, [pc, #236]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	691b      	ldr	r3, [r3, #16]
 800a13a:	00db      	lsls	r3, r3, #3
 800a13c:	4937      	ldr	r1, [pc, #220]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a13e:	4313      	orrs	r3, r2
 800a140:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a142:	e03a      	b.n	800a1ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	68db      	ldr	r3, [r3, #12]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d020      	beq.n	800a18e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a14c:	4b34      	ldr	r3, [pc, #208]	@ (800a220 <HAL_RCC_OscConfig+0x244>)
 800a14e:	2201      	movs	r2, #1
 800a150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a152:	f7fb f897 	bl	8005284 <HAL_GetTick>
 800a156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a158:	e008      	b.n	800a16c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a15a:	f7fb f893 	bl	8005284 <HAL_GetTick>
 800a15e:	4602      	mov	r2, r0
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	1ad3      	subs	r3, r2, r3
 800a164:	2b02      	cmp	r3, #2
 800a166:	d901      	bls.n	800a16c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a168:	2303      	movs	r3, #3
 800a16a:	e1a8      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a16c:	4b2b      	ldr	r3, [pc, #172]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f003 0302 	and.w	r3, r3, #2
 800a174:	2b00      	cmp	r3, #0
 800a176:	d0f0      	beq.n	800a15a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a178:	4b28      	ldr	r3, [pc, #160]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	691b      	ldr	r3, [r3, #16]
 800a184:	00db      	lsls	r3, r3, #3
 800a186:	4925      	ldr	r1, [pc, #148]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a188:	4313      	orrs	r3, r2
 800a18a:	600b      	str	r3, [r1, #0]
 800a18c:	e015      	b.n	800a1ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a18e:	4b24      	ldr	r3, [pc, #144]	@ (800a220 <HAL_RCC_OscConfig+0x244>)
 800a190:	2200      	movs	r2, #0
 800a192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a194:	f7fb f876 	bl	8005284 <HAL_GetTick>
 800a198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a19a:	e008      	b.n	800a1ae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a19c:	f7fb f872 	bl	8005284 <HAL_GetTick>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	1ad3      	subs	r3, r2, r3
 800a1a6:	2b02      	cmp	r3, #2
 800a1a8:	d901      	bls.n	800a1ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a1aa:	2303      	movs	r3, #3
 800a1ac:	e187      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a1ae:	4b1b      	ldr	r3, [pc, #108]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f003 0302 	and.w	r3, r3, #2
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d1f0      	bne.n	800a19c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f003 0308 	and.w	r3, r3, #8
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d036      	beq.n	800a234 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	695b      	ldr	r3, [r3, #20]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d016      	beq.n	800a1fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a1ce:	4b15      	ldr	r3, [pc, #84]	@ (800a224 <HAL_RCC_OscConfig+0x248>)
 800a1d0:	2201      	movs	r2, #1
 800a1d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1d4:	f7fb f856 	bl	8005284 <HAL_GetTick>
 800a1d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a1da:	e008      	b.n	800a1ee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a1dc:	f7fb f852 	bl	8005284 <HAL_GetTick>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	1ad3      	subs	r3, r2, r3
 800a1e6:	2b02      	cmp	r3, #2
 800a1e8:	d901      	bls.n	800a1ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	e167      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a1ee:	4b0b      	ldr	r3, [pc, #44]	@ (800a21c <HAL_RCC_OscConfig+0x240>)
 800a1f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1f2:	f003 0302 	and.w	r3, r3, #2
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d0f0      	beq.n	800a1dc <HAL_RCC_OscConfig+0x200>
 800a1fa:	e01b      	b.n	800a234 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a1fc:	4b09      	ldr	r3, [pc, #36]	@ (800a224 <HAL_RCC_OscConfig+0x248>)
 800a1fe:	2200      	movs	r2, #0
 800a200:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a202:	f7fb f83f 	bl	8005284 <HAL_GetTick>
 800a206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a208:	e00e      	b.n	800a228 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a20a:	f7fb f83b 	bl	8005284 <HAL_GetTick>
 800a20e:	4602      	mov	r2, r0
 800a210:	693b      	ldr	r3, [r7, #16]
 800a212:	1ad3      	subs	r3, r2, r3
 800a214:	2b02      	cmp	r3, #2
 800a216:	d907      	bls.n	800a228 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a218:	2303      	movs	r3, #3
 800a21a:	e150      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
 800a21c:	40023800 	.word	0x40023800
 800a220:	42470000 	.word	0x42470000
 800a224:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a228:	4b88      	ldr	r3, [pc, #544]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a22a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a22c:	f003 0302 	and.w	r3, r3, #2
 800a230:	2b00      	cmp	r3, #0
 800a232:	d1ea      	bne.n	800a20a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f003 0304 	and.w	r3, r3, #4
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 8097 	beq.w	800a370 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a242:	2300      	movs	r3, #0
 800a244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a246:	4b81      	ldr	r3, [pc, #516]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a24a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d10f      	bne.n	800a272 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a252:	2300      	movs	r3, #0
 800a254:	60bb      	str	r3, [r7, #8]
 800a256:	4b7d      	ldr	r3, [pc, #500]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a25a:	4a7c      	ldr	r2, [pc, #496]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a25c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a260:	6413      	str	r3, [r2, #64]	@ 0x40
 800a262:	4b7a      	ldr	r3, [pc, #488]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a26a:	60bb      	str	r3, [r7, #8]
 800a26c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a26e:	2301      	movs	r3, #1
 800a270:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a272:	4b77      	ldr	r3, [pc, #476]	@ (800a450 <HAL_RCC_OscConfig+0x474>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d118      	bne.n	800a2b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a27e:	4b74      	ldr	r3, [pc, #464]	@ (800a450 <HAL_RCC_OscConfig+0x474>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a73      	ldr	r2, [pc, #460]	@ (800a450 <HAL_RCC_OscConfig+0x474>)
 800a284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a28a:	f7fa fffb 	bl	8005284 <HAL_GetTick>
 800a28e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a290:	e008      	b.n	800a2a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a292:	f7fa fff7 	bl	8005284 <HAL_GetTick>
 800a296:	4602      	mov	r2, r0
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	1ad3      	subs	r3, r2, r3
 800a29c:	2b02      	cmp	r3, #2
 800a29e:	d901      	bls.n	800a2a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a2a0:	2303      	movs	r3, #3
 800a2a2:	e10c      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a2a4:	4b6a      	ldr	r3, [pc, #424]	@ (800a450 <HAL_RCC_OscConfig+0x474>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d0f0      	beq.n	800a292 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d106      	bne.n	800a2c6 <HAL_RCC_OscConfig+0x2ea>
 800a2b8:	4b64      	ldr	r3, [pc, #400]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2bc:	4a63      	ldr	r2, [pc, #396]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2be:	f043 0301 	orr.w	r3, r3, #1
 800a2c2:	6713      	str	r3, [r2, #112]	@ 0x70
 800a2c4:	e01c      	b.n	800a300 <HAL_RCC_OscConfig+0x324>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	689b      	ldr	r3, [r3, #8]
 800a2ca:	2b05      	cmp	r3, #5
 800a2cc:	d10c      	bne.n	800a2e8 <HAL_RCC_OscConfig+0x30c>
 800a2ce:	4b5f      	ldr	r3, [pc, #380]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2d2:	4a5e      	ldr	r2, [pc, #376]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2d4:	f043 0304 	orr.w	r3, r3, #4
 800a2d8:	6713      	str	r3, [r2, #112]	@ 0x70
 800a2da:	4b5c      	ldr	r3, [pc, #368]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2de:	4a5b      	ldr	r2, [pc, #364]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2e0:	f043 0301 	orr.w	r3, r3, #1
 800a2e4:	6713      	str	r3, [r2, #112]	@ 0x70
 800a2e6:	e00b      	b.n	800a300 <HAL_RCC_OscConfig+0x324>
 800a2e8:	4b58      	ldr	r3, [pc, #352]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2ec:	4a57      	ldr	r2, [pc, #348]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2ee:	f023 0301 	bic.w	r3, r3, #1
 800a2f2:	6713      	str	r3, [r2, #112]	@ 0x70
 800a2f4:	4b55      	ldr	r3, [pc, #340]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2f8:	4a54      	ldr	r2, [pc, #336]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a2fa:	f023 0304 	bic.w	r3, r3, #4
 800a2fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	689b      	ldr	r3, [r3, #8]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d015      	beq.n	800a334 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a308:	f7fa ffbc 	bl	8005284 <HAL_GetTick>
 800a30c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a30e:	e00a      	b.n	800a326 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a310:	f7fa ffb8 	bl	8005284 <HAL_GetTick>
 800a314:	4602      	mov	r2, r0
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	1ad3      	subs	r3, r2, r3
 800a31a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a31e:	4293      	cmp	r3, r2
 800a320:	d901      	bls.n	800a326 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a322:	2303      	movs	r3, #3
 800a324:	e0cb      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a326:	4b49      	ldr	r3, [pc, #292]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a32a:	f003 0302 	and.w	r3, r3, #2
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0ee      	beq.n	800a310 <HAL_RCC_OscConfig+0x334>
 800a332:	e014      	b.n	800a35e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a334:	f7fa ffa6 	bl	8005284 <HAL_GetTick>
 800a338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a33a:	e00a      	b.n	800a352 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a33c:	f7fa ffa2 	bl	8005284 <HAL_GetTick>
 800a340:	4602      	mov	r2, r0
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	1ad3      	subs	r3, r2, r3
 800a346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d901      	bls.n	800a352 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a34e:	2303      	movs	r3, #3
 800a350:	e0b5      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a352:	4b3e      	ldr	r3, [pc, #248]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a356:	f003 0302 	and.w	r3, r3, #2
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d1ee      	bne.n	800a33c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a35e:	7dfb      	ldrb	r3, [r7, #23]
 800a360:	2b01      	cmp	r3, #1
 800a362:	d105      	bne.n	800a370 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a364:	4b39      	ldr	r3, [pc, #228]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a368:	4a38      	ldr	r2, [pc, #224]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a36a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a36e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	699b      	ldr	r3, [r3, #24]
 800a374:	2b00      	cmp	r3, #0
 800a376:	f000 80a1 	beq.w	800a4bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a37a:	4b34      	ldr	r3, [pc, #208]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a37c:	689b      	ldr	r3, [r3, #8]
 800a37e:	f003 030c 	and.w	r3, r3, #12
 800a382:	2b08      	cmp	r3, #8
 800a384:	d05c      	beq.n	800a440 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	699b      	ldr	r3, [r3, #24]
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d141      	bne.n	800a412 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a38e:	4b31      	ldr	r3, [pc, #196]	@ (800a454 <HAL_RCC_OscConfig+0x478>)
 800a390:	2200      	movs	r2, #0
 800a392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a394:	f7fa ff76 	bl	8005284 <HAL_GetTick>
 800a398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a39a:	e008      	b.n	800a3ae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a39c:	f7fa ff72 	bl	8005284 <HAL_GetTick>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	2b02      	cmp	r3, #2
 800a3a8:	d901      	bls.n	800a3ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a3aa:	2303      	movs	r3, #3
 800a3ac:	e087      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3ae:	4b27      	ldr	r3, [pc, #156]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d1f0      	bne.n	800a39c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	69da      	ldr	r2, [r3, #28]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6a1b      	ldr	r3, [r3, #32]
 800a3c2:	431a      	orrs	r2, r3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3c8:	019b      	lsls	r3, r3, #6
 800a3ca:	431a      	orrs	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3d0:	085b      	lsrs	r3, r3, #1
 800a3d2:	3b01      	subs	r3, #1
 800a3d4:	041b      	lsls	r3, r3, #16
 800a3d6:	431a      	orrs	r2, r3
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3dc:	061b      	lsls	r3, r3, #24
 800a3de:	491b      	ldr	r1, [pc, #108]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a3e4:	4b1b      	ldr	r3, [pc, #108]	@ (800a454 <HAL_RCC_OscConfig+0x478>)
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3ea:	f7fa ff4b 	bl	8005284 <HAL_GetTick>
 800a3ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a3f0:	e008      	b.n	800a404 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3f2:	f7fa ff47 	bl	8005284 <HAL_GetTick>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	1ad3      	subs	r3, r2, r3
 800a3fc:	2b02      	cmp	r3, #2
 800a3fe:	d901      	bls.n	800a404 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a400:	2303      	movs	r3, #3
 800a402:	e05c      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a404:	4b11      	ldr	r3, [pc, #68]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d0f0      	beq.n	800a3f2 <HAL_RCC_OscConfig+0x416>
 800a410:	e054      	b.n	800a4bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a412:	4b10      	ldr	r3, [pc, #64]	@ (800a454 <HAL_RCC_OscConfig+0x478>)
 800a414:	2200      	movs	r2, #0
 800a416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a418:	f7fa ff34 	bl	8005284 <HAL_GetTick>
 800a41c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a41e:	e008      	b.n	800a432 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a420:	f7fa ff30 	bl	8005284 <HAL_GetTick>
 800a424:	4602      	mov	r2, r0
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	1ad3      	subs	r3, r2, r3
 800a42a:	2b02      	cmp	r3, #2
 800a42c:	d901      	bls.n	800a432 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e045      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a432:	4b06      	ldr	r3, [pc, #24]	@ (800a44c <HAL_RCC_OscConfig+0x470>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1f0      	bne.n	800a420 <HAL_RCC_OscConfig+0x444>
 800a43e:	e03d      	b.n	800a4bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	699b      	ldr	r3, [r3, #24]
 800a444:	2b01      	cmp	r3, #1
 800a446:	d107      	bne.n	800a458 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a448:	2301      	movs	r3, #1
 800a44a:	e038      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
 800a44c:	40023800 	.word	0x40023800
 800a450:	40007000 	.word	0x40007000
 800a454:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a458:	4b1b      	ldr	r3, [pc, #108]	@ (800a4c8 <HAL_RCC_OscConfig+0x4ec>)
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	699b      	ldr	r3, [r3, #24]
 800a462:	2b01      	cmp	r3, #1
 800a464:	d028      	beq.n	800a4b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a470:	429a      	cmp	r2, r3
 800a472:	d121      	bne.n	800a4b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a47e:	429a      	cmp	r2, r3
 800a480:	d11a      	bne.n	800a4b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a482:	68fa      	ldr	r2, [r7, #12]
 800a484:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a488:	4013      	ands	r3, r2
 800a48a:	687a      	ldr	r2, [r7, #4]
 800a48c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a48e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a490:	4293      	cmp	r3, r2
 800a492:	d111      	bne.n	800a4b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a49e:	085b      	lsrs	r3, r3, #1
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a4a4:	429a      	cmp	r2, r3
 800a4a6:	d107      	bne.n	800a4b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d001      	beq.n	800a4bc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	e000      	b.n	800a4be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a4bc:	2300      	movs	r3, #0
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	3718      	adds	r7, #24
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}
 800a4c6:	bf00      	nop
 800a4c8:	40023800 	.word	0x40023800

0800a4cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b084      	sub	sp, #16
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d101      	bne.n	800a4e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a4dc:	2301      	movs	r3, #1
 800a4de:	e0cc      	b.n	800a67a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a4e0:	4b68      	ldr	r3, [pc, #416]	@ (800a684 <HAL_RCC_ClockConfig+0x1b8>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f003 0307 	and.w	r3, r3, #7
 800a4e8:	683a      	ldr	r2, [r7, #0]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d90c      	bls.n	800a508 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a4ee:	4b65      	ldr	r3, [pc, #404]	@ (800a684 <HAL_RCC_ClockConfig+0x1b8>)
 800a4f0:	683a      	ldr	r2, [r7, #0]
 800a4f2:	b2d2      	uxtb	r2, r2
 800a4f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4f6:	4b63      	ldr	r3, [pc, #396]	@ (800a684 <HAL_RCC_ClockConfig+0x1b8>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f003 0307 	and.w	r3, r3, #7
 800a4fe:	683a      	ldr	r2, [r7, #0]
 800a500:	429a      	cmp	r2, r3
 800a502:	d001      	beq.n	800a508 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a504:	2301      	movs	r3, #1
 800a506:	e0b8      	b.n	800a67a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f003 0302 	and.w	r3, r3, #2
 800a510:	2b00      	cmp	r3, #0
 800a512:	d020      	beq.n	800a556 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f003 0304 	and.w	r3, r3, #4
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d005      	beq.n	800a52c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a520:	4b59      	ldr	r3, [pc, #356]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	4a58      	ldr	r2, [pc, #352]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a526:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a52a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f003 0308 	and.w	r3, r3, #8
 800a534:	2b00      	cmp	r3, #0
 800a536:	d005      	beq.n	800a544 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a538:	4b53      	ldr	r3, [pc, #332]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a53a:	689b      	ldr	r3, [r3, #8]
 800a53c:	4a52      	ldr	r2, [pc, #328]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a53e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a542:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a544:	4b50      	ldr	r3, [pc, #320]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a546:	689b      	ldr	r3, [r3, #8]
 800a548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	494d      	ldr	r1, [pc, #308]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a552:	4313      	orrs	r3, r2
 800a554:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f003 0301 	and.w	r3, r3, #1
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d044      	beq.n	800a5ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	2b01      	cmp	r3, #1
 800a568:	d107      	bne.n	800a57a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a56a:	4b47      	ldr	r3, [pc, #284]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a572:	2b00      	cmp	r3, #0
 800a574:	d119      	bne.n	800a5aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a576:	2301      	movs	r3, #1
 800a578:	e07f      	b.n	800a67a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	685b      	ldr	r3, [r3, #4]
 800a57e:	2b02      	cmp	r3, #2
 800a580:	d003      	beq.n	800a58a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a586:	2b03      	cmp	r3, #3
 800a588:	d107      	bne.n	800a59a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a58a:	4b3f      	ldr	r3, [pc, #252]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a592:	2b00      	cmp	r3, #0
 800a594:	d109      	bne.n	800a5aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a596:	2301      	movs	r3, #1
 800a598:	e06f      	b.n	800a67a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a59a:	4b3b      	ldr	r3, [pc, #236]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f003 0302 	and.w	r3, r3, #2
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d101      	bne.n	800a5aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e067      	b.n	800a67a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a5aa:	4b37      	ldr	r3, [pc, #220]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	f023 0203 	bic.w	r2, r3, #3
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	4934      	ldr	r1, [pc, #208]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a5bc:	f7fa fe62 	bl	8005284 <HAL_GetTick>
 800a5c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5c2:	e00a      	b.n	800a5da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a5c4:	f7fa fe5e 	bl	8005284 <HAL_GetTick>
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	1ad3      	subs	r3, r2, r3
 800a5ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d901      	bls.n	800a5da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e04f      	b.n	800a67a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5da:	4b2b      	ldr	r3, [pc, #172]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a5dc:	689b      	ldr	r3, [r3, #8]
 800a5de:	f003 020c 	and.w	r2, r3, #12
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	009b      	lsls	r3, r3, #2
 800a5e8:	429a      	cmp	r2, r3
 800a5ea:	d1eb      	bne.n	800a5c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a5ec:	4b25      	ldr	r3, [pc, #148]	@ (800a684 <HAL_RCC_ClockConfig+0x1b8>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f003 0307 	and.w	r3, r3, #7
 800a5f4:	683a      	ldr	r2, [r7, #0]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d20c      	bcs.n	800a614 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a5fa:	4b22      	ldr	r3, [pc, #136]	@ (800a684 <HAL_RCC_ClockConfig+0x1b8>)
 800a5fc:	683a      	ldr	r2, [r7, #0]
 800a5fe:	b2d2      	uxtb	r2, r2
 800a600:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a602:	4b20      	ldr	r3, [pc, #128]	@ (800a684 <HAL_RCC_ClockConfig+0x1b8>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f003 0307 	and.w	r3, r3, #7
 800a60a:	683a      	ldr	r2, [r7, #0]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d001      	beq.n	800a614 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a610:	2301      	movs	r3, #1
 800a612:	e032      	b.n	800a67a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f003 0304 	and.w	r3, r3, #4
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d008      	beq.n	800a632 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a620:	4b19      	ldr	r3, [pc, #100]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	68db      	ldr	r3, [r3, #12]
 800a62c:	4916      	ldr	r1, [pc, #88]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a62e:	4313      	orrs	r3, r2
 800a630:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f003 0308 	and.w	r3, r3, #8
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d009      	beq.n	800a652 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a63e:	4b12      	ldr	r3, [pc, #72]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	691b      	ldr	r3, [r3, #16]
 800a64a:	00db      	lsls	r3, r3, #3
 800a64c:	490e      	ldr	r1, [pc, #56]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a64e:	4313      	orrs	r3, r2
 800a650:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a652:	f000 f821 	bl	800a698 <HAL_RCC_GetSysClockFreq>
 800a656:	4602      	mov	r2, r0
 800a658:	4b0b      	ldr	r3, [pc, #44]	@ (800a688 <HAL_RCC_ClockConfig+0x1bc>)
 800a65a:	689b      	ldr	r3, [r3, #8]
 800a65c:	091b      	lsrs	r3, r3, #4
 800a65e:	f003 030f 	and.w	r3, r3, #15
 800a662:	490a      	ldr	r1, [pc, #40]	@ (800a68c <HAL_RCC_ClockConfig+0x1c0>)
 800a664:	5ccb      	ldrb	r3, [r1, r3]
 800a666:	fa22 f303 	lsr.w	r3, r2, r3
 800a66a:	4a09      	ldr	r2, [pc, #36]	@ (800a690 <HAL_RCC_ClockConfig+0x1c4>)
 800a66c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a66e:	4b09      	ldr	r3, [pc, #36]	@ (800a694 <HAL_RCC_ClockConfig+0x1c8>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	4618      	mov	r0, r3
 800a674:	f7fa fdc2 	bl	80051fc <HAL_InitTick>

  return HAL_OK;
 800a678:	2300      	movs	r3, #0
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3710      	adds	r7, #16
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}
 800a682:	bf00      	nop
 800a684:	40023c00 	.word	0x40023c00
 800a688:	40023800 	.word	0x40023800
 800a68c:	08011720 	.word	0x08011720
 800a690:	200000f0 	.word	0x200000f0
 800a694:	2000012c 	.word	0x2000012c

0800a698 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a69c:	b094      	sub	sp, #80	@ 0x50
 800a69e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a6b0:	4b79      	ldr	r3, [pc, #484]	@ (800a898 <HAL_RCC_GetSysClockFreq+0x200>)
 800a6b2:	689b      	ldr	r3, [r3, #8]
 800a6b4:	f003 030c 	and.w	r3, r3, #12
 800a6b8:	2b08      	cmp	r3, #8
 800a6ba:	d00d      	beq.n	800a6d8 <HAL_RCC_GetSysClockFreq+0x40>
 800a6bc:	2b08      	cmp	r3, #8
 800a6be:	f200 80e1 	bhi.w	800a884 <HAL_RCC_GetSysClockFreq+0x1ec>
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d002      	beq.n	800a6cc <HAL_RCC_GetSysClockFreq+0x34>
 800a6c6:	2b04      	cmp	r3, #4
 800a6c8:	d003      	beq.n	800a6d2 <HAL_RCC_GetSysClockFreq+0x3a>
 800a6ca:	e0db      	b.n	800a884 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a6cc:	4b73      	ldr	r3, [pc, #460]	@ (800a89c <HAL_RCC_GetSysClockFreq+0x204>)
 800a6ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a6d0:	e0db      	b.n	800a88a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a6d2:	4b73      	ldr	r3, [pc, #460]	@ (800a8a0 <HAL_RCC_GetSysClockFreq+0x208>)
 800a6d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a6d6:	e0d8      	b.n	800a88a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a6d8:	4b6f      	ldr	r3, [pc, #444]	@ (800a898 <HAL_RCC_GetSysClockFreq+0x200>)
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a6e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a6e2:	4b6d      	ldr	r3, [pc, #436]	@ (800a898 <HAL_RCC_GetSysClockFreq+0x200>)
 800a6e4:	685b      	ldr	r3, [r3, #4]
 800a6e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d063      	beq.n	800a7b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a6ee:	4b6a      	ldr	r3, [pc, #424]	@ (800a898 <HAL_RCC_GetSysClockFreq+0x200>)
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	099b      	lsrs	r3, r3, #6
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a700:	633b      	str	r3, [r7, #48]	@ 0x30
 800a702:	2300      	movs	r3, #0
 800a704:	637b      	str	r3, [r7, #52]	@ 0x34
 800a706:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800a70a:	4622      	mov	r2, r4
 800a70c:	462b      	mov	r3, r5
 800a70e:	f04f 0000 	mov.w	r0, #0
 800a712:	f04f 0100 	mov.w	r1, #0
 800a716:	0159      	lsls	r1, r3, #5
 800a718:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a71c:	0150      	lsls	r0, r2, #5
 800a71e:	4602      	mov	r2, r0
 800a720:	460b      	mov	r3, r1
 800a722:	4621      	mov	r1, r4
 800a724:	1a51      	subs	r1, r2, r1
 800a726:	6139      	str	r1, [r7, #16]
 800a728:	4629      	mov	r1, r5
 800a72a:	eb63 0301 	sbc.w	r3, r3, r1
 800a72e:	617b      	str	r3, [r7, #20]
 800a730:	f04f 0200 	mov.w	r2, #0
 800a734:	f04f 0300 	mov.w	r3, #0
 800a738:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a73c:	4659      	mov	r1, fp
 800a73e:	018b      	lsls	r3, r1, #6
 800a740:	4651      	mov	r1, sl
 800a742:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a746:	4651      	mov	r1, sl
 800a748:	018a      	lsls	r2, r1, #6
 800a74a:	4651      	mov	r1, sl
 800a74c:	ebb2 0801 	subs.w	r8, r2, r1
 800a750:	4659      	mov	r1, fp
 800a752:	eb63 0901 	sbc.w	r9, r3, r1
 800a756:	f04f 0200 	mov.w	r2, #0
 800a75a:	f04f 0300 	mov.w	r3, #0
 800a75e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a762:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a766:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a76a:	4690      	mov	r8, r2
 800a76c:	4699      	mov	r9, r3
 800a76e:	4623      	mov	r3, r4
 800a770:	eb18 0303 	adds.w	r3, r8, r3
 800a774:	60bb      	str	r3, [r7, #8]
 800a776:	462b      	mov	r3, r5
 800a778:	eb49 0303 	adc.w	r3, r9, r3
 800a77c:	60fb      	str	r3, [r7, #12]
 800a77e:	f04f 0200 	mov.w	r2, #0
 800a782:	f04f 0300 	mov.w	r3, #0
 800a786:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800a78a:	4629      	mov	r1, r5
 800a78c:	024b      	lsls	r3, r1, #9
 800a78e:	4621      	mov	r1, r4
 800a790:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800a794:	4621      	mov	r1, r4
 800a796:	024a      	lsls	r2, r1, #9
 800a798:	4610      	mov	r0, r2
 800a79a:	4619      	mov	r1, r3
 800a79c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a79e:	2200      	movs	r2, #0
 800a7a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a7a8:	f7f6 fa4e 	bl	8000c48 <__aeabi_uldivmod>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	4613      	mov	r3, r2
 800a7b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7b4:	e058      	b.n	800a868 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a7b6:	4b38      	ldr	r3, [pc, #224]	@ (800a898 <HAL_RCC_GetSysClockFreq+0x200>)
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	099b      	lsrs	r3, r3, #6
 800a7bc:	2200      	movs	r2, #0
 800a7be:	4618      	mov	r0, r3
 800a7c0:	4611      	mov	r1, r2
 800a7c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a7c6:	623b      	str	r3, [r7, #32]
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800a7d0:	4642      	mov	r2, r8
 800a7d2:	464b      	mov	r3, r9
 800a7d4:	f04f 0000 	mov.w	r0, #0
 800a7d8:	f04f 0100 	mov.w	r1, #0
 800a7dc:	0159      	lsls	r1, r3, #5
 800a7de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a7e2:	0150      	lsls	r0, r2, #5
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	4641      	mov	r1, r8
 800a7ea:	ebb2 0a01 	subs.w	sl, r2, r1
 800a7ee:	4649      	mov	r1, r9
 800a7f0:	eb63 0b01 	sbc.w	fp, r3, r1
 800a7f4:	f04f 0200 	mov.w	r2, #0
 800a7f8:	f04f 0300 	mov.w	r3, #0
 800a7fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800a800:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800a804:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800a808:	ebb2 040a 	subs.w	r4, r2, sl
 800a80c:	eb63 050b 	sbc.w	r5, r3, fp
 800a810:	f04f 0200 	mov.w	r2, #0
 800a814:	f04f 0300 	mov.w	r3, #0
 800a818:	00eb      	lsls	r3, r5, #3
 800a81a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a81e:	00e2      	lsls	r2, r4, #3
 800a820:	4614      	mov	r4, r2
 800a822:	461d      	mov	r5, r3
 800a824:	4643      	mov	r3, r8
 800a826:	18e3      	adds	r3, r4, r3
 800a828:	603b      	str	r3, [r7, #0]
 800a82a:	464b      	mov	r3, r9
 800a82c:	eb45 0303 	adc.w	r3, r5, r3
 800a830:	607b      	str	r3, [r7, #4]
 800a832:	f04f 0200 	mov.w	r2, #0
 800a836:	f04f 0300 	mov.w	r3, #0
 800a83a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a83e:	4629      	mov	r1, r5
 800a840:	028b      	lsls	r3, r1, #10
 800a842:	4621      	mov	r1, r4
 800a844:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a848:	4621      	mov	r1, r4
 800a84a:	028a      	lsls	r2, r1, #10
 800a84c:	4610      	mov	r0, r2
 800a84e:	4619      	mov	r1, r3
 800a850:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a852:	2200      	movs	r2, #0
 800a854:	61bb      	str	r3, [r7, #24]
 800a856:	61fa      	str	r2, [r7, #28]
 800a858:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a85c:	f7f6 f9f4 	bl	8000c48 <__aeabi_uldivmod>
 800a860:	4602      	mov	r2, r0
 800a862:	460b      	mov	r3, r1
 800a864:	4613      	mov	r3, r2
 800a866:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800a868:	4b0b      	ldr	r3, [pc, #44]	@ (800a898 <HAL_RCC_GetSysClockFreq+0x200>)
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	0c1b      	lsrs	r3, r3, #16
 800a86e:	f003 0303 	and.w	r3, r3, #3
 800a872:	3301      	adds	r3, #1
 800a874:	005b      	lsls	r3, r3, #1
 800a876:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800a878:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a87a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a87c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a880:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a882:	e002      	b.n	800a88a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a884:	4b05      	ldr	r3, [pc, #20]	@ (800a89c <HAL_RCC_GetSysClockFreq+0x204>)
 800a886:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a88a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3750      	adds	r7, #80	@ 0x50
 800a890:	46bd      	mov	sp, r7
 800a892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a896:	bf00      	nop
 800a898:	40023800 	.word	0x40023800
 800a89c:	00f42400 	.word	0x00f42400
 800a8a0:	007a1200 	.word	0x007a1200

0800a8a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a8a8:	4b03      	ldr	r3, [pc, #12]	@ (800a8b8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr
 800a8b6:	bf00      	nop
 800a8b8:	200000f0 	.word	0x200000f0

0800a8bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a8c0:	f7ff fff0 	bl	800a8a4 <HAL_RCC_GetHCLKFreq>
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	4b05      	ldr	r3, [pc, #20]	@ (800a8dc <HAL_RCC_GetPCLK1Freq+0x20>)
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	0a9b      	lsrs	r3, r3, #10
 800a8cc:	f003 0307 	and.w	r3, r3, #7
 800a8d0:	4903      	ldr	r1, [pc, #12]	@ (800a8e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a8d2:	5ccb      	ldrb	r3, [r1, r3]
 800a8d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	bd80      	pop	{r7, pc}
 800a8dc:	40023800 	.word	0x40023800
 800a8e0:	08011730 	.word	0x08011730

0800a8e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a8e8:	f7ff ffdc 	bl	800a8a4 <HAL_RCC_GetHCLKFreq>
 800a8ec:	4602      	mov	r2, r0
 800a8ee:	4b05      	ldr	r3, [pc, #20]	@ (800a904 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a8f0:	689b      	ldr	r3, [r3, #8]
 800a8f2:	0b5b      	lsrs	r3, r3, #13
 800a8f4:	f003 0307 	and.w	r3, r3, #7
 800a8f8:	4903      	ldr	r1, [pc, #12]	@ (800a908 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a8fa:	5ccb      	ldrb	r3, [r1, r3]
 800a8fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a900:	4618      	mov	r0, r3
 800a902:	bd80      	pop	{r7, pc}
 800a904:	40023800 	.word	0x40023800
 800a908:	08011730 	.word	0x08011730

0800a90c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b082      	sub	sp, #8
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d101      	bne.n	800a91e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a91a:	2301      	movs	r3, #1
 800a91c:	e07b      	b.n	800aa16 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a922:	2b00      	cmp	r3, #0
 800a924:	d108      	bne.n	800a938 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a92e:	d009      	beq.n	800a944 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	61da      	str	r2, [r3, #28]
 800a936:	e005      	b.n	800a944 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2200      	movs	r2, #0
 800a93c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2200      	movs	r2, #0
 800a942:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2200      	movs	r2, #0
 800a948:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a950:	b2db      	uxtb	r3, r3
 800a952:	2b00      	cmp	r3, #0
 800a954:	d106      	bne.n	800a964 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2200      	movs	r2, #0
 800a95a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f7f9 fc7a 	bl	8004258 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2202      	movs	r2, #2
 800a968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a97a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a98c:	431a      	orrs	r2, r3
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	68db      	ldr	r3, [r3, #12]
 800a992:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a996:	431a      	orrs	r2, r3
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	691b      	ldr	r3, [r3, #16]
 800a99c:	f003 0302 	and.w	r3, r3, #2
 800a9a0:	431a      	orrs	r2, r3
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	695b      	ldr	r3, [r3, #20]
 800a9a6:	f003 0301 	and.w	r3, r3, #1
 800a9aa:	431a      	orrs	r2, r3
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	699b      	ldr	r3, [r3, #24]
 800a9b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9b4:	431a      	orrs	r2, r3
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	69db      	ldr	r3, [r3, #28]
 800a9ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9be:	431a      	orrs	r2, r3
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	6a1b      	ldr	r3, [r3, #32]
 800a9c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9c8:	ea42 0103 	orr.w	r1, r2, r3
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	430a      	orrs	r2, r1
 800a9da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	699b      	ldr	r3, [r3, #24]
 800a9e0:	0c1b      	lsrs	r3, r3, #16
 800a9e2:	f003 0104 	and.w	r1, r3, #4
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ea:	f003 0210 	and.w	r2, r3, #16
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	430a      	orrs	r2, r1
 800a9f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	69da      	ldr	r2, [r3, #28]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800aa04:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2201      	movs	r2, #1
 800aa10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3708      	adds	r7, #8
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}

0800aa1e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800aa1e:	b580      	push	{r7, lr}
 800aa20:	b08a      	sub	sp, #40	@ 0x28
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	60f8      	str	r0, [r7, #12]
 800aa26:	60b9      	str	r1, [r7, #8]
 800aa28:	607a      	str	r2, [r7, #4]
 800aa2a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa30:	f7fa fc28 	bl	8005284 <HAL_GetTick>
 800aa34:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800aa3c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	685b      	ldr	r3, [r3, #4]
 800aa42:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800aa44:	887b      	ldrh	r3, [r7, #2]
 800aa46:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800aa48:	7ffb      	ldrb	r3, [r7, #31]
 800aa4a:	2b01      	cmp	r3, #1
 800aa4c:	d00c      	beq.n	800aa68 <HAL_SPI_TransmitReceive+0x4a>
 800aa4e:	69bb      	ldr	r3, [r7, #24]
 800aa50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa54:	d106      	bne.n	800aa64 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	689b      	ldr	r3, [r3, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d102      	bne.n	800aa64 <HAL_SPI_TransmitReceive+0x46>
 800aa5e:	7ffb      	ldrb	r3, [r7, #31]
 800aa60:	2b04      	cmp	r3, #4
 800aa62:	d001      	beq.n	800aa68 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800aa64:	2302      	movs	r3, #2
 800aa66:	e17f      	b.n	800ad68 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d005      	beq.n	800aa7a <HAL_SPI_TransmitReceive+0x5c>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d002      	beq.n	800aa7a <HAL_SPI_TransmitReceive+0x5c>
 800aa74:	887b      	ldrh	r3, [r7, #2]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d101      	bne.n	800aa7e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e174      	b.n	800ad68 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	d101      	bne.n	800aa8c <HAL_SPI_TransmitReceive+0x6e>
 800aa88:	2302      	movs	r3, #2
 800aa8a:	e16d      	b.n	800ad68 <HAL_SPI_TransmitReceive+0x34a>
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2201      	movs	r2, #1
 800aa90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800aa9a:	b2db      	uxtb	r3, r3
 800aa9c:	2b04      	cmp	r3, #4
 800aa9e:	d003      	beq.n	800aaa8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2205      	movs	r2, #5
 800aaa4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	687a      	ldr	r2, [r7, #4]
 800aab2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	887a      	ldrh	r2, [r7, #2]
 800aab8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	887a      	ldrh	r2, [r7, #2]
 800aabe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	887a      	ldrh	r2, [r7, #2]
 800aaca:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	887a      	ldrh	r2, [r7, #2]
 800aad0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2200      	movs	r2, #0
 800aadc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aae8:	2b40      	cmp	r3, #64	@ 0x40
 800aaea:	d007      	beq.n	800aafc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	681a      	ldr	r2, [r3, #0]
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aafa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	68db      	ldr	r3, [r3, #12]
 800ab00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab04:	d17e      	bne.n	800ac04 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	685b      	ldr	r3, [r3, #4]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d002      	beq.n	800ab14 <HAL_SPI_TransmitReceive+0xf6>
 800ab0e:	8afb      	ldrh	r3, [r7, #22]
 800ab10:	2b01      	cmp	r3, #1
 800ab12:	d16c      	bne.n	800abee <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab18:	881a      	ldrh	r2, [r3, #0]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab24:	1c9a      	adds	r2, r3, #2
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab2e:	b29b      	uxth	r3, r3
 800ab30:	3b01      	subs	r3, #1
 800ab32:	b29a      	uxth	r2, r3
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ab38:	e059      	b.n	800abee <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	f003 0302 	and.w	r3, r3, #2
 800ab44:	2b02      	cmp	r3, #2
 800ab46:	d11b      	bne.n	800ab80 <HAL_SPI_TransmitReceive+0x162>
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab4c:	b29b      	uxth	r3, r3
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d016      	beq.n	800ab80 <HAL_SPI_TransmitReceive+0x162>
 800ab52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d113      	bne.n	800ab80 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab5c:	881a      	ldrh	r2, [r3, #0]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab68:	1c9a      	adds	r2, r3, #2
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab72:	b29b      	uxth	r3, r3
 800ab74:	3b01      	subs	r3, #1
 800ab76:	b29a      	uxth	r2, r3
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	689b      	ldr	r3, [r3, #8]
 800ab86:	f003 0301 	and.w	r3, r3, #1
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d119      	bne.n	800abc2 <HAL_SPI_TransmitReceive+0x1a4>
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab92:	b29b      	uxth	r3, r3
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d014      	beq.n	800abc2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	68da      	ldr	r2, [r3, #12]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aba2:	b292      	uxth	r2, r2
 800aba4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abaa:	1c9a      	adds	r2, r3, #2
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abb4:	b29b      	uxth	r3, r3
 800abb6:	3b01      	subs	r3, #1
 800abb8:	b29a      	uxth	r2, r3
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800abbe:	2301      	movs	r3, #1
 800abc0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800abc2:	f7fa fb5f 	bl	8005284 <HAL_GetTick>
 800abc6:	4602      	mov	r2, r0
 800abc8:	6a3b      	ldr	r3, [r7, #32]
 800abca:	1ad3      	subs	r3, r2, r3
 800abcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abce:	429a      	cmp	r2, r3
 800abd0:	d80d      	bhi.n	800abee <HAL_SPI_TransmitReceive+0x1d0>
 800abd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abd8:	d009      	beq.n	800abee <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2201      	movs	r2, #1
 800abde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2200      	movs	r2, #0
 800abe6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800abea:	2303      	movs	r3, #3
 800abec:	e0bc      	b.n	800ad68 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d1a0      	bne.n	800ab3a <HAL_SPI_TransmitReceive+0x11c>
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abfc:	b29b      	uxth	r3, r3
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d19b      	bne.n	800ab3a <HAL_SPI_TransmitReceive+0x11c>
 800ac02:	e082      	b.n	800ad0a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d002      	beq.n	800ac12 <HAL_SPI_TransmitReceive+0x1f4>
 800ac0c:	8afb      	ldrh	r3, [r7, #22]
 800ac0e:	2b01      	cmp	r3, #1
 800ac10:	d171      	bne.n	800acf6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	330c      	adds	r3, #12
 800ac1c:	7812      	ldrb	r2, [r2, #0]
 800ac1e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac24:	1c5a      	adds	r2, r3, #1
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ac2e:	b29b      	uxth	r3, r3
 800ac30:	3b01      	subs	r3, #1
 800ac32:	b29a      	uxth	r2, r3
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ac38:	e05d      	b.n	800acf6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	689b      	ldr	r3, [r3, #8]
 800ac40:	f003 0302 	and.w	r3, r3, #2
 800ac44:	2b02      	cmp	r3, #2
 800ac46:	d11c      	bne.n	800ac82 <HAL_SPI_TransmitReceive+0x264>
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ac4c:	b29b      	uxth	r3, r3
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d017      	beq.n	800ac82 <HAL_SPI_TransmitReceive+0x264>
 800ac52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d114      	bne.n	800ac82 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	330c      	adds	r3, #12
 800ac62:	7812      	ldrb	r2, [r2, #0]
 800ac64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac6a:	1c5a      	adds	r2, r3, #1
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	3b01      	subs	r3, #1
 800ac78:	b29a      	uxth	r2, r3
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	f003 0301 	and.w	r3, r3, #1
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d119      	bne.n	800acc4 <HAL_SPI_TransmitReceive+0x2a6>
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac94:	b29b      	uxth	r3, r3
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d014      	beq.n	800acc4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	68da      	ldr	r2, [r3, #12]
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aca4:	b2d2      	uxtb	r2, r2
 800aca6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acac:	1c5a      	adds	r2, r3, #1
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800acb6:	b29b      	uxth	r3, r3
 800acb8:	3b01      	subs	r3, #1
 800acba:	b29a      	uxth	r2, r3
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800acc0:	2301      	movs	r3, #1
 800acc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800acc4:	f7fa fade 	bl	8005284 <HAL_GetTick>
 800acc8:	4602      	mov	r2, r0
 800acca:	6a3b      	ldr	r3, [r7, #32]
 800accc:	1ad3      	subs	r3, r2, r3
 800acce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800acd0:	429a      	cmp	r2, r3
 800acd2:	d803      	bhi.n	800acdc <HAL_SPI_TransmitReceive+0x2be>
 800acd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acda:	d102      	bne.n	800ace2 <HAL_SPI_TransmitReceive+0x2c4>
 800acdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d109      	bne.n	800acf6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2201      	movs	r2, #1
 800ace6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2200      	movs	r2, #0
 800acee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800acf2:	2303      	movs	r3, #3
 800acf4:	e038      	b.n	800ad68 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d19c      	bne.n	800ac3a <HAL_SPI_TransmitReceive+0x21c>
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d197      	bne.n	800ac3a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ad0a:	6a3a      	ldr	r2, [r7, #32]
 800ad0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ad0e:	68f8      	ldr	r0, [r7, #12]
 800ad10:	f000 f8b6 	bl	800ae80 <SPI_EndRxTxTransaction>
 800ad14:	4603      	mov	r3, r0
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d008      	beq.n	800ad2c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	2220      	movs	r2, #32
 800ad1e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	2200      	movs	r2, #0
 800ad24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e01d      	b.n	800ad68 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	689b      	ldr	r3, [r3, #8]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d10a      	bne.n	800ad4a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ad34:	2300      	movs	r3, #0
 800ad36:	613b      	str	r3, [r7, #16]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	68db      	ldr	r3, [r3, #12]
 800ad3e:	613b      	str	r3, [r7, #16]
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	689b      	ldr	r3, [r3, #8]
 800ad46:	613b      	str	r3, [r7, #16]
 800ad48:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	2201      	movs	r2, #1
 800ad4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2200      	movs	r2, #0
 800ad56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d001      	beq.n	800ad66 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800ad62:	2301      	movs	r3, #1
 800ad64:	e000      	b.n	800ad68 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800ad66:	2300      	movs	r3, #0
  }
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	3728      	adds	r7, #40	@ 0x28
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b088      	sub	sp, #32
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	60f8      	str	r0, [r7, #12]
 800ad78:	60b9      	str	r1, [r7, #8]
 800ad7a:	603b      	str	r3, [r7, #0]
 800ad7c:	4613      	mov	r3, r2
 800ad7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ad80:	f7fa fa80 	bl	8005284 <HAL_GetTick>
 800ad84:	4602      	mov	r2, r0
 800ad86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad88:	1a9b      	subs	r3, r3, r2
 800ad8a:	683a      	ldr	r2, [r7, #0]
 800ad8c:	4413      	add	r3, r2
 800ad8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ad90:	f7fa fa78 	bl	8005284 <HAL_GetTick>
 800ad94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ad96:	4b39      	ldr	r3, [pc, #228]	@ (800ae7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	015b      	lsls	r3, r3, #5
 800ad9c:	0d1b      	lsrs	r3, r3, #20
 800ad9e:	69fa      	ldr	r2, [r7, #28]
 800ada0:	fb02 f303 	mul.w	r3, r2, r3
 800ada4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ada6:	e055      	b.n	800ae54 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adae:	d051      	beq.n	800ae54 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800adb0:	f7fa fa68 	bl	8005284 <HAL_GetTick>
 800adb4:	4602      	mov	r2, r0
 800adb6:	69bb      	ldr	r3, [r7, #24]
 800adb8:	1ad3      	subs	r3, r2, r3
 800adba:	69fa      	ldr	r2, [r7, #28]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d902      	bls.n	800adc6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800adc0:	69fb      	ldr	r3, [r7, #28]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d13d      	bne.n	800ae42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	685a      	ldr	r2, [r3, #4]
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800add4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	685b      	ldr	r3, [r3, #4]
 800adda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800adde:	d111      	bne.n	800ae04 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ade8:	d004      	beq.n	800adf4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	689b      	ldr	r3, [r3, #8]
 800adee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adf2:	d107      	bne.n	800ae04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae0c:	d10f      	bne.n	800ae2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ae1c:	601a      	str	r2, [r3, #0]
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	681a      	ldr	r2, [r3, #0]
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ae2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	2201      	movs	r2, #1
 800ae32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800ae3e:	2303      	movs	r3, #3
 800ae40:	e018      	b.n	800ae74 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d102      	bne.n	800ae4e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	61fb      	str	r3, [r7, #28]
 800ae4c:	e002      	b.n	800ae54 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	3b01      	subs	r3, #1
 800ae52:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	689a      	ldr	r2, [r3, #8]
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	4013      	ands	r3, r2
 800ae5e:	68ba      	ldr	r2, [r7, #8]
 800ae60:	429a      	cmp	r2, r3
 800ae62:	bf0c      	ite	eq
 800ae64:	2301      	moveq	r3, #1
 800ae66:	2300      	movne	r3, #0
 800ae68:	b2db      	uxtb	r3, r3
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	79fb      	ldrb	r3, [r7, #7]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d19a      	bne.n	800ada8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800ae72:	2300      	movs	r3, #0
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3720      	adds	r7, #32
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}
 800ae7c:	200000f0 	.word	0x200000f0

0800ae80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b088      	sub	sp, #32
 800ae84:	af02      	add	r7, sp, #8
 800ae86:	60f8      	str	r0, [r7, #12]
 800ae88:	60b9      	str	r1, [r7, #8]
 800ae8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	9300      	str	r3, [sp, #0]
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	2201      	movs	r2, #1
 800ae94:	2102      	movs	r1, #2
 800ae96:	68f8      	ldr	r0, [r7, #12]
 800ae98:	f7ff ff6a 	bl	800ad70 <SPI_WaitFlagStateUntilTimeout>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d007      	beq.n	800aeb2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aea6:	f043 0220 	orr.w	r2, r3, #32
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800aeae:	2303      	movs	r3, #3
 800aeb0:	e032      	b.n	800af18 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aeb2:	4b1b      	ldr	r3, [pc, #108]	@ (800af20 <SPI_EndRxTxTransaction+0xa0>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	4a1b      	ldr	r2, [pc, #108]	@ (800af24 <SPI_EndRxTxTransaction+0xa4>)
 800aeb8:	fba2 2303 	umull	r2, r3, r2, r3
 800aebc:	0d5b      	lsrs	r3, r3, #21
 800aebe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800aec2:	fb02 f303 	mul.w	r3, r2, r3
 800aec6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aed0:	d112      	bne.n	800aef8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	9300      	str	r3, [sp, #0]
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	2200      	movs	r2, #0
 800aeda:	2180      	movs	r1, #128	@ 0x80
 800aedc:	68f8      	ldr	r0, [r7, #12]
 800aede:	f7ff ff47 	bl	800ad70 <SPI_WaitFlagStateUntilTimeout>
 800aee2:	4603      	mov	r3, r0
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d016      	beq.n	800af16 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeec:	f043 0220 	orr.w	r2, r3, #32
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800aef4:	2303      	movs	r3, #3
 800aef6:	e00f      	b.n	800af18 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00a      	beq.n	800af14 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	3b01      	subs	r3, #1
 800af02:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	689b      	ldr	r3, [r3, #8]
 800af0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af0e:	2b80      	cmp	r3, #128	@ 0x80
 800af10:	d0f2      	beq.n	800aef8 <SPI_EndRxTxTransaction+0x78>
 800af12:	e000      	b.n	800af16 <SPI_EndRxTxTransaction+0x96>
        break;
 800af14:	bf00      	nop
  }

  return HAL_OK;
 800af16:	2300      	movs	r3, #0
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3718      	adds	r7, #24
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}
 800af20:	200000f0 	.word	0x200000f0
 800af24:	165e9f81 	.word	0x165e9f81

0800af28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b082      	sub	sp, #8
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d101      	bne.n	800af3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800af36:	2301      	movs	r3, #1
 800af38:	e041      	b.n	800afbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af40:	b2db      	uxtb	r3, r3
 800af42:	2b00      	cmp	r3, #0
 800af44:	d106      	bne.n	800af54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2200      	movs	r2, #0
 800af4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f7f9 f9ea 	bl	8004328 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2202      	movs	r2, #2
 800af58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681a      	ldr	r2, [r3, #0]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	3304      	adds	r3, #4
 800af64:	4619      	mov	r1, r3
 800af66:	4610      	mov	r0, r2
 800af68:	f000 ff2e 	bl	800bdc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2201      	movs	r2, #1
 800af70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2201      	movs	r2, #1
 800af78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2201      	movs	r2, #1
 800af80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2201      	movs	r2, #1
 800af88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2201      	movs	r2, #1
 800af90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2201      	movs	r2, #1
 800af98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2201      	movs	r2, #1
 800afa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2201      	movs	r2, #1
 800afa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2201      	movs	r2, #1
 800afb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2201      	movs	r2, #1
 800afb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800afbc:	2300      	movs	r3, #0
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}
	...

0800afc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800afc8:	b480      	push	{r7}
 800afca:	b085      	sub	sp, #20
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800afd6:	b2db      	uxtb	r3, r3
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d001      	beq.n	800afe0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800afdc:	2301      	movs	r3, #1
 800afde:	e046      	b.n	800b06e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2202      	movs	r2, #2
 800afe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	4a23      	ldr	r2, [pc, #140]	@ (800b07c <HAL_TIM_Base_Start+0xb4>)
 800afee:	4293      	cmp	r3, r2
 800aff0:	d022      	beq.n	800b038 <HAL_TIM_Base_Start+0x70>
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800affa:	d01d      	beq.n	800b038 <HAL_TIM_Base_Start+0x70>
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a1f      	ldr	r2, [pc, #124]	@ (800b080 <HAL_TIM_Base_Start+0xb8>)
 800b002:	4293      	cmp	r3, r2
 800b004:	d018      	beq.n	800b038 <HAL_TIM_Base_Start+0x70>
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4a1e      	ldr	r2, [pc, #120]	@ (800b084 <HAL_TIM_Base_Start+0xbc>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d013      	beq.n	800b038 <HAL_TIM_Base_Start+0x70>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	4a1c      	ldr	r2, [pc, #112]	@ (800b088 <HAL_TIM_Base_Start+0xc0>)
 800b016:	4293      	cmp	r3, r2
 800b018:	d00e      	beq.n	800b038 <HAL_TIM_Base_Start+0x70>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a1b      	ldr	r2, [pc, #108]	@ (800b08c <HAL_TIM_Base_Start+0xc4>)
 800b020:	4293      	cmp	r3, r2
 800b022:	d009      	beq.n	800b038 <HAL_TIM_Base_Start+0x70>
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a19      	ldr	r2, [pc, #100]	@ (800b090 <HAL_TIM_Base_Start+0xc8>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d004      	beq.n	800b038 <HAL_TIM_Base_Start+0x70>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	4a18      	ldr	r2, [pc, #96]	@ (800b094 <HAL_TIM_Base_Start+0xcc>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d111      	bne.n	800b05c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	f003 0307 	and.w	r3, r3, #7
 800b042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2b06      	cmp	r3, #6
 800b048:	d010      	beq.n	800b06c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	681a      	ldr	r2, [r3, #0]
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f042 0201 	orr.w	r2, r2, #1
 800b058:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b05a:	e007      	b.n	800b06c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	681a      	ldr	r2, [r3, #0]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f042 0201 	orr.w	r2, r2, #1
 800b06a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b06c:	2300      	movs	r3, #0
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3714      	adds	r7, #20
 800b072:	46bd      	mov	sp, r7
 800b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b078:	4770      	bx	lr
 800b07a:	bf00      	nop
 800b07c:	40010000 	.word	0x40010000
 800b080:	40000400 	.word	0x40000400
 800b084:	40000800 	.word	0x40000800
 800b088:	40000c00 	.word	0x40000c00
 800b08c:	40010400 	.word	0x40010400
 800b090:	40014000 	.word	0x40014000
 800b094:	40001800 	.word	0x40001800

0800b098 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	6a1a      	ldr	r2, [r3, #32]
 800b0a6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b0aa:	4013      	ands	r3, r2
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d10f      	bne.n	800b0d0 <HAL_TIM_Base_Stop+0x38>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	6a1a      	ldr	r2, [r3, #32]
 800b0b6:	f240 4344 	movw	r3, #1092	@ 0x444
 800b0ba:	4013      	ands	r3, r2
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d107      	bne.n	800b0d0 <HAL_TIM_Base_Stop+0x38>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	681a      	ldr	r2, [r3, #0]
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f022 0201 	bic.w	r2, r2, #1
 800b0ce:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b0d8:	2300      	movs	r3, #0
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	370c      	adds	r7, #12
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr
	...

0800b0e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b085      	sub	sp, #20
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d001      	beq.n	800b100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	e04e      	b.n	800b19e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2202      	movs	r2, #2
 800b104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	68da      	ldr	r2, [r3, #12]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f042 0201 	orr.w	r2, r2, #1
 800b116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a23      	ldr	r2, [pc, #140]	@ (800b1ac <HAL_TIM_Base_Start_IT+0xc4>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d022      	beq.n	800b168 <HAL_TIM_Base_Start_IT+0x80>
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b12a:	d01d      	beq.n	800b168 <HAL_TIM_Base_Start_IT+0x80>
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4a1f      	ldr	r2, [pc, #124]	@ (800b1b0 <HAL_TIM_Base_Start_IT+0xc8>)
 800b132:	4293      	cmp	r3, r2
 800b134:	d018      	beq.n	800b168 <HAL_TIM_Base_Start_IT+0x80>
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4a1e      	ldr	r2, [pc, #120]	@ (800b1b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d013      	beq.n	800b168 <HAL_TIM_Base_Start_IT+0x80>
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4a1c      	ldr	r2, [pc, #112]	@ (800b1b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d00e      	beq.n	800b168 <HAL_TIM_Base_Start_IT+0x80>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	4a1b      	ldr	r2, [pc, #108]	@ (800b1bc <HAL_TIM_Base_Start_IT+0xd4>)
 800b150:	4293      	cmp	r3, r2
 800b152:	d009      	beq.n	800b168 <HAL_TIM_Base_Start_IT+0x80>
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	4a19      	ldr	r2, [pc, #100]	@ (800b1c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	d004      	beq.n	800b168 <HAL_TIM_Base_Start_IT+0x80>
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	4a18      	ldr	r2, [pc, #96]	@ (800b1c4 <HAL_TIM_Base_Start_IT+0xdc>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d111      	bne.n	800b18c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	689b      	ldr	r3, [r3, #8]
 800b16e:	f003 0307 	and.w	r3, r3, #7
 800b172:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	2b06      	cmp	r3, #6
 800b178:	d010      	beq.n	800b19c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	681a      	ldr	r2, [r3, #0]
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f042 0201 	orr.w	r2, r2, #1
 800b188:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b18a:	e007      	b.n	800b19c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	681a      	ldr	r2, [r3, #0]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f042 0201 	orr.w	r2, r2, #1
 800b19a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3714      	adds	r7, #20
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	40010000 	.word	0x40010000
 800b1b0:	40000400 	.word	0x40000400
 800b1b4:	40000800 	.word	0x40000800
 800b1b8:	40000c00 	.word	0x40000c00
 800b1bc:	40010400 	.word	0x40010400
 800b1c0:	40014000 	.word	0x40014000
 800b1c4:	40001800 	.word	0x40001800

0800b1c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b082      	sub	sp, #8
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d101      	bne.n	800b1da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e041      	b.n	800b25e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b1e0:	b2db      	uxtb	r3, r3
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d106      	bne.n	800b1f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 f839 	bl	800b266 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2202      	movs	r2, #2
 800b1f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681a      	ldr	r2, [r3, #0]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	3304      	adds	r3, #4
 800b204:	4619      	mov	r1, r3
 800b206:	4610      	mov	r0, r2
 800b208:	f000 fdde 	bl	800bdc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2201      	movs	r2, #1
 800b210:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2201      	movs	r2, #1
 800b218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2201      	movs	r2, #1
 800b220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2201      	movs	r2, #1
 800b228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2201      	movs	r2, #1
 800b230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2201      	movs	r2, #1
 800b238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2201      	movs	r2, #1
 800b240:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2201      	movs	r2, #1
 800b248:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2201      	movs	r2, #1
 800b250:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2201      	movs	r2, #1
 800b258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b25c:	2300      	movs	r3, #0
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3708      	adds	r7, #8
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}

0800b266 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b266:	b480      	push	{r7}
 800b268:	b083      	sub	sp, #12
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b26e:	bf00      	nop
 800b270:	370c      	adds	r7, #12
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr

0800b27a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b27a:	b580      	push	{r7, lr}
 800b27c:	b082      	sub	sp, #8
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d101      	bne.n	800b28c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b288:	2301      	movs	r3, #1
 800b28a:	e041      	b.n	800b310 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b292:	b2db      	uxtb	r3, r3
 800b294:	2b00      	cmp	r3, #0
 800b296:	d106      	bne.n	800b2a6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2200      	movs	r2, #0
 800b29c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f000 f839 	bl	800b318 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2202      	movs	r2, #2
 800b2aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681a      	ldr	r2, [r3, #0]
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	3304      	adds	r3, #4
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	4610      	mov	r0, r2
 800b2ba:	f000 fd85 	bl	800bdc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2201      	movs	r2, #1
 800b2ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2201      	movs	r2, #1
 800b2da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2201      	movs	r2, #1
 800b2ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2201      	movs	r2, #1
 800b2f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2201      	movs	r2, #1
 800b2fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2201      	movs	r2, #1
 800b302:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2201      	movs	r2, #1
 800b30a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b30e:	2300      	movs	r3, #0
}
 800b310:	4618      	mov	r0, r3
 800b312:	3708      	adds	r7, #8
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800b318:	b480      	push	{r7}
 800b31a:	b083      	sub	sp, #12
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800b320:	bf00      	nop
 800b322:	370c      	adds	r7, #12
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b336:	2300      	movs	r3, #0
 800b338:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d104      	bne.n	800b34a <HAL_TIM_IC_Start_IT+0x1e>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b346:	b2db      	uxtb	r3, r3
 800b348:	e013      	b.n	800b372 <HAL_TIM_IC_Start_IT+0x46>
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	2b04      	cmp	r3, #4
 800b34e:	d104      	bne.n	800b35a <HAL_TIM_IC_Start_IT+0x2e>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b356:	b2db      	uxtb	r3, r3
 800b358:	e00b      	b.n	800b372 <HAL_TIM_IC_Start_IT+0x46>
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	2b08      	cmp	r3, #8
 800b35e:	d104      	bne.n	800b36a <HAL_TIM_IC_Start_IT+0x3e>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b366:	b2db      	uxtb	r3, r3
 800b368:	e003      	b.n	800b372 <HAL_TIM_IC_Start_IT+0x46>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b370:	b2db      	uxtb	r3, r3
 800b372:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d104      	bne.n	800b384 <HAL_TIM_IC_Start_IT+0x58>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b380:	b2db      	uxtb	r3, r3
 800b382:	e013      	b.n	800b3ac <HAL_TIM_IC_Start_IT+0x80>
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	2b04      	cmp	r3, #4
 800b388:	d104      	bne.n	800b394 <HAL_TIM_IC_Start_IT+0x68>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b390:	b2db      	uxtb	r3, r3
 800b392:	e00b      	b.n	800b3ac <HAL_TIM_IC_Start_IT+0x80>
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	2b08      	cmp	r3, #8
 800b398:	d104      	bne.n	800b3a4 <HAL_TIM_IC_Start_IT+0x78>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b3a0:	b2db      	uxtb	r3, r3
 800b3a2:	e003      	b.n	800b3ac <HAL_TIM_IC_Start_IT+0x80>
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800b3ae:	7bbb      	ldrb	r3, [r7, #14]
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d102      	bne.n	800b3ba <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800b3b4:	7b7b      	ldrb	r3, [r7, #13]
 800b3b6:	2b01      	cmp	r3, #1
 800b3b8:	d001      	beq.n	800b3be <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	e0cc      	b.n	800b558 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d104      	bne.n	800b3ce <HAL_TIM_IC_Start_IT+0xa2>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2202      	movs	r2, #2
 800b3c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b3cc:	e013      	b.n	800b3f6 <HAL_TIM_IC_Start_IT+0xca>
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	2b04      	cmp	r3, #4
 800b3d2:	d104      	bne.n	800b3de <HAL_TIM_IC_Start_IT+0xb2>
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2202      	movs	r2, #2
 800b3d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b3dc:	e00b      	b.n	800b3f6 <HAL_TIM_IC_Start_IT+0xca>
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	2b08      	cmp	r3, #8
 800b3e2:	d104      	bne.n	800b3ee <HAL_TIM_IC_Start_IT+0xc2>
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2202      	movs	r2, #2
 800b3e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b3ec:	e003      	b.n	800b3f6 <HAL_TIM_IC_Start_IT+0xca>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2202      	movs	r2, #2
 800b3f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d104      	bne.n	800b406 <HAL_TIM_IC_Start_IT+0xda>
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2202      	movs	r2, #2
 800b400:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b404:	e013      	b.n	800b42e <HAL_TIM_IC_Start_IT+0x102>
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	2b04      	cmp	r3, #4
 800b40a:	d104      	bne.n	800b416 <HAL_TIM_IC_Start_IT+0xea>
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2202      	movs	r2, #2
 800b410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b414:	e00b      	b.n	800b42e <HAL_TIM_IC_Start_IT+0x102>
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	2b08      	cmp	r3, #8
 800b41a:	d104      	bne.n	800b426 <HAL_TIM_IC_Start_IT+0xfa>
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2202      	movs	r2, #2
 800b420:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b424:	e003      	b.n	800b42e <HAL_TIM_IC_Start_IT+0x102>
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2202      	movs	r2, #2
 800b42a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	2b0c      	cmp	r3, #12
 800b432:	d841      	bhi.n	800b4b8 <HAL_TIM_IC_Start_IT+0x18c>
 800b434:	a201      	add	r2, pc, #4	@ (adr r2, 800b43c <HAL_TIM_IC_Start_IT+0x110>)
 800b436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b43a:	bf00      	nop
 800b43c:	0800b471 	.word	0x0800b471
 800b440:	0800b4b9 	.word	0x0800b4b9
 800b444:	0800b4b9 	.word	0x0800b4b9
 800b448:	0800b4b9 	.word	0x0800b4b9
 800b44c:	0800b483 	.word	0x0800b483
 800b450:	0800b4b9 	.word	0x0800b4b9
 800b454:	0800b4b9 	.word	0x0800b4b9
 800b458:	0800b4b9 	.word	0x0800b4b9
 800b45c:	0800b495 	.word	0x0800b495
 800b460:	0800b4b9 	.word	0x0800b4b9
 800b464:	0800b4b9 	.word	0x0800b4b9
 800b468:	0800b4b9 	.word	0x0800b4b9
 800b46c:	0800b4a7 	.word	0x0800b4a7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	68da      	ldr	r2, [r3, #12]
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f042 0202 	orr.w	r2, r2, #2
 800b47e:	60da      	str	r2, [r3, #12]
      break;
 800b480:	e01d      	b.n	800b4be <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	68da      	ldr	r2, [r3, #12]
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f042 0204 	orr.w	r2, r2, #4
 800b490:	60da      	str	r2, [r3, #12]
      break;
 800b492:	e014      	b.n	800b4be <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	68da      	ldr	r2, [r3, #12]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f042 0208 	orr.w	r2, r2, #8
 800b4a2:	60da      	str	r2, [r3, #12]
      break;
 800b4a4:	e00b      	b.n	800b4be <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	68da      	ldr	r2, [r3, #12]
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f042 0210 	orr.w	r2, r2, #16
 800b4b4:	60da      	str	r2, [r3, #12]
      break;
 800b4b6:	e002      	b.n	800b4be <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	73fb      	strb	r3, [r7, #15]
      break;
 800b4bc:	bf00      	nop
  }

  if (status == HAL_OK)
 800b4be:	7bfb      	ldrb	r3, [r7, #15]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d148      	bne.n	800b556 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	6839      	ldr	r1, [r7, #0]
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f001 f895 	bl	800c5fc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4a22      	ldr	r2, [pc, #136]	@ (800b560 <HAL_TIM_IC_Start_IT+0x234>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d022      	beq.n	800b522 <HAL_TIM_IC_Start_IT+0x1f6>
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4e4:	d01d      	beq.n	800b522 <HAL_TIM_IC_Start_IT+0x1f6>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4a1e      	ldr	r2, [pc, #120]	@ (800b564 <HAL_TIM_IC_Start_IT+0x238>)
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	d018      	beq.n	800b522 <HAL_TIM_IC_Start_IT+0x1f6>
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4a1c      	ldr	r2, [pc, #112]	@ (800b568 <HAL_TIM_IC_Start_IT+0x23c>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	d013      	beq.n	800b522 <HAL_TIM_IC_Start_IT+0x1f6>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	4a1b      	ldr	r2, [pc, #108]	@ (800b56c <HAL_TIM_IC_Start_IT+0x240>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d00e      	beq.n	800b522 <HAL_TIM_IC_Start_IT+0x1f6>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	4a19      	ldr	r2, [pc, #100]	@ (800b570 <HAL_TIM_IC_Start_IT+0x244>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d009      	beq.n	800b522 <HAL_TIM_IC_Start_IT+0x1f6>
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	4a18      	ldr	r2, [pc, #96]	@ (800b574 <HAL_TIM_IC_Start_IT+0x248>)
 800b514:	4293      	cmp	r3, r2
 800b516:	d004      	beq.n	800b522 <HAL_TIM_IC_Start_IT+0x1f6>
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4a16      	ldr	r2, [pc, #88]	@ (800b578 <HAL_TIM_IC_Start_IT+0x24c>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d111      	bne.n	800b546 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	689b      	ldr	r3, [r3, #8]
 800b528:	f003 0307 	and.w	r3, r3, #7
 800b52c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	2b06      	cmp	r3, #6
 800b532:	d010      	beq.n	800b556 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	681a      	ldr	r2, [r3, #0]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f042 0201 	orr.w	r2, r2, #1
 800b542:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b544:	e007      	b.n	800b556 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	681a      	ldr	r2, [r3, #0]
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f042 0201 	orr.w	r2, r2, #1
 800b554:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800b556:	7bfb      	ldrb	r3, [r7, #15]
}
 800b558:	4618      	mov	r0, r3
 800b55a:	3710      	adds	r7, #16
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}
 800b560:	40010000 	.word	0x40010000
 800b564:	40000400 	.word	0x40000400
 800b568:	40000800 	.word	0x40000800
 800b56c:	40000c00 	.word	0x40000c00
 800b570:	40010400 	.word	0x40010400
 800b574:	40014000 	.word	0x40014000
 800b578:	40001800 	.word	0x40001800

0800b57c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b084      	sub	sp, #16
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
 800b584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b586:	2300      	movs	r3, #0
 800b588:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	2b0c      	cmp	r3, #12
 800b58e:	d841      	bhi.n	800b614 <HAL_TIM_IC_Stop_IT+0x98>
 800b590:	a201      	add	r2, pc, #4	@ (adr r2, 800b598 <HAL_TIM_IC_Stop_IT+0x1c>)
 800b592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b596:	bf00      	nop
 800b598:	0800b5cd 	.word	0x0800b5cd
 800b59c:	0800b615 	.word	0x0800b615
 800b5a0:	0800b615 	.word	0x0800b615
 800b5a4:	0800b615 	.word	0x0800b615
 800b5a8:	0800b5df 	.word	0x0800b5df
 800b5ac:	0800b615 	.word	0x0800b615
 800b5b0:	0800b615 	.word	0x0800b615
 800b5b4:	0800b615 	.word	0x0800b615
 800b5b8:	0800b5f1 	.word	0x0800b5f1
 800b5bc:	0800b615 	.word	0x0800b615
 800b5c0:	0800b615 	.word	0x0800b615
 800b5c4:	0800b615 	.word	0x0800b615
 800b5c8:	0800b603 	.word	0x0800b603
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	68da      	ldr	r2, [r3, #12]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f022 0202 	bic.w	r2, r2, #2
 800b5da:	60da      	str	r2, [r3, #12]
      break;
 800b5dc:	e01d      	b.n	800b61a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	68da      	ldr	r2, [r3, #12]
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f022 0204 	bic.w	r2, r2, #4
 800b5ec:	60da      	str	r2, [r3, #12]
      break;
 800b5ee:	e014      	b.n	800b61a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	68da      	ldr	r2, [r3, #12]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f022 0208 	bic.w	r2, r2, #8
 800b5fe:	60da      	str	r2, [r3, #12]
      break;
 800b600:	e00b      	b.n	800b61a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	68da      	ldr	r2, [r3, #12]
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f022 0210 	bic.w	r2, r2, #16
 800b610:	60da      	str	r2, [r3, #12]
      break;
 800b612:	e002      	b.n	800b61a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800b614:	2301      	movs	r3, #1
 800b616:	73fb      	strb	r3, [r7, #15]
      break;
 800b618:	bf00      	nop
  }

  if (status == HAL_OK)
 800b61a:	7bfb      	ldrb	r3, [r7, #15]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d156      	bne.n	800b6ce <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2200      	movs	r2, #0
 800b626:	6839      	ldr	r1, [r7, #0]
 800b628:	4618      	mov	r0, r3
 800b62a:	f000 ffe7 	bl	800c5fc <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	6a1a      	ldr	r2, [r3, #32]
 800b634:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b638:	4013      	ands	r3, r2
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d10f      	bne.n	800b65e <HAL_TIM_IC_Stop_IT+0xe2>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	6a1a      	ldr	r2, [r3, #32]
 800b644:	f240 4344 	movw	r3, #1092	@ 0x444
 800b648:	4013      	ands	r3, r2
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d107      	bne.n	800b65e <HAL_TIM_IC_Stop_IT+0xe2>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	681a      	ldr	r2, [r3, #0]
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f022 0201 	bic.w	r2, r2, #1
 800b65c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d104      	bne.n	800b66e <HAL_TIM_IC_Stop_IT+0xf2>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2201      	movs	r2, #1
 800b668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b66c:	e013      	b.n	800b696 <HAL_TIM_IC_Stop_IT+0x11a>
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	2b04      	cmp	r3, #4
 800b672:	d104      	bne.n	800b67e <HAL_TIM_IC_Stop_IT+0x102>
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2201      	movs	r2, #1
 800b678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b67c:	e00b      	b.n	800b696 <HAL_TIM_IC_Stop_IT+0x11a>
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	2b08      	cmp	r3, #8
 800b682:	d104      	bne.n	800b68e <HAL_TIM_IC_Stop_IT+0x112>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2201      	movs	r2, #1
 800b688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b68c:	e003      	b.n	800b696 <HAL_TIM_IC_Stop_IT+0x11a>
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2201      	movs	r2, #1
 800b692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d104      	bne.n	800b6a6 <HAL_TIM_IC_Stop_IT+0x12a>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2201      	movs	r2, #1
 800b6a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b6a4:	e013      	b.n	800b6ce <HAL_TIM_IC_Stop_IT+0x152>
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	2b04      	cmp	r3, #4
 800b6aa:	d104      	bne.n	800b6b6 <HAL_TIM_IC_Stop_IT+0x13a>
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b6b4:	e00b      	b.n	800b6ce <HAL_TIM_IC_Stop_IT+0x152>
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	2b08      	cmp	r3, #8
 800b6ba:	d104      	bne.n	800b6c6 <HAL_TIM_IC_Stop_IT+0x14a>
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2201      	movs	r2, #1
 800b6c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6c4:	e003      	b.n	800b6ce <HAL_TIM_IC_Stop_IT+0x152>
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800b6ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3710      	adds	r7, #16
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b084      	sub	sp, #16
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	691b      	ldr	r3, [r3, #16]
 800b6ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	f003 0302 	and.w	r3, r3, #2
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d020      	beq.n	800b73c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	f003 0302 	and.w	r3, r3, #2
 800b700:	2b00      	cmp	r3, #0
 800b702:	d01b      	beq.n	800b73c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f06f 0202 	mvn.w	r2, #2
 800b70c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2201      	movs	r2, #1
 800b712:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	699b      	ldr	r3, [r3, #24]
 800b71a:	f003 0303 	and.w	r3, r3, #3
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d003      	beq.n	800b72a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f7f9 fabc 	bl	8004ca0 <HAL_TIM_IC_CaptureCallback>
 800b728:	e005      	b.n	800b736 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b72a:	6878      	ldr	r0, [r7, #4]
 800b72c:	f000 fb2e 	bl	800bd8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b730:	6878      	ldr	r0, [r7, #4]
 800b732:	f000 fb35 	bl	800bda0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2200      	movs	r2, #0
 800b73a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	f003 0304 	and.w	r3, r3, #4
 800b742:	2b00      	cmp	r3, #0
 800b744:	d020      	beq.n	800b788 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f003 0304 	and.w	r3, r3, #4
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d01b      	beq.n	800b788 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	f06f 0204 	mvn.w	r2, #4
 800b758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2202      	movs	r2, #2
 800b75e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	699b      	ldr	r3, [r3, #24]
 800b766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d003      	beq.n	800b776 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f7f9 fa96 	bl	8004ca0 <HAL_TIM_IC_CaptureCallback>
 800b774:	e005      	b.n	800b782 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	f000 fb08 	bl	800bd8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f000 fb0f 	bl	800bda0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2200      	movs	r2, #0
 800b786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	f003 0308 	and.w	r3, r3, #8
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d020      	beq.n	800b7d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	f003 0308 	and.w	r3, r3, #8
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d01b      	beq.n	800b7d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f06f 0208 	mvn.w	r2, #8
 800b7a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2204      	movs	r2, #4
 800b7aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	69db      	ldr	r3, [r3, #28]
 800b7b2:	f003 0303 	and.w	r3, r3, #3
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d003      	beq.n	800b7c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f7f9 fa70 	bl	8004ca0 <HAL_TIM_IC_CaptureCallback>
 800b7c0:	e005      	b.n	800b7ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f000 fae2 	bl	800bd8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	f000 fae9 	bl	800bda0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	f003 0310 	and.w	r3, r3, #16
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d020      	beq.n	800b820 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	f003 0310 	and.w	r3, r3, #16
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d01b      	beq.n	800b820 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f06f 0210 	mvn.w	r2, #16
 800b7f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2208      	movs	r2, #8
 800b7f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	69db      	ldr	r3, [r3, #28]
 800b7fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b802:	2b00      	cmp	r3, #0
 800b804:	d003      	beq.n	800b80e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f7f9 fa4a 	bl	8004ca0 <HAL_TIM_IC_CaptureCallback>
 800b80c:	e005      	b.n	800b81a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f000 fabc 	bl	800bd8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	f000 fac3 	bl	800bda0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2200      	movs	r2, #0
 800b81e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	f003 0301 	and.w	r3, r3, #1
 800b826:	2b00      	cmp	r3, #0
 800b828:	d00c      	beq.n	800b844 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	f003 0301 	and.w	r3, r3, #1
 800b830:	2b00      	cmp	r3, #0
 800b832:	d007      	beq.n	800b844 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f06f 0201 	mvn.w	r2, #1
 800b83c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f7f7 f8bc 	bl	80029bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b844:	68bb      	ldr	r3, [r7, #8]
 800b846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00c      	beq.n	800b868 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b854:	2b00      	cmp	r3, #0
 800b856:	d007      	beq.n	800b868 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f000 ffc8 	bl	800c7f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d00c      	beq.n	800b88c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d007      	beq.n	800b88c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f000 fa94 	bl	800bdb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	f003 0320 	and.w	r3, r3, #32
 800b892:	2b00      	cmp	r3, #0
 800b894:	d00c      	beq.n	800b8b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f003 0320 	and.w	r3, r3, #32
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d007      	beq.n	800b8b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	f06f 0220 	mvn.w	r2, #32
 800b8a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f000 ff9a 	bl	800c7e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b8b0:	bf00      	nop
 800b8b2:	3710      	adds	r7, #16
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b086      	sub	sp, #24
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	60f8      	str	r0, [r7, #12]
 800b8c0:	60b9      	str	r1, [r7, #8]
 800b8c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b8ce:	2b01      	cmp	r3, #1
 800b8d0:	d101      	bne.n	800b8d6 <HAL_TIM_IC_ConfigChannel+0x1e>
 800b8d2:	2302      	movs	r3, #2
 800b8d4:	e088      	b.n	800b9e8 <HAL_TIM_IC_ConfigChannel+0x130>
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	2201      	movs	r2, #1
 800b8da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d11b      	bne.n	800b91c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800b8f4:	f000 fcbe 	bl	800c274 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	699a      	ldr	r2, [r3, #24]
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f022 020c 	bic.w	r2, r2, #12
 800b906:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	6999      	ldr	r1, [r3, #24]
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	689a      	ldr	r2, [r3, #8]
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	430a      	orrs	r2, r1
 800b918:	619a      	str	r2, [r3, #24]
 800b91a:	e060      	b.n	800b9de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2b04      	cmp	r3, #4
 800b920:	d11c      	bne.n	800b95c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800b932:	f000 fd42 	bl	800c3ba <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	699a      	ldr	r2, [r3, #24]
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b944:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	6999      	ldr	r1, [r3, #24]
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	021a      	lsls	r2, r3, #8
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	430a      	orrs	r2, r1
 800b958:	619a      	str	r2, [r3, #24]
 800b95a:	e040      	b.n	800b9de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2b08      	cmp	r3, #8
 800b960:	d11b      	bne.n	800b99a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b96a:	68bb      	ldr	r3, [r7, #8]
 800b96c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800b972:	f000 fd8f 	bl	800c494 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	69da      	ldr	r2, [r3, #28]
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f022 020c 	bic.w	r2, r2, #12
 800b984:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	69d9      	ldr	r1, [r3, #28]
 800b98c:	68bb      	ldr	r3, [r7, #8]
 800b98e:	689a      	ldr	r2, [r3, #8]
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	430a      	orrs	r2, r1
 800b996:	61da      	str	r2, [r3, #28]
 800b998:	e021      	b.n	800b9de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2b0c      	cmp	r3, #12
 800b99e:	d11c      	bne.n	800b9da <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800b9b0:	f000 fdac 	bl	800c50c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	69da      	ldr	r2, [r3, #28]
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b9c2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	69d9      	ldr	r1, [r3, #28]
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	689b      	ldr	r3, [r3, #8]
 800b9ce:	021a      	lsls	r2, r3, #8
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	430a      	orrs	r2, r1
 800b9d6:	61da      	str	r2, [r3, #28]
 800b9d8:	e001      	b.n	800b9de <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800b9da:	2301      	movs	r3, #1
 800b9dc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b9e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3718      	adds	r7, #24
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b086      	sub	sp, #24
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	60f8      	str	r0, [r7, #12]
 800b9f8:	60b9      	str	r1, [r7, #8]
 800b9fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ba06:	2b01      	cmp	r3, #1
 800ba08:	d101      	bne.n	800ba0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ba0a:	2302      	movs	r3, #2
 800ba0c:	e0ae      	b.n	800bb6c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	2201      	movs	r2, #1
 800ba12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2b0c      	cmp	r3, #12
 800ba1a:	f200 809f 	bhi.w	800bb5c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800ba1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ba24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ba20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba24:	0800ba59 	.word	0x0800ba59
 800ba28:	0800bb5d 	.word	0x0800bb5d
 800ba2c:	0800bb5d 	.word	0x0800bb5d
 800ba30:	0800bb5d 	.word	0x0800bb5d
 800ba34:	0800ba99 	.word	0x0800ba99
 800ba38:	0800bb5d 	.word	0x0800bb5d
 800ba3c:	0800bb5d 	.word	0x0800bb5d
 800ba40:	0800bb5d 	.word	0x0800bb5d
 800ba44:	0800badb 	.word	0x0800badb
 800ba48:	0800bb5d 	.word	0x0800bb5d
 800ba4c:	0800bb5d 	.word	0x0800bb5d
 800ba50:	0800bb5d 	.word	0x0800bb5d
 800ba54:	0800bb1b 	.word	0x0800bb1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	68b9      	ldr	r1, [r7, #8]
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f000 fa58 	bl	800bf14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	699a      	ldr	r2, [r3, #24]
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f042 0208 	orr.w	r2, r2, #8
 800ba72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	699a      	ldr	r2, [r3, #24]
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	f022 0204 	bic.w	r2, r2, #4
 800ba82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	6999      	ldr	r1, [r3, #24]
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	691a      	ldr	r2, [r3, #16]
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	430a      	orrs	r2, r1
 800ba94:	619a      	str	r2, [r3, #24]
      break;
 800ba96:	e064      	b.n	800bb62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	68b9      	ldr	r1, [r7, #8]
 800ba9e:	4618      	mov	r0, r3
 800baa0:	f000 faa8 	bl	800bff4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	699a      	ldr	r2, [r3, #24]
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bab2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	699a      	ldr	r2, [r3, #24]
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bac2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	6999      	ldr	r1, [r3, #24]
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	691b      	ldr	r3, [r3, #16]
 800bace:	021a      	lsls	r2, r3, #8
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	430a      	orrs	r2, r1
 800bad6:	619a      	str	r2, [r3, #24]
      break;
 800bad8:	e043      	b.n	800bb62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	68b9      	ldr	r1, [r7, #8]
 800bae0:	4618      	mov	r0, r3
 800bae2:	f000 fafd 	bl	800c0e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	69da      	ldr	r2, [r3, #28]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	f042 0208 	orr.w	r2, r2, #8
 800baf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	69da      	ldr	r2, [r3, #28]
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	f022 0204 	bic.w	r2, r2, #4
 800bb04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	69d9      	ldr	r1, [r3, #28]
 800bb0c:	68bb      	ldr	r3, [r7, #8]
 800bb0e:	691a      	ldr	r2, [r3, #16]
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	430a      	orrs	r2, r1
 800bb16:	61da      	str	r2, [r3, #28]
      break;
 800bb18:	e023      	b.n	800bb62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	68b9      	ldr	r1, [r7, #8]
 800bb20:	4618      	mov	r0, r3
 800bb22:	f000 fb51 	bl	800c1c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	69da      	ldr	r2, [r3, #28]
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bb34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	69da      	ldr	r2, [r3, #28]
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	69d9      	ldr	r1, [r3, #28]
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	691b      	ldr	r3, [r3, #16]
 800bb50:	021a      	lsls	r2, r3, #8
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	430a      	orrs	r2, r1
 800bb58:	61da      	str	r2, [r3, #28]
      break;
 800bb5a:	e002      	b.n	800bb62 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	75fb      	strb	r3, [r7, #23]
      break;
 800bb60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	2200      	movs	r2, #0
 800bb66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bb6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3718      	adds	r7, #24
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b084      	sub	sp, #16
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d101      	bne.n	800bb90 <HAL_TIM_ConfigClockSource+0x1c>
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	e0b4      	b.n	800bcfa <HAL_TIM_ConfigClockSource+0x186>
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2201      	movs	r2, #1
 800bb94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2202      	movs	r2, #2
 800bb9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	689b      	ldr	r3, [r3, #8]
 800bba6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800bbae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bbb6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	68ba      	ldr	r2, [r7, #8]
 800bbbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbc8:	d03e      	beq.n	800bc48 <HAL_TIM_ConfigClockSource+0xd4>
 800bbca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbce:	f200 8087 	bhi.w	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
 800bbd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbd6:	f000 8086 	beq.w	800bce6 <HAL_TIM_ConfigClockSource+0x172>
 800bbda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbde:	d87f      	bhi.n	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
 800bbe0:	2b70      	cmp	r3, #112	@ 0x70
 800bbe2:	d01a      	beq.n	800bc1a <HAL_TIM_ConfigClockSource+0xa6>
 800bbe4:	2b70      	cmp	r3, #112	@ 0x70
 800bbe6:	d87b      	bhi.n	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
 800bbe8:	2b60      	cmp	r3, #96	@ 0x60
 800bbea:	d050      	beq.n	800bc8e <HAL_TIM_ConfigClockSource+0x11a>
 800bbec:	2b60      	cmp	r3, #96	@ 0x60
 800bbee:	d877      	bhi.n	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
 800bbf0:	2b50      	cmp	r3, #80	@ 0x50
 800bbf2:	d03c      	beq.n	800bc6e <HAL_TIM_ConfigClockSource+0xfa>
 800bbf4:	2b50      	cmp	r3, #80	@ 0x50
 800bbf6:	d873      	bhi.n	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
 800bbf8:	2b40      	cmp	r3, #64	@ 0x40
 800bbfa:	d058      	beq.n	800bcae <HAL_TIM_ConfigClockSource+0x13a>
 800bbfc:	2b40      	cmp	r3, #64	@ 0x40
 800bbfe:	d86f      	bhi.n	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
 800bc00:	2b30      	cmp	r3, #48	@ 0x30
 800bc02:	d064      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x15a>
 800bc04:	2b30      	cmp	r3, #48	@ 0x30
 800bc06:	d86b      	bhi.n	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
 800bc08:	2b20      	cmp	r3, #32
 800bc0a:	d060      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x15a>
 800bc0c:	2b20      	cmp	r3, #32
 800bc0e:	d867      	bhi.n	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d05c      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x15a>
 800bc14:	2b10      	cmp	r3, #16
 800bc16:	d05a      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x15a>
 800bc18:	e062      	b.n	800bce0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bc2a:	f000 fcc7 	bl	800c5bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	689b      	ldr	r3, [r3, #8]
 800bc34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bc3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	68ba      	ldr	r2, [r7, #8]
 800bc44:	609a      	str	r2, [r3, #8]
      break;
 800bc46:	e04f      	b.n	800bce8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bc58:	f000 fcb0 	bl	800c5bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	689a      	ldr	r2, [r3, #8]
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bc6a:	609a      	str	r2, [r3, #8]
      break;
 800bc6c:	e03c      	b.n	800bce8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc7a:	461a      	mov	r2, r3
 800bc7c:	f000 fb6e 	bl	800c35c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	2150      	movs	r1, #80	@ 0x50
 800bc86:	4618      	mov	r0, r3
 800bc88:	f000 fc7d 	bl	800c586 <TIM_ITRx_SetConfig>
      break;
 800bc8c:	e02c      	b.n	800bce8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bc96:	683b      	ldr	r3, [r7, #0]
 800bc98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bc9a:	461a      	mov	r2, r3
 800bc9c:	f000 fbca 	bl	800c434 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	2160      	movs	r1, #96	@ 0x60
 800bca6:	4618      	mov	r0, r3
 800bca8:	f000 fc6d 	bl	800c586 <TIM_ITRx_SetConfig>
      break;
 800bcac:	e01c      	b.n	800bce8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcba:	461a      	mov	r2, r3
 800bcbc:	f000 fb4e 	bl	800c35c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	2140      	movs	r1, #64	@ 0x40
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f000 fc5d 	bl	800c586 <TIM_ITRx_SetConfig>
      break;
 800bccc:	e00c      	b.n	800bce8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681a      	ldr	r2, [r3, #0]
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	4619      	mov	r1, r3
 800bcd8:	4610      	mov	r0, r2
 800bcda:	f000 fc54 	bl	800c586 <TIM_ITRx_SetConfig>
      break;
 800bcde:	e003      	b.n	800bce8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bce0:	2301      	movs	r3, #1
 800bce2:	73fb      	strb	r3, [r7, #15]
      break;
 800bce4:	e000      	b.n	800bce8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bce6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2201      	movs	r2, #1
 800bcec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bcf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3710      	adds	r7, #16
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}
	...

0800bd04 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b085      	sub	sp, #20
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800bd0e:	2300      	movs	r3, #0
 800bd10:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	2b0c      	cmp	r3, #12
 800bd16:	d831      	bhi.n	800bd7c <HAL_TIM_ReadCapturedValue+0x78>
 800bd18:	a201      	add	r2, pc, #4	@ (adr r2, 800bd20 <HAL_TIM_ReadCapturedValue+0x1c>)
 800bd1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd1e:	bf00      	nop
 800bd20:	0800bd55 	.word	0x0800bd55
 800bd24:	0800bd7d 	.word	0x0800bd7d
 800bd28:	0800bd7d 	.word	0x0800bd7d
 800bd2c:	0800bd7d 	.word	0x0800bd7d
 800bd30:	0800bd5f 	.word	0x0800bd5f
 800bd34:	0800bd7d 	.word	0x0800bd7d
 800bd38:	0800bd7d 	.word	0x0800bd7d
 800bd3c:	0800bd7d 	.word	0x0800bd7d
 800bd40:	0800bd69 	.word	0x0800bd69
 800bd44:	0800bd7d 	.word	0x0800bd7d
 800bd48:	0800bd7d 	.word	0x0800bd7d
 800bd4c:	0800bd7d 	.word	0x0800bd7d
 800bd50:	0800bd73 	.word	0x0800bd73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd5a:	60fb      	str	r3, [r7, #12]

      break;
 800bd5c:	e00f      	b.n	800bd7e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd64:	60fb      	str	r3, [r7, #12]

      break;
 800bd66:	e00a      	b.n	800bd7e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd6e:	60fb      	str	r3, [r7, #12]

      break;
 800bd70:	e005      	b.n	800bd7e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd78:	60fb      	str	r3, [r7, #12]

      break;
 800bd7a:	e000      	b.n	800bd7e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800bd7c:	bf00      	nop
  }

  return tmpreg;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3714      	adds	r7, #20
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr

0800bd8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bd8c:	b480      	push	{r7}
 800bd8e:	b083      	sub	sp, #12
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bd94:	bf00      	nop
 800bd96:	370c      	adds	r7, #12
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9e:	4770      	bx	lr

0800bda0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bda0:	b480      	push	{r7}
 800bda2:	b083      	sub	sp, #12
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bda8:	bf00      	nop
 800bdaa:	370c      	adds	r7, #12
 800bdac:	46bd      	mov	sp, r7
 800bdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb2:	4770      	bx	lr

0800bdb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bdb4:	b480      	push	{r7}
 800bdb6:	b083      	sub	sp, #12
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bdbc:	bf00      	nop
 800bdbe:	370c      	adds	r7, #12
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc6:	4770      	bx	lr

0800bdc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b085      	sub	sp, #20
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
 800bdd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	4a43      	ldr	r2, [pc, #268]	@ (800bee8 <TIM_Base_SetConfig+0x120>)
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d013      	beq.n	800be08 <TIM_Base_SetConfig+0x40>
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bde6:	d00f      	beq.n	800be08 <TIM_Base_SetConfig+0x40>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	4a40      	ldr	r2, [pc, #256]	@ (800beec <TIM_Base_SetConfig+0x124>)
 800bdec:	4293      	cmp	r3, r2
 800bdee:	d00b      	beq.n	800be08 <TIM_Base_SetConfig+0x40>
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	4a3f      	ldr	r2, [pc, #252]	@ (800bef0 <TIM_Base_SetConfig+0x128>)
 800bdf4:	4293      	cmp	r3, r2
 800bdf6:	d007      	beq.n	800be08 <TIM_Base_SetConfig+0x40>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	4a3e      	ldr	r2, [pc, #248]	@ (800bef4 <TIM_Base_SetConfig+0x12c>)
 800bdfc:	4293      	cmp	r3, r2
 800bdfe:	d003      	beq.n	800be08 <TIM_Base_SetConfig+0x40>
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	4a3d      	ldr	r2, [pc, #244]	@ (800bef8 <TIM_Base_SetConfig+0x130>)
 800be04:	4293      	cmp	r3, r2
 800be06:	d108      	bne.n	800be1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	685b      	ldr	r3, [r3, #4]
 800be14:	68fa      	ldr	r2, [r7, #12]
 800be16:	4313      	orrs	r3, r2
 800be18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	4a32      	ldr	r2, [pc, #200]	@ (800bee8 <TIM_Base_SetConfig+0x120>)
 800be1e:	4293      	cmp	r3, r2
 800be20:	d02b      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be28:	d027      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	4a2f      	ldr	r2, [pc, #188]	@ (800beec <TIM_Base_SetConfig+0x124>)
 800be2e:	4293      	cmp	r3, r2
 800be30:	d023      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	4a2e      	ldr	r2, [pc, #184]	@ (800bef0 <TIM_Base_SetConfig+0x128>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d01f      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	4a2d      	ldr	r2, [pc, #180]	@ (800bef4 <TIM_Base_SetConfig+0x12c>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d01b      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	4a2c      	ldr	r2, [pc, #176]	@ (800bef8 <TIM_Base_SetConfig+0x130>)
 800be46:	4293      	cmp	r3, r2
 800be48:	d017      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	4a2b      	ldr	r2, [pc, #172]	@ (800befc <TIM_Base_SetConfig+0x134>)
 800be4e:	4293      	cmp	r3, r2
 800be50:	d013      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	4a2a      	ldr	r2, [pc, #168]	@ (800bf00 <TIM_Base_SetConfig+0x138>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d00f      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	4a29      	ldr	r2, [pc, #164]	@ (800bf04 <TIM_Base_SetConfig+0x13c>)
 800be5e:	4293      	cmp	r3, r2
 800be60:	d00b      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	4a28      	ldr	r2, [pc, #160]	@ (800bf08 <TIM_Base_SetConfig+0x140>)
 800be66:	4293      	cmp	r3, r2
 800be68:	d007      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	4a27      	ldr	r2, [pc, #156]	@ (800bf0c <TIM_Base_SetConfig+0x144>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d003      	beq.n	800be7a <TIM_Base_SetConfig+0xb2>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	4a26      	ldr	r2, [pc, #152]	@ (800bf10 <TIM_Base_SetConfig+0x148>)
 800be76:	4293      	cmp	r3, r2
 800be78:	d108      	bne.n	800be8c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	68db      	ldr	r3, [r3, #12]
 800be86:	68fa      	ldr	r2, [r7, #12]
 800be88:	4313      	orrs	r3, r2
 800be8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	695b      	ldr	r3, [r3, #20]
 800be96:	4313      	orrs	r3, r2
 800be98:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	689a      	ldr	r2, [r3, #8]
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	681a      	ldr	r2, [r3, #0]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	4a0e      	ldr	r2, [pc, #56]	@ (800bee8 <TIM_Base_SetConfig+0x120>)
 800beae:	4293      	cmp	r3, r2
 800beb0:	d003      	beq.n	800beba <TIM_Base_SetConfig+0xf2>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	4a10      	ldr	r2, [pc, #64]	@ (800bef8 <TIM_Base_SetConfig+0x130>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d103      	bne.n	800bec2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	691a      	ldr	r2, [r3, #16]
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	f043 0204 	orr.w	r2, r3, #4
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2201      	movs	r2, #1
 800bed2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	68fa      	ldr	r2, [r7, #12]
 800bed8:	601a      	str	r2, [r3, #0]
}
 800beda:	bf00      	nop
 800bedc:	3714      	adds	r7, #20
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr
 800bee6:	bf00      	nop
 800bee8:	40010000 	.word	0x40010000
 800beec:	40000400 	.word	0x40000400
 800bef0:	40000800 	.word	0x40000800
 800bef4:	40000c00 	.word	0x40000c00
 800bef8:	40010400 	.word	0x40010400
 800befc:	40014000 	.word	0x40014000
 800bf00:	40014400 	.word	0x40014400
 800bf04:	40014800 	.word	0x40014800
 800bf08:	40001800 	.word	0x40001800
 800bf0c:	40001c00 	.word	0x40001c00
 800bf10:	40002000 	.word	0x40002000

0800bf14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b087      	sub	sp, #28
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
 800bf1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6a1b      	ldr	r3, [r3, #32]
 800bf22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6a1b      	ldr	r3, [r3, #32]
 800bf28:	f023 0201 	bic.w	r2, r3, #1
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	699b      	ldr	r3, [r3, #24]
 800bf3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	f023 0303 	bic.w	r3, r3, #3
 800bf4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	68fa      	ldr	r2, [r7, #12]
 800bf52:	4313      	orrs	r3, r2
 800bf54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bf56:	697b      	ldr	r3, [r7, #20]
 800bf58:	f023 0302 	bic.w	r3, r3, #2
 800bf5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bf5e:	683b      	ldr	r3, [r7, #0]
 800bf60:	689b      	ldr	r3, [r3, #8]
 800bf62:	697a      	ldr	r2, [r7, #20]
 800bf64:	4313      	orrs	r3, r2
 800bf66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	4a20      	ldr	r2, [pc, #128]	@ (800bfec <TIM_OC1_SetConfig+0xd8>)
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d003      	beq.n	800bf78 <TIM_OC1_SetConfig+0x64>
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	4a1f      	ldr	r2, [pc, #124]	@ (800bff0 <TIM_OC1_SetConfig+0xdc>)
 800bf74:	4293      	cmp	r3, r2
 800bf76:	d10c      	bne.n	800bf92 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	f023 0308 	bic.w	r3, r3, #8
 800bf7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	68db      	ldr	r3, [r3, #12]
 800bf84:	697a      	ldr	r2, [r7, #20]
 800bf86:	4313      	orrs	r3, r2
 800bf88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bf8a:	697b      	ldr	r3, [r7, #20]
 800bf8c:	f023 0304 	bic.w	r3, r3, #4
 800bf90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	4a15      	ldr	r2, [pc, #84]	@ (800bfec <TIM_OC1_SetConfig+0xd8>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d003      	beq.n	800bfa2 <TIM_OC1_SetConfig+0x8e>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	4a14      	ldr	r2, [pc, #80]	@ (800bff0 <TIM_OC1_SetConfig+0xdc>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d111      	bne.n	800bfc6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bfa2:	693b      	ldr	r3, [r7, #16]
 800bfa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bfa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bfb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	695b      	ldr	r3, [r3, #20]
 800bfb6:	693a      	ldr	r2, [r7, #16]
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	699b      	ldr	r3, [r3, #24]
 800bfc0:	693a      	ldr	r2, [r7, #16]
 800bfc2:	4313      	orrs	r3, r2
 800bfc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	693a      	ldr	r2, [r7, #16]
 800bfca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	68fa      	ldr	r2, [r7, #12]
 800bfd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	685a      	ldr	r2, [r3, #4]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	697a      	ldr	r2, [r7, #20]
 800bfde:	621a      	str	r2, [r3, #32]
}
 800bfe0:	bf00      	nop
 800bfe2:	371c      	adds	r7, #28
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfea:	4770      	bx	lr
 800bfec:	40010000 	.word	0x40010000
 800bff0:	40010400 	.word	0x40010400

0800bff4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b087      	sub	sp, #28
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
 800bffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	6a1b      	ldr	r3, [r3, #32]
 800c002:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6a1b      	ldr	r3, [r3, #32]
 800c008:	f023 0210 	bic.w	r2, r3, #16
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	685b      	ldr	r3, [r3, #4]
 800c014:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	699b      	ldr	r3, [r3, #24]
 800c01a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c02a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	021b      	lsls	r3, r3, #8
 800c032:	68fa      	ldr	r2, [r7, #12]
 800c034:	4313      	orrs	r3, r2
 800c036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c038:	697b      	ldr	r3, [r7, #20]
 800c03a:	f023 0320 	bic.w	r3, r3, #32
 800c03e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	689b      	ldr	r3, [r3, #8]
 800c044:	011b      	lsls	r3, r3, #4
 800c046:	697a      	ldr	r2, [r7, #20]
 800c048:	4313      	orrs	r3, r2
 800c04a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	4a22      	ldr	r2, [pc, #136]	@ (800c0d8 <TIM_OC2_SetConfig+0xe4>)
 800c050:	4293      	cmp	r3, r2
 800c052:	d003      	beq.n	800c05c <TIM_OC2_SetConfig+0x68>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	4a21      	ldr	r2, [pc, #132]	@ (800c0dc <TIM_OC2_SetConfig+0xe8>)
 800c058:	4293      	cmp	r3, r2
 800c05a:	d10d      	bne.n	800c078 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c05c:	697b      	ldr	r3, [r7, #20]
 800c05e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	68db      	ldr	r3, [r3, #12]
 800c068:	011b      	lsls	r3, r3, #4
 800c06a:	697a      	ldr	r2, [r7, #20]
 800c06c:	4313      	orrs	r3, r2
 800c06e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c070:	697b      	ldr	r3, [r7, #20]
 800c072:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c076:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	4a17      	ldr	r2, [pc, #92]	@ (800c0d8 <TIM_OC2_SetConfig+0xe4>)
 800c07c:	4293      	cmp	r3, r2
 800c07e:	d003      	beq.n	800c088 <TIM_OC2_SetConfig+0x94>
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	4a16      	ldr	r2, [pc, #88]	@ (800c0dc <TIM_OC2_SetConfig+0xe8>)
 800c084:	4293      	cmp	r3, r2
 800c086:	d113      	bne.n	800c0b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c08e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c096:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	695b      	ldr	r3, [r3, #20]
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	693a      	ldr	r2, [r7, #16]
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	699b      	ldr	r3, [r3, #24]
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	693a      	ldr	r2, [r7, #16]
 800c0ac:	4313      	orrs	r3, r2
 800c0ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	693a      	ldr	r2, [r7, #16]
 800c0b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	68fa      	ldr	r2, [r7, #12]
 800c0ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	685a      	ldr	r2, [r3, #4]
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	697a      	ldr	r2, [r7, #20]
 800c0c8:	621a      	str	r2, [r3, #32]
}
 800c0ca:	bf00      	nop
 800c0cc:	371c      	adds	r7, #28
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d4:	4770      	bx	lr
 800c0d6:	bf00      	nop
 800c0d8:	40010000 	.word	0x40010000
 800c0dc:	40010400 	.word	0x40010400

0800c0e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c0e0:	b480      	push	{r7}
 800c0e2:	b087      	sub	sp, #28
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6a1b      	ldr	r3, [r3, #32]
 800c0ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	6a1b      	ldr	r3, [r3, #32]
 800c0f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	685b      	ldr	r3, [r3, #4]
 800c100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	69db      	ldr	r3, [r3, #28]
 800c106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c10e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f023 0303 	bic.w	r3, r3, #3
 800c116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c118:	683b      	ldr	r3, [r7, #0]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	68fa      	ldr	r2, [r7, #12]
 800c11e:	4313      	orrs	r3, r2
 800c120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	689b      	ldr	r3, [r3, #8]
 800c12e:	021b      	lsls	r3, r3, #8
 800c130:	697a      	ldr	r2, [r7, #20]
 800c132:	4313      	orrs	r3, r2
 800c134:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	4a21      	ldr	r2, [pc, #132]	@ (800c1c0 <TIM_OC3_SetConfig+0xe0>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d003      	beq.n	800c146 <TIM_OC3_SetConfig+0x66>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	4a20      	ldr	r2, [pc, #128]	@ (800c1c4 <TIM_OC3_SetConfig+0xe4>)
 800c142:	4293      	cmp	r3, r2
 800c144:	d10d      	bne.n	800c162 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c146:	697b      	ldr	r3, [r7, #20]
 800c148:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c14c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	68db      	ldr	r3, [r3, #12]
 800c152:	021b      	lsls	r3, r3, #8
 800c154:	697a      	ldr	r2, [r7, #20]
 800c156:	4313      	orrs	r3, r2
 800c158:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c15a:	697b      	ldr	r3, [r7, #20]
 800c15c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c160:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	4a16      	ldr	r2, [pc, #88]	@ (800c1c0 <TIM_OC3_SetConfig+0xe0>)
 800c166:	4293      	cmp	r3, r2
 800c168:	d003      	beq.n	800c172 <TIM_OC3_SetConfig+0x92>
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	4a15      	ldr	r2, [pc, #84]	@ (800c1c4 <TIM_OC3_SetConfig+0xe4>)
 800c16e:	4293      	cmp	r3, r2
 800c170:	d113      	bne.n	800c19a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c172:	693b      	ldr	r3, [r7, #16]
 800c174:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c178:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c17a:	693b      	ldr	r3, [r7, #16]
 800c17c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c180:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	695b      	ldr	r3, [r3, #20]
 800c186:	011b      	lsls	r3, r3, #4
 800c188:	693a      	ldr	r2, [r7, #16]
 800c18a:	4313      	orrs	r3, r2
 800c18c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	699b      	ldr	r3, [r3, #24]
 800c192:	011b      	lsls	r3, r3, #4
 800c194:	693a      	ldr	r2, [r7, #16]
 800c196:	4313      	orrs	r3, r2
 800c198:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	693a      	ldr	r2, [r7, #16]
 800c19e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	68fa      	ldr	r2, [r7, #12]
 800c1a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	685a      	ldr	r2, [r3, #4]
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	697a      	ldr	r2, [r7, #20]
 800c1b2:	621a      	str	r2, [r3, #32]
}
 800c1b4:	bf00      	nop
 800c1b6:	371c      	adds	r7, #28
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1be:	4770      	bx	lr
 800c1c0:	40010000 	.word	0x40010000
 800c1c4:	40010400 	.word	0x40010400

0800c1c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b087      	sub	sp, #28
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
 800c1d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6a1b      	ldr	r3, [r3, #32]
 800c1d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6a1b      	ldr	r3, [r3, #32]
 800c1dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	69db      	ldr	r3, [r3, #28]
 800c1ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c1f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c1fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	021b      	lsls	r3, r3, #8
 800c206:	68fa      	ldr	r2, [r7, #12]
 800c208:	4313      	orrs	r3, r2
 800c20a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c20c:	693b      	ldr	r3, [r7, #16]
 800c20e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c212:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	689b      	ldr	r3, [r3, #8]
 800c218:	031b      	lsls	r3, r3, #12
 800c21a:	693a      	ldr	r2, [r7, #16]
 800c21c:	4313      	orrs	r3, r2
 800c21e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	4a12      	ldr	r2, [pc, #72]	@ (800c26c <TIM_OC4_SetConfig+0xa4>)
 800c224:	4293      	cmp	r3, r2
 800c226:	d003      	beq.n	800c230 <TIM_OC4_SetConfig+0x68>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	4a11      	ldr	r2, [pc, #68]	@ (800c270 <TIM_OC4_SetConfig+0xa8>)
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d109      	bne.n	800c244 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c230:	697b      	ldr	r3, [r7, #20]
 800c232:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c236:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	695b      	ldr	r3, [r3, #20]
 800c23c:	019b      	lsls	r3, r3, #6
 800c23e:	697a      	ldr	r2, [r7, #20]
 800c240:	4313      	orrs	r3, r2
 800c242:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	697a      	ldr	r2, [r7, #20]
 800c248:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	68fa      	ldr	r2, [r7, #12]
 800c24e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	685a      	ldr	r2, [r3, #4]
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	693a      	ldr	r2, [r7, #16]
 800c25c:	621a      	str	r2, [r3, #32]
}
 800c25e:	bf00      	nop
 800c260:	371c      	adds	r7, #28
 800c262:	46bd      	mov	sp, r7
 800c264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c268:	4770      	bx	lr
 800c26a:	bf00      	nop
 800c26c:	40010000 	.word	0x40010000
 800c270:	40010400 	.word	0x40010400

0800c274 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800c274:	b480      	push	{r7}
 800c276:	b087      	sub	sp, #28
 800c278:	af00      	add	r7, sp, #0
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	60b9      	str	r1, [r7, #8]
 800c27e:	607a      	str	r2, [r7, #4]
 800c280:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	6a1b      	ldr	r3, [r3, #32]
 800c286:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	6a1b      	ldr	r3, [r3, #32]
 800c28c:	f023 0201 	bic.w	r2, r3, #1
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	699b      	ldr	r3, [r3, #24]
 800c298:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	4a28      	ldr	r2, [pc, #160]	@ (800c340 <TIM_TI1_SetConfig+0xcc>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d01b      	beq.n	800c2da <TIM_TI1_SetConfig+0x66>
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2a8:	d017      	beq.n	800c2da <TIM_TI1_SetConfig+0x66>
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	4a25      	ldr	r2, [pc, #148]	@ (800c344 <TIM_TI1_SetConfig+0xd0>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d013      	beq.n	800c2da <TIM_TI1_SetConfig+0x66>
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	4a24      	ldr	r2, [pc, #144]	@ (800c348 <TIM_TI1_SetConfig+0xd4>)
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d00f      	beq.n	800c2da <TIM_TI1_SetConfig+0x66>
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	4a23      	ldr	r2, [pc, #140]	@ (800c34c <TIM_TI1_SetConfig+0xd8>)
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	d00b      	beq.n	800c2da <TIM_TI1_SetConfig+0x66>
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	4a22      	ldr	r2, [pc, #136]	@ (800c350 <TIM_TI1_SetConfig+0xdc>)
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	d007      	beq.n	800c2da <TIM_TI1_SetConfig+0x66>
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	4a21      	ldr	r2, [pc, #132]	@ (800c354 <TIM_TI1_SetConfig+0xe0>)
 800c2ce:	4293      	cmp	r3, r2
 800c2d0:	d003      	beq.n	800c2da <TIM_TI1_SetConfig+0x66>
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	4a20      	ldr	r2, [pc, #128]	@ (800c358 <TIM_TI1_SetConfig+0xe4>)
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d101      	bne.n	800c2de <TIM_TI1_SetConfig+0x6a>
 800c2da:	2301      	movs	r3, #1
 800c2dc:	e000      	b.n	800c2e0 <TIM_TI1_SetConfig+0x6c>
 800c2de:	2300      	movs	r3, #0
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d008      	beq.n	800c2f6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800c2e4:	697b      	ldr	r3, [r7, #20]
 800c2e6:	f023 0303 	bic.w	r3, r3, #3
 800c2ea:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800c2ec:	697a      	ldr	r2, [r7, #20]
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	4313      	orrs	r3, r2
 800c2f2:	617b      	str	r3, [r7, #20]
 800c2f4:	e003      	b.n	800c2fe <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800c2f6:	697b      	ldr	r3, [r7, #20]
 800c2f8:	f043 0301 	orr.w	r3, r3, #1
 800c2fc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c2fe:	697b      	ldr	r3, [r7, #20]
 800c300:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c304:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	011b      	lsls	r3, r3, #4
 800c30a:	b2db      	uxtb	r3, r3
 800c30c:	697a      	ldr	r2, [r7, #20]
 800c30e:	4313      	orrs	r3, r2
 800c310:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	f023 030a 	bic.w	r3, r3, #10
 800c318:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800c31a:	68bb      	ldr	r3, [r7, #8]
 800c31c:	f003 030a 	and.w	r3, r3, #10
 800c320:	693a      	ldr	r2, [r7, #16]
 800c322:	4313      	orrs	r3, r2
 800c324:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	697a      	ldr	r2, [r7, #20]
 800c32a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	693a      	ldr	r2, [r7, #16]
 800c330:	621a      	str	r2, [r3, #32]
}
 800c332:	bf00      	nop
 800c334:	371c      	adds	r7, #28
 800c336:	46bd      	mov	sp, r7
 800c338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33c:	4770      	bx	lr
 800c33e:	bf00      	nop
 800c340:	40010000 	.word	0x40010000
 800c344:	40000400 	.word	0x40000400
 800c348:	40000800 	.word	0x40000800
 800c34c:	40000c00 	.word	0x40000c00
 800c350:	40010400 	.word	0x40010400
 800c354:	40014000 	.word	0x40014000
 800c358:	40001800 	.word	0x40001800

0800c35c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c35c:	b480      	push	{r7}
 800c35e:	b087      	sub	sp, #28
 800c360:	af00      	add	r7, sp, #0
 800c362:	60f8      	str	r0, [r7, #12]
 800c364:	60b9      	str	r1, [r7, #8]
 800c366:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	6a1b      	ldr	r3, [r3, #32]
 800c36c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	6a1b      	ldr	r3, [r3, #32]
 800c372:	f023 0201 	bic.w	r2, r3, #1
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	699b      	ldr	r3, [r3, #24]
 800c37e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c386:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	011b      	lsls	r3, r3, #4
 800c38c:	693a      	ldr	r2, [r7, #16]
 800c38e:	4313      	orrs	r3, r2
 800c390:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c392:	697b      	ldr	r3, [r7, #20]
 800c394:	f023 030a 	bic.w	r3, r3, #10
 800c398:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c39a:	697a      	ldr	r2, [r7, #20]
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	693a      	ldr	r2, [r7, #16]
 800c3a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	697a      	ldr	r2, [r7, #20]
 800c3ac:	621a      	str	r2, [r3, #32]
}
 800c3ae:	bf00      	nop
 800c3b0:	371c      	adds	r7, #28
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr

0800c3ba <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c3ba:	b480      	push	{r7}
 800c3bc:	b087      	sub	sp, #28
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	60f8      	str	r0, [r7, #12]
 800c3c2:	60b9      	str	r1, [r7, #8]
 800c3c4:	607a      	str	r2, [r7, #4]
 800c3c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	6a1b      	ldr	r3, [r3, #32]
 800c3cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	6a1b      	ldr	r3, [r3, #32]
 800c3d2:	f023 0210 	bic.w	r2, r3, #16
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	699b      	ldr	r3, [r3, #24]
 800c3de:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800c3e0:	693b      	ldr	r3, [r7, #16]
 800c3e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c3e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	021b      	lsls	r3, r3, #8
 800c3ec:	693a      	ldr	r2, [r7, #16]
 800c3ee:	4313      	orrs	r3, r2
 800c3f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c3f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	031b      	lsls	r3, r3, #12
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	693a      	ldr	r2, [r7, #16]
 800c402:	4313      	orrs	r3, r2
 800c404:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c40c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800c40e:	68bb      	ldr	r3, [r7, #8]
 800c410:	011b      	lsls	r3, r3, #4
 800c412:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c416:	697a      	ldr	r2, [r7, #20]
 800c418:	4313      	orrs	r3, r2
 800c41a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	693a      	ldr	r2, [r7, #16]
 800c420:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	697a      	ldr	r2, [r7, #20]
 800c426:	621a      	str	r2, [r3, #32]
}
 800c428:	bf00      	nop
 800c42a:	371c      	adds	r7, #28
 800c42c:	46bd      	mov	sp, r7
 800c42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c432:	4770      	bx	lr

0800c434 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c434:	b480      	push	{r7}
 800c436:	b087      	sub	sp, #28
 800c438:	af00      	add	r7, sp, #0
 800c43a:	60f8      	str	r0, [r7, #12]
 800c43c:	60b9      	str	r1, [r7, #8]
 800c43e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	6a1b      	ldr	r3, [r3, #32]
 800c444:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	6a1b      	ldr	r3, [r3, #32]
 800c44a:	f023 0210 	bic.w	r2, r3, #16
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	699b      	ldr	r3, [r3, #24]
 800c456:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c458:	693b      	ldr	r3, [r7, #16]
 800c45a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c45e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	031b      	lsls	r3, r3, #12
 800c464:	693a      	ldr	r2, [r7, #16]
 800c466:	4313      	orrs	r3, r2
 800c468:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c470:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	011b      	lsls	r3, r3, #4
 800c476:	697a      	ldr	r2, [r7, #20]
 800c478:	4313      	orrs	r3, r2
 800c47a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	693a      	ldr	r2, [r7, #16]
 800c480:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	697a      	ldr	r2, [r7, #20]
 800c486:	621a      	str	r2, [r3, #32]
}
 800c488:	bf00      	nop
 800c48a:	371c      	adds	r7, #28
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr

0800c494 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c494:	b480      	push	{r7}
 800c496:	b087      	sub	sp, #28
 800c498:	af00      	add	r7, sp, #0
 800c49a:	60f8      	str	r0, [r7, #12]
 800c49c:	60b9      	str	r1, [r7, #8]
 800c49e:	607a      	str	r2, [r7, #4]
 800c4a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	6a1b      	ldr	r3, [r3, #32]
 800c4a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	6a1b      	ldr	r3, [r3, #32]
 800c4ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	69db      	ldr	r3, [r3, #28]
 800c4b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	f023 0303 	bic.w	r3, r3, #3
 800c4c0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800c4c2:	693a      	ldr	r2, [r7, #16]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	4313      	orrs	r3, r2
 800c4c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c4d0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	011b      	lsls	r3, r3, #4
 800c4d6:	b2db      	uxtb	r3, r3
 800c4d8:	693a      	ldr	r2, [r7, #16]
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800c4de:	697b      	ldr	r3, [r7, #20]
 800c4e0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800c4e4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	021b      	lsls	r3, r3, #8
 800c4ea:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800c4ee:	697a      	ldr	r2, [r7, #20]
 800c4f0:	4313      	orrs	r3, r2
 800c4f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	693a      	ldr	r2, [r7, #16]
 800c4f8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	697a      	ldr	r2, [r7, #20]
 800c4fe:	621a      	str	r2, [r3, #32]
}
 800c500:	bf00      	nop
 800c502:	371c      	adds	r7, #28
 800c504:	46bd      	mov	sp, r7
 800c506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50a:	4770      	bx	lr

0800c50c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c50c:	b480      	push	{r7}
 800c50e:	b087      	sub	sp, #28
 800c510:	af00      	add	r7, sp, #0
 800c512:	60f8      	str	r0, [r7, #12]
 800c514:	60b9      	str	r1, [r7, #8]
 800c516:	607a      	str	r2, [r7, #4]
 800c518:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	6a1b      	ldr	r3, [r3, #32]
 800c51e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	6a1b      	ldr	r3, [r3, #32]
 800c524:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	69db      	ldr	r3, [r3, #28]
 800c530:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c538:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	021b      	lsls	r3, r3, #8
 800c53e:	693a      	ldr	r2, [r7, #16]
 800c540:	4313      	orrs	r3, r2
 800c542:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c54a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	031b      	lsls	r3, r3, #12
 800c550:	b29b      	uxth	r3, r3
 800c552:	693a      	ldr	r2, [r7, #16]
 800c554:	4313      	orrs	r3, r2
 800c556:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800c55e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	031b      	lsls	r3, r3, #12
 800c564:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800c568:	697a      	ldr	r2, [r7, #20]
 800c56a:	4313      	orrs	r3, r2
 800c56c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	693a      	ldr	r2, [r7, #16]
 800c572:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	697a      	ldr	r2, [r7, #20]
 800c578:	621a      	str	r2, [r3, #32]
}
 800c57a:	bf00      	nop
 800c57c:	371c      	adds	r7, #28
 800c57e:	46bd      	mov	sp, r7
 800c580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c584:	4770      	bx	lr

0800c586 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c586:	b480      	push	{r7}
 800c588:	b085      	sub	sp, #20
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	6078      	str	r0, [r7, #4]
 800c58e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	689b      	ldr	r3, [r3, #8]
 800c594:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c59c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c59e:	683a      	ldr	r2, [r7, #0]
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	4313      	orrs	r3, r2
 800c5a4:	f043 0307 	orr.w	r3, r3, #7
 800c5a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	68fa      	ldr	r2, [r7, #12]
 800c5ae:	609a      	str	r2, [r3, #8]
}
 800c5b0:	bf00      	nop
 800c5b2:	3714      	adds	r7, #20
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ba:	4770      	bx	lr

0800c5bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c5bc:	b480      	push	{r7}
 800c5be:	b087      	sub	sp, #28
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	60f8      	str	r0, [r7, #12]
 800c5c4:	60b9      	str	r1, [r7, #8]
 800c5c6:	607a      	str	r2, [r7, #4]
 800c5c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	689b      	ldr	r3, [r3, #8]
 800c5ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c5d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c5d8:	683b      	ldr	r3, [r7, #0]
 800c5da:	021a      	lsls	r2, r3, #8
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	431a      	orrs	r2, r3
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	4313      	orrs	r3, r2
 800c5e4:	697a      	ldr	r2, [r7, #20]
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	697a      	ldr	r2, [r7, #20]
 800c5ee:	609a      	str	r2, [r3, #8]
}
 800c5f0:	bf00      	nop
 800c5f2:	371c      	adds	r7, #28
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fa:	4770      	bx	lr

0800c5fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c5fc:	b480      	push	{r7}
 800c5fe:	b087      	sub	sp, #28
 800c600:	af00      	add	r7, sp, #0
 800c602:	60f8      	str	r0, [r7, #12]
 800c604:	60b9      	str	r1, [r7, #8]
 800c606:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	f003 031f 	and.w	r3, r3, #31
 800c60e:	2201      	movs	r2, #1
 800c610:	fa02 f303 	lsl.w	r3, r2, r3
 800c614:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	6a1a      	ldr	r2, [r3, #32]
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	43db      	mvns	r3, r3
 800c61e:	401a      	ands	r2, r3
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	6a1a      	ldr	r2, [r3, #32]
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	f003 031f 	and.w	r3, r3, #31
 800c62e:	6879      	ldr	r1, [r7, #4]
 800c630:	fa01 f303 	lsl.w	r3, r1, r3
 800c634:	431a      	orrs	r2, r3
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	621a      	str	r2, [r3, #32]
}
 800c63a:	bf00      	nop
 800c63c:	371c      	adds	r7, #28
 800c63e:	46bd      	mov	sp, r7
 800c640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c644:	4770      	bx	lr
	...

0800c648 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c648:	b480      	push	{r7}
 800c64a:	b085      	sub	sp, #20
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c658:	2b01      	cmp	r3, #1
 800c65a:	d101      	bne.n	800c660 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c65c:	2302      	movs	r3, #2
 800c65e:	e05a      	b.n	800c716 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2201      	movs	r2, #1
 800c664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2202      	movs	r2, #2
 800c66c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	685b      	ldr	r3, [r3, #4]
 800c676:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	689b      	ldr	r3, [r3, #8]
 800c67e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c686:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	68fa      	ldr	r2, [r7, #12]
 800c68e:	4313      	orrs	r3, r2
 800c690:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	68fa      	ldr	r2, [r7, #12]
 800c698:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	4a21      	ldr	r2, [pc, #132]	@ (800c724 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d022      	beq.n	800c6ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6ac:	d01d      	beq.n	800c6ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	4a1d      	ldr	r2, [pc, #116]	@ (800c728 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d018      	beq.n	800c6ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	4a1b      	ldr	r2, [pc, #108]	@ (800c72c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c6be:	4293      	cmp	r3, r2
 800c6c0:	d013      	beq.n	800c6ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	4a1a      	ldr	r2, [pc, #104]	@ (800c730 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c6c8:	4293      	cmp	r3, r2
 800c6ca:	d00e      	beq.n	800c6ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	4a18      	ldr	r2, [pc, #96]	@ (800c734 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	d009      	beq.n	800c6ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	4a17      	ldr	r2, [pc, #92]	@ (800c738 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c6dc:	4293      	cmp	r3, r2
 800c6de:	d004      	beq.n	800c6ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	4a15      	ldr	r2, [pc, #84]	@ (800c73c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	d10c      	bne.n	800c704 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c6f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	685b      	ldr	r3, [r3, #4]
 800c6f6:	68ba      	ldr	r2, [r7, #8]
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	68ba      	ldr	r2, [r7, #8]
 800c702:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2201      	movs	r2, #1
 800c708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2200      	movs	r2, #0
 800c710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c714:	2300      	movs	r3, #0
}
 800c716:	4618      	mov	r0, r3
 800c718:	3714      	adds	r7, #20
 800c71a:	46bd      	mov	sp, r7
 800c71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c720:	4770      	bx	lr
 800c722:	bf00      	nop
 800c724:	40010000 	.word	0x40010000
 800c728:	40000400 	.word	0x40000400
 800c72c:	40000800 	.word	0x40000800
 800c730:	40000c00 	.word	0x40000c00
 800c734:	40010400 	.word	0x40010400
 800c738:	40014000 	.word	0x40014000
 800c73c:	40001800 	.word	0x40001800

0800c740 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c740:	b480      	push	{r7}
 800c742:	b085      	sub	sp, #20
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c74a:	2300      	movs	r3, #0
 800c74c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c754:	2b01      	cmp	r3, #1
 800c756:	d101      	bne.n	800c75c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c758:	2302      	movs	r3, #2
 800c75a:	e03d      	b.n	800c7d8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2201      	movs	r2, #1
 800c760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	68db      	ldr	r3, [r3, #12]
 800c76e:	4313      	orrs	r3, r2
 800c770:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	689b      	ldr	r3, [r3, #8]
 800c77c:	4313      	orrs	r3, r2
 800c77e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	685b      	ldr	r3, [r3, #4]
 800c78a:	4313      	orrs	r3, r2
 800c78c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	4313      	orrs	r3, r2
 800c79a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	691b      	ldr	r3, [r3, #16]
 800c7a6:	4313      	orrs	r3, r2
 800c7a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	695b      	ldr	r3, [r3, #20]
 800c7b4:	4313      	orrs	r3, r2
 800c7b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	69db      	ldr	r3, [r3, #28]
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	68fa      	ldr	r2, [r7, #12]
 800c7cc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c7d6:	2300      	movs	r3, #0
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3714      	adds	r7, #20
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e2:	4770      	bx	lr

0800c7e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b083      	sub	sp, #12
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c7ec:	bf00      	nop
 800c7ee:	370c      	adds	r7, #12
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c800:	bf00      	nop
 800c802:	370c      	adds	r7, #12
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr

0800c80c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b082      	sub	sp, #8
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d101      	bne.n	800c81e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c81a:	2301      	movs	r3, #1
 800c81c:	e042      	b.n	800c8a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c824:	b2db      	uxtb	r3, r3
 800c826:	2b00      	cmp	r3, #0
 800c828:	d106      	bne.n	800c838 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	2200      	movs	r2, #0
 800c82e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f7f7 ff60 	bl	80046f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2224      	movs	r2, #36	@ 0x24
 800c83c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	68da      	ldr	r2, [r3, #12]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c84e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c850:	6878      	ldr	r0, [r7, #4]
 800c852:	f000 fd7f 	bl	800d354 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	691a      	ldr	r2, [r3, #16]
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c864:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	695a      	ldr	r2, [r3, #20]
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c874:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	68da      	ldr	r2, [r3, #12]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c884:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2200      	movs	r2, #0
 800c88a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2220      	movs	r2, #32
 800c890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2220      	movs	r2, #32
 800c898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2200      	movs	r2, #0
 800c8a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c8a2:	2300      	movs	r3, #0
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3708      	adds	r7, #8
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b08a      	sub	sp, #40	@ 0x28
 800c8b0:	af02      	add	r7, sp, #8
 800c8b2:	60f8      	str	r0, [r7, #12]
 800c8b4:	60b9      	str	r1, [r7, #8]
 800c8b6:	603b      	str	r3, [r7, #0]
 800c8b8:	4613      	mov	r3, r2
 800c8ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800c8bc:	2300      	movs	r3, #0
 800c8be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c8c6:	b2db      	uxtb	r3, r3
 800c8c8:	2b20      	cmp	r3, #32
 800c8ca:	d175      	bne.n	800c9b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c8cc:	68bb      	ldr	r3, [r7, #8]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d002      	beq.n	800c8d8 <HAL_UART_Transmit+0x2c>
 800c8d2:	88fb      	ldrh	r3, [r7, #6]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d101      	bne.n	800c8dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800c8d8:	2301      	movs	r3, #1
 800c8da:	e06e      	b.n	800c9ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	2221      	movs	r2, #33	@ 0x21
 800c8e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c8ea:	f7f8 fccb 	bl	8005284 <HAL_GetTick>
 800c8ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	88fa      	ldrh	r2, [r7, #6]
 800c8f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	88fa      	ldrh	r2, [r7, #6]
 800c8fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	689b      	ldr	r3, [r3, #8]
 800c900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c904:	d108      	bne.n	800c918 <HAL_UART_Transmit+0x6c>
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	691b      	ldr	r3, [r3, #16]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d104      	bne.n	800c918 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c90e:	2300      	movs	r3, #0
 800c910:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c912:	68bb      	ldr	r3, [r7, #8]
 800c914:	61bb      	str	r3, [r7, #24]
 800c916:	e003      	b.n	800c920 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c91c:	2300      	movs	r3, #0
 800c91e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c920:	e02e      	b.n	800c980 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	9300      	str	r3, [sp, #0]
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	2200      	movs	r2, #0
 800c92a:	2180      	movs	r1, #128	@ 0x80
 800c92c:	68f8      	ldr	r0, [r7, #12]
 800c92e:	f000 fb1d 	bl	800cf6c <UART_WaitOnFlagUntilTimeout>
 800c932:	4603      	mov	r3, r0
 800c934:	2b00      	cmp	r3, #0
 800c936:	d005      	beq.n	800c944 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	2220      	movs	r2, #32
 800c93c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800c940:	2303      	movs	r3, #3
 800c942:	e03a      	b.n	800c9ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800c944:	69fb      	ldr	r3, [r7, #28]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d10b      	bne.n	800c962 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	881b      	ldrh	r3, [r3, #0]
 800c94e:	461a      	mov	r2, r3
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c958:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800c95a:	69bb      	ldr	r3, [r7, #24]
 800c95c:	3302      	adds	r3, #2
 800c95e:	61bb      	str	r3, [r7, #24]
 800c960:	e007      	b.n	800c972 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	781a      	ldrb	r2, [r3, #0]
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800c96c:	69fb      	ldr	r3, [r7, #28]
 800c96e:	3301      	adds	r3, #1
 800c970:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c976:	b29b      	uxth	r3, r3
 800c978:	3b01      	subs	r3, #1
 800c97a:	b29a      	uxth	r2, r3
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c984:	b29b      	uxth	r3, r3
 800c986:	2b00      	cmp	r3, #0
 800c988:	d1cb      	bne.n	800c922 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	9300      	str	r3, [sp, #0]
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	2200      	movs	r2, #0
 800c992:	2140      	movs	r1, #64	@ 0x40
 800c994:	68f8      	ldr	r0, [r7, #12]
 800c996:	f000 fae9 	bl	800cf6c <UART_WaitOnFlagUntilTimeout>
 800c99a:	4603      	mov	r3, r0
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d005      	beq.n	800c9ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	2220      	movs	r2, #32
 800c9a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800c9a8:	2303      	movs	r3, #3
 800c9aa:	e006      	b.n	800c9ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	2220      	movs	r2, #32
 800c9b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	e000      	b.n	800c9ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800c9b8:	2302      	movs	r3, #2
  }
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3720      	adds	r7, #32
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bd80      	pop	{r7, pc}
	...

0800c9c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b0ba      	sub	sp, #232	@ 0xe8
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	68db      	ldr	r3, [r3, #12]
 800c9dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	695b      	ldr	r3, [r3, #20]
 800c9e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c9f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9fa:	f003 030f 	and.w	r3, r3, #15
 800c9fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ca02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d10f      	bne.n	800ca2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ca0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca0e:	f003 0320 	and.w	r3, r3, #32
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d009      	beq.n	800ca2a <HAL_UART_IRQHandler+0x66>
 800ca16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca1a:	f003 0320 	and.w	r3, r3, #32
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d003      	beq.n	800ca2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ca22:	6878      	ldr	r0, [r7, #4]
 800ca24:	f000 fbd7 	bl	800d1d6 <UART_Receive_IT>
      return;
 800ca28:	e273      	b.n	800cf12 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ca2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	f000 80de 	beq.w	800cbf0 <HAL_UART_IRQHandler+0x22c>
 800ca34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca38:	f003 0301 	and.w	r3, r3, #1
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d106      	bne.n	800ca4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ca40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca44:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	f000 80d1 	beq.w	800cbf0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ca4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca52:	f003 0301 	and.w	r3, r3, #1
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d00b      	beq.n	800ca72 <HAL_UART_IRQHandler+0xae>
 800ca5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d005      	beq.n	800ca72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca6a:	f043 0201 	orr.w	r2, r3, #1
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ca72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca76:	f003 0304 	and.w	r3, r3, #4
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d00b      	beq.n	800ca96 <HAL_UART_IRQHandler+0xd2>
 800ca7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca82:	f003 0301 	and.w	r3, r3, #1
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d005      	beq.n	800ca96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca8e:	f043 0202 	orr.w	r2, r3, #2
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ca96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca9a:	f003 0302 	and.w	r3, r3, #2
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d00b      	beq.n	800caba <HAL_UART_IRQHandler+0xf6>
 800caa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800caa6:	f003 0301 	and.w	r3, r3, #1
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d005      	beq.n	800caba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cab2:	f043 0204 	orr.w	r2, r3, #4
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800caba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cabe:	f003 0308 	and.w	r3, r3, #8
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d011      	beq.n	800caea <HAL_UART_IRQHandler+0x126>
 800cac6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800caca:	f003 0320 	and.w	r3, r3, #32
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d105      	bne.n	800cade <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800cad2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cad6:	f003 0301 	and.w	r3, r3, #1
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d005      	beq.n	800caea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cae2:	f043 0208 	orr.w	r2, r3, #8
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800caee:	2b00      	cmp	r3, #0
 800caf0:	f000 820a 	beq.w	800cf08 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800caf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800caf8:	f003 0320 	and.w	r3, r3, #32
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d008      	beq.n	800cb12 <HAL_UART_IRQHandler+0x14e>
 800cb00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb04:	f003 0320 	and.w	r3, r3, #32
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d002      	beq.n	800cb12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f000 fb62 	bl	800d1d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	695b      	ldr	r3, [r3, #20]
 800cb18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb1c:	2b40      	cmp	r3, #64	@ 0x40
 800cb1e:	bf0c      	ite	eq
 800cb20:	2301      	moveq	r3, #1
 800cb22:	2300      	movne	r3, #0
 800cb24:	b2db      	uxtb	r3, r3
 800cb26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb2e:	f003 0308 	and.w	r3, r3, #8
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d103      	bne.n	800cb3e <HAL_UART_IRQHandler+0x17a>
 800cb36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d04f      	beq.n	800cbde <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f000 fa6d 	bl	800d01e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	695b      	ldr	r3, [r3, #20]
 800cb4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb4e:	2b40      	cmp	r3, #64	@ 0x40
 800cb50:	d141      	bne.n	800cbd6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	3314      	adds	r3, #20
 800cb58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cb60:	e853 3f00 	ldrex	r3, [r3]
 800cb64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cb68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cb6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	3314      	adds	r3, #20
 800cb7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cb7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cb82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cb8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cb8e:	e841 2300 	strex	r3, r2, [r1]
 800cb92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cb96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d1d9      	bne.n	800cb52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d013      	beq.n	800cbce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbaa:	4a8a      	ldr	r2, [pc, #552]	@ (800cdd4 <HAL_UART_IRQHandler+0x410>)
 800cbac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	f7fa f9d2 	bl	8006f5c <HAL_DMA_Abort_IT>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d016      	beq.n	800cbec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800cbc8:	4610      	mov	r0, r2
 800cbca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbcc:	e00e      	b.n	800cbec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cbce:	6878      	ldr	r0, [r7, #4]
 800cbd0:	f000 f9b6 	bl	800cf40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbd4:	e00a      	b.n	800cbec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cbd6:	6878      	ldr	r0, [r7, #4]
 800cbd8:	f000 f9b2 	bl	800cf40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbdc:	e006      	b.n	800cbec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f000 f9ae 	bl	800cf40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800cbea:	e18d      	b.n	800cf08 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbec:	bf00      	nop
    return;
 800cbee:	e18b      	b.n	800cf08 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbf4:	2b01      	cmp	r3, #1
 800cbf6:	f040 8167 	bne.w	800cec8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800cbfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbfe:	f003 0310 	and.w	r3, r3, #16
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	f000 8160 	beq.w	800cec8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800cc08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc0c:	f003 0310 	and.w	r3, r3, #16
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	f000 8159 	beq.w	800cec8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800cc16:	2300      	movs	r3, #0
 800cc18:	60bb      	str	r3, [r7, #8]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	60bb      	str	r3, [r7, #8]
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	685b      	ldr	r3, [r3, #4]
 800cc28:	60bb      	str	r3, [r7, #8]
 800cc2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	695b      	ldr	r3, [r3, #20]
 800cc32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc36:	2b40      	cmp	r3, #64	@ 0x40
 800cc38:	f040 80ce 	bne.w	800cdd8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	685b      	ldr	r3, [r3, #4]
 800cc44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cc48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	f000 80a9 	beq.w	800cda4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cc56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cc5a:	429a      	cmp	r2, r3
 800cc5c:	f080 80a2 	bcs.w	800cda4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cc66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc6c:	69db      	ldr	r3, [r3, #28]
 800cc6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc72:	f000 8088 	beq.w	800cd86 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	330c      	adds	r3, #12
 800cc7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cc84:	e853 3f00 	ldrex	r3, [r3]
 800cc88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cc8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cc90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cc94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	330c      	adds	r3, #12
 800cc9e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800cca2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800cca6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccaa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ccae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ccb2:	e841 2300 	strex	r3, r2, [r1]
 800ccb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ccba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d1d9      	bne.n	800cc76 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	3314      	adds	r3, #20
 800ccc8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cccc:	e853 3f00 	ldrex	r3, [r3]
 800ccd0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ccd2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ccd4:	f023 0301 	bic.w	r3, r3, #1
 800ccd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	3314      	adds	r3, #20
 800cce2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cce6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ccea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ccee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ccf2:	e841 2300 	strex	r3, r2, [r1]
 800ccf6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ccf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d1e1      	bne.n	800ccc2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	3314      	adds	r3, #20
 800cd04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cd08:	e853 3f00 	ldrex	r3, [r3]
 800cd0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cd0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	3314      	adds	r3, #20
 800cd1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cd22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cd24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cd28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cd2a:	e841 2300 	strex	r3, r2, [r1]
 800cd2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cd30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d1e3      	bne.n	800ccfe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2220      	movs	r2, #32
 800cd3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	2200      	movs	r2, #0
 800cd42:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	330c      	adds	r3, #12
 800cd4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd4e:	e853 3f00 	ldrex	r3, [r3]
 800cd52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cd54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd56:	f023 0310 	bic.w	r3, r3, #16
 800cd5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	330c      	adds	r3, #12
 800cd64:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800cd68:	65ba      	str	r2, [r7, #88]	@ 0x58
 800cd6a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cd6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cd70:	e841 2300 	strex	r3, r2, [r1]
 800cd74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cd76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d1e3      	bne.n	800cd44 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd80:	4618      	mov	r0, r3
 800cd82:	f7fa f87b 	bl	8006e7c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	2202      	movs	r2, #2
 800cd8a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cd94:	b29b      	uxth	r3, r3
 800cd96:	1ad3      	subs	r3, r2, r3
 800cd98:	b29b      	uxth	r3, r3
 800cd9a:	4619      	mov	r1, r3
 800cd9c:	6878      	ldr	r0, [r7, #4]
 800cd9e:	f000 f8d9 	bl	800cf54 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cda2:	e0b3      	b.n	800cf0c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cda8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cdac:	429a      	cmp	r2, r3
 800cdae:	f040 80ad 	bne.w	800cf0c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdb6:	69db      	ldr	r3, [r3, #28]
 800cdb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cdbc:	f040 80a6 	bne.w	800cf0c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2202      	movs	r2, #2
 800cdc4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cdca:	4619      	mov	r1, r3
 800cdcc:	6878      	ldr	r0, [r7, #4]
 800cdce:	f000 f8c1 	bl	800cf54 <HAL_UARTEx_RxEventCallback>
      return;
 800cdd2:	e09b      	b.n	800cf0c <HAL_UART_IRQHandler+0x548>
 800cdd4:	0800d0e5 	.word	0x0800d0e5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cde0:	b29b      	uxth	r3, r3
 800cde2:	1ad3      	subs	r3, r2, r3
 800cde4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cdec:	b29b      	uxth	r3, r3
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	f000 808e 	beq.w	800cf10 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800cdf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	f000 8089 	beq.w	800cf10 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	330c      	adds	r3, #12
 800ce04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce08:	e853 3f00 	ldrex	r3, [r3]
 800ce0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ce0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ce14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	330c      	adds	r3, #12
 800ce1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ce22:	647a      	str	r2, [r7, #68]	@ 0x44
 800ce24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ce28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce2a:	e841 2300 	strex	r3, r2, [r1]
 800ce2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ce30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d1e3      	bne.n	800cdfe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	3314      	adds	r3, #20
 800ce3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce40:	e853 3f00 	ldrex	r3, [r3]
 800ce44:	623b      	str	r3, [r7, #32]
   return(result);
 800ce46:	6a3b      	ldr	r3, [r7, #32]
 800ce48:	f023 0301 	bic.w	r3, r3, #1
 800ce4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	3314      	adds	r3, #20
 800ce56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ce5a:	633a      	str	r2, [r7, #48]	@ 0x30
 800ce5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce62:	e841 2300 	strex	r3, r2, [r1]
 800ce66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ce68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d1e3      	bne.n	800ce36 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	2220      	movs	r2, #32
 800ce72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	2200      	movs	r2, #0
 800ce7a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	330c      	adds	r3, #12
 800ce82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	e853 3f00 	ldrex	r3, [r3]
 800ce8a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	f023 0310 	bic.w	r3, r3, #16
 800ce92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	330c      	adds	r3, #12
 800ce9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800cea0:	61fa      	str	r2, [r7, #28]
 800cea2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cea4:	69b9      	ldr	r1, [r7, #24]
 800cea6:	69fa      	ldr	r2, [r7, #28]
 800cea8:	e841 2300 	strex	r3, r2, [r1]
 800ceac:	617b      	str	r3, [r7, #20]
   return(result);
 800ceae:	697b      	ldr	r3, [r7, #20]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d1e3      	bne.n	800ce7c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2202      	movs	r2, #2
 800ceb8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ceba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cebe:	4619      	mov	r1, r3
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f000 f847 	bl	800cf54 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800cec6:	e023      	b.n	800cf10 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800cec8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cecc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d009      	beq.n	800cee8 <HAL_UART_IRQHandler+0x524>
 800ced4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ced8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d003      	beq.n	800cee8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800cee0:	6878      	ldr	r0, [r7, #4]
 800cee2:	f000 f910 	bl	800d106 <UART_Transmit_IT>
    return;
 800cee6:	e014      	b.n	800cf12 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800cee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ceec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d00e      	beq.n	800cf12 <HAL_UART_IRQHandler+0x54e>
 800cef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d008      	beq.n	800cf12 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f000 f950 	bl	800d1a6 <UART_EndTransmit_IT>
    return;
 800cf06:	e004      	b.n	800cf12 <HAL_UART_IRQHandler+0x54e>
    return;
 800cf08:	bf00      	nop
 800cf0a:	e002      	b.n	800cf12 <HAL_UART_IRQHandler+0x54e>
      return;
 800cf0c:	bf00      	nop
 800cf0e:	e000      	b.n	800cf12 <HAL_UART_IRQHandler+0x54e>
      return;
 800cf10:	bf00      	nop
  }
}
 800cf12:	37e8      	adds	r7, #232	@ 0xe8
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}

0800cf18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cf18:	b480      	push	{r7}
 800cf1a:	b083      	sub	sp, #12
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800cf20:	bf00      	nop
 800cf22:	370c      	adds	r7, #12
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr

0800cf2c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cf2c:	b480      	push	{r7}
 800cf2e:	b083      	sub	sp, #12
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800cf34:	bf00      	nop
 800cf36:	370c      	adds	r7, #12
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3e:	4770      	bx	lr

0800cf40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cf40:	b480      	push	{r7}
 800cf42:	b083      	sub	sp, #12
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800cf48:	bf00      	nop
 800cf4a:	370c      	adds	r7, #12
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf52:	4770      	bx	lr

0800cf54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cf54:	b480      	push	{r7}
 800cf56:	b083      	sub	sp, #12
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cf60:	bf00      	nop
 800cf62:	370c      	adds	r7, #12
 800cf64:	46bd      	mov	sp, r7
 800cf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6a:	4770      	bx	lr

0800cf6c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800cf6c:	b580      	push	{r7, lr}
 800cf6e:	b086      	sub	sp, #24
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	60f8      	str	r0, [r7, #12]
 800cf74:	60b9      	str	r1, [r7, #8]
 800cf76:	603b      	str	r3, [r7, #0]
 800cf78:	4613      	mov	r3, r2
 800cf7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cf7c:	e03b      	b.n	800cff6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cf7e:	6a3b      	ldr	r3, [r7, #32]
 800cf80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf84:	d037      	beq.n	800cff6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cf86:	f7f8 f97d 	bl	8005284 <HAL_GetTick>
 800cf8a:	4602      	mov	r2, r0
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	1ad3      	subs	r3, r2, r3
 800cf90:	6a3a      	ldr	r2, [r7, #32]
 800cf92:	429a      	cmp	r2, r3
 800cf94:	d302      	bcc.n	800cf9c <UART_WaitOnFlagUntilTimeout+0x30>
 800cf96:	6a3b      	ldr	r3, [r7, #32]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d101      	bne.n	800cfa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cf9c:	2303      	movs	r3, #3
 800cf9e:	e03a      	b.n	800d016 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	68db      	ldr	r3, [r3, #12]
 800cfa6:	f003 0304 	and.w	r3, r3, #4
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d023      	beq.n	800cff6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	2b80      	cmp	r3, #128	@ 0x80
 800cfb2:	d020      	beq.n	800cff6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	2b40      	cmp	r3, #64	@ 0x40
 800cfb8:	d01d      	beq.n	800cff6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f003 0308 	and.w	r3, r3, #8
 800cfc4:	2b08      	cmp	r3, #8
 800cfc6:	d116      	bne.n	800cff6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800cfc8:	2300      	movs	r3, #0
 800cfca:	617b      	str	r3, [r7, #20]
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	617b      	str	r3, [r7, #20]
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	685b      	ldr	r3, [r3, #4]
 800cfda:	617b      	str	r3, [r7, #20]
 800cfdc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cfde:	68f8      	ldr	r0, [r7, #12]
 800cfe0:	f000 f81d 	bl	800d01e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2208      	movs	r2, #8
 800cfe8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	2200      	movs	r2, #0
 800cfee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800cff2:	2301      	movs	r3, #1
 800cff4:	e00f      	b.n	800d016 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	681a      	ldr	r2, [r3, #0]
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	4013      	ands	r3, r2
 800d000:	68ba      	ldr	r2, [r7, #8]
 800d002:	429a      	cmp	r2, r3
 800d004:	bf0c      	ite	eq
 800d006:	2301      	moveq	r3, #1
 800d008:	2300      	movne	r3, #0
 800d00a:	b2db      	uxtb	r3, r3
 800d00c:	461a      	mov	r2, r3
 800d00e:	79fb      	ldrb	r3, [r7, #7]
 800d010:	429a      	cmp	r2, r3
 800d012:	d0b4      	beq.n	800cf7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d014:	2300      	movs	r3, #0
}
 800d016:	4618      	mov	r0, r3
 800d018:	3718      	adds	r7, #24
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}

0800d01e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d01e:	b480      	push	{r7}
 800d020:	b095      	sub	sp, #84	@ 0x54
 800d022:	af00      	add	r7, sp, #0
 800d024:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	330c      	adds	r3, #12
 800d02c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d02e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d030:	e853 3f00 	ldrex	r3, [r3]
 800d034:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d038:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d03c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	330c      	adds	r3, #12
 800d044:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d046:	643a      	str	r2, [r7, #64]	@ 0x40
 800d048:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d04a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d04c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d04e:	e841 2300 	strex	r3, r2, [r1]
 800d052:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d056:	2b00      	cmp	r3, #0
 800d058:	d1e5      	bne.n	800d026 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	3314      	adds	r3, #20
 800d060:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d062:	6a3b      	ldr	r3, [r7, #32]
 800d064:	e853 3f00 	ldrex	r3, [r3]
 800d068:	61fb      	str	r3, [r7, #28]
   return(result);
 800d06a:	69fb      	ldr	r3, [r7, #28]
 800d06c:	f023 0301 	bic.w	r3, r3, #1
 800d070:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	3314      	adds	r3, #20
 800d078:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d07a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d07c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d07e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d080:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d082:	e841 2300 	strex	r3, r2, [r1]
 800d086:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d1e5      	bne.n	800d05a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d092:	2b01      	cmp	r3, #1
 800d094:	d119      	bne.n	800d0ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	330c      	adds	r3, #12
 800d09c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	e853 3f00 	ldrex	r3, [r3]
 800d0a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0a6:	68bb      	ldr	r3, [r7, #8]
 800d0a8:	f023 0310 	bic.w	r3, r3, #16
 800d0ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	330c      	adds	r3, #12
 800d0b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d0b6:	61ba      	str	r2, [r7, #24]
 800d0b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ba:	6979      	ldr	r1, [r7, #20]
 800d0bc:	69ba      	ldr	r2, [r7, #24]
 800d0be:	e841 2300 	strex	r3, r2, [r1]
 800d0c2:	613b      	str	r3, [r7, #16]
   return(result);
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d1e5      	bne.n	800d096 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2220      	movs	r2, #32
 800d0ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d0d8:	bf00      	nop
 800d0da:	3754      	adds	r7, #84	@ 0x54
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr

0800d0e4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b084      	sub	sp, #16
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d0f8:	68f8      	ldr	r0, [r7, #12]
 800d0fa:	f7ff ff21 	bl	800cf40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d0fe:	bf00      	nop
 800d100:	3710      	adds	r7, #16
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}

0800d106 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d106:	b480      	push	{r7}
 800d108:	b085      	sub	sp, #20
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d114:	b2db      	uxtb	r3, r3
 800d116:	2b21      	cmp	r3, #33	@ 0x21
 800d118:	d13e      	bne.n	800d198 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	689b      	ldr	r3, [r3, #8]
 800d11e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d122:	d114      	bne.n	800d14e <UART_Transmit_IT+0x48>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	691b      	ldr	r3, [r3, #16]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d110      	bne.n	800d14e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	6a1b      	ldr	r3, [r3, #32]
 800d130:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	881b      	ldrh	r3, [r3, #0]
 800d136:	461a      	mov	r2, r3
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d140:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	6a1b      	ldr	r3, [r3, #32]
 800d146:	1c9a      	adds	r2, r3, #2
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	621a      	str	r2, [r3, #32]
 800d14c:	e008      	b.n	800d160 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6a1b      	ldr	r3, [r3, #32]
 800d152:	1c59      	adds	r1, r3, #1
 800d154:	687a      	ldr	r2, [r7, #4]
 800d156:	6211      	str	r1, [r2, #32]
 800d158:	781a      	ldrb	r2, [r3, #0]
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d164:	b29b      	uxth	r3, r3
 800d166:	3b01      	subs	r3, #1
 800d168:	b29b      	uxth	r3, r3
 800d16a:	687a      	ldr	r2, [r7, #4]
 800d16c:	4619      	mov	r1, r3
 800d16e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d170:	2b00      	cmp	r3, #0
 800d172:	d10f      	bne.n	800d194 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	68da      	ldr	r2, [r3, #12]
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d182:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	68da      	ldr	r2, [r3, #12]
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d192:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d194:	2300      	movs	r3, #0
 800d196:	e000      	b.n	800d19a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d198:	2302      	movs	r3, #2
  }
}
 800d19a:	4618      	mov	r0, r3
 800d19c:	3714      	adds	r7, #20
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a4:	4770      	bx	lr

0800d1a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d1a6:	b580      	push	{r7, lr}
 800d1a8:	b082      	sub	sp, #8
 800d1aa:	af00      	add	r7, sp, #0
 800d1ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	68da      	ldr	r2, [r3, #12]
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d1bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2220      	movs	r2, #32
 800d1c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d1c6:	6878      	ldr	r0, [r7, #4]
 800d1c8:	f7ff fea6 	bl	800cf18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d1cc:	2300      	movs	r3, #0
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3708      	adds	r7, #8
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}

0800d1d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d1d6:	b580      	push	{r7, lr}
 800d1d8:	b08c      	sub	sp, #48	@ 0x30
 800d1da:	af00      	add	r7, sp, #0
 800d1dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d1ec:	b2db      	uxtb	r3, r3
 800d1ee:	2b22      	cmp	r3, #34	@ 0x22
 800d1f0:	f040 80aa 	bne.w	800d348 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	689b      	ldr	r3, [r3, #8]
 800d1f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d1fc:	d115      	bne.n	800d22a <UART_Receive_IT+0x54>
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	691b      	ldr	r3, [r3, #16]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d111      	bne.n	800d22a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d20a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	685b      	ldr	r3, [r3, #4]
 800d212:	b29b      	uxth	r3, r3
 800d214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d218:	b29a      	uxth	r2, r3
 800d21a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d21c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d222:	1c9a      	adds	r2, r3, #2
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	629a      	str	r2, [r3, #40]	@ 0x28
 800d228:	e024      	b.n	800d274 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d22e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	689b      	ldr	r3, [r3, #8]
 800d234:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d238:	d007      	beq.n	800d24a <UART_Receive_IT+0x74>
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	689b      	ldr	r3, [r3, #8]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d10a      	bne.n	800d258 <UART_Receive_IT+0x82>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	691b      	ldr	r3, [r3, #16]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d106      	bne.n	800d258 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	685b      	ldr	r3, [r3, #4]
 800d250:	b2da      	uxtb	r2, r3
 800d252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d254:	701a      	strb	r2, [r3, #0]
 800d256:	e008      	b.n	800d26a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	685b      	ldr	r3, [r3, #4]
 800d25e:	b2db      	uxtb	r3, r3
 800d260:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d264:	b2da      	uxtb	r2, r3
 800d266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d268:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d26e:	1c5a      	adds	r2, r3, #1
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d278:	b29b      	uxth	r3, r3
 800d27a:	3b01      	subs	r3, #1
 800d27c:	b29b      	uxth	r3, r3
 800d27e:	687a      	ldr	r2, [r7, #4]
 800d280:	4619      	mov	r1, r3
 800d282:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800d284:	2b00      	cmp	r3, #0
 800d286:	d15d      	bne.n	800d344 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	68da      	ldr	r2, [r3, #12]
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f022 0220 	bic.w	r2, r2, #32
 800d296:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	68da      	ldr	r2, [r3, #12]
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d2a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	695a      	ldr	r2, [r3, #20]
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f022 0201 	bic.w	r2, r2, #1
 800d2b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2220      	movs	r2, #32
 800d2bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2ca:	2b01      	cmp	r3, #1
 800d2cc:	d135      	bne.n	800d33a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	330c      	adds	r3, #12
 800d2da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	e853 3f00 	ldrex	r3, [r3]
 800d2e2:	613b      	str	r3, [r7, #16]
   return(result);
 800d2e4:	693b      	ldr	r3, [r7, #16]
 800d2e6:	f023 0310 	bic.w	r3, r3, #16
 800d2ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	330c      	adds	r3, #12
 800d2f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2f4:	623a      	str	r2, [r7, #32]
 800d2f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2f8:	69f9      	ldr	r1, [r7, #28]
 800d2fa:	6a3a      	ldr	r2, [r7, #32]
 800d2fc:	e841 2300 	strex	r3, r2, [r1]
 800d300:	61bb      	str	r3, [r7, #24]
   return(result);
 800d302:	69bb      	ldr	r3, [r7, #24]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d1e5      	bne.n	800d2d4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f003 0310 	and.w	r3, r3, #16
 800d312:	2b10      	cmp	r3, #16
 800d314:	d10a      	bne.n	800d32c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d316:	2300      	movs	r3, #0
 800d318:	60fb      	str	r3, [r7, #12]
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	60fb      	str	r3, [r7, #12]
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	685b      	ldr	r3, [r3, #4]
 800d328:	60fb      	str	r3, [r7, #12]
 800d32a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d330:	4619      	mov	r1, r3
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f7ff fe0e 	bl	800cf54 <HAL_UARTEx_RxEventCallback>
 800d338:	e002      	b.n	800d340 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d33a:	6878      	ldr	r0, [r7, #4]
 800d33c:	f7ff fdf6 	bl	800cf2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800d340:	2300      	movs	r3, #0
 800d342:	e002      	b.n	800d34a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800d344:	2300      	movs	r3, #0
 800d346:	e000      	b.n	800d34a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800d348:	2302      	movs	r3, #2
  }
}
 800d34a:	4618      	mov	r0, r3
 800d34c:	3730      	adds	r7, #48	@ 0x30
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}
	...

0800d354 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d358:	b0c0      	sub	sp, #256	@ 0x100
 800d35a:	af00      	add	r7, sp, #0
 800d35c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	691b      	ldr	r3, [r3, #16]
 800d368:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d36c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d370:	68d9      	ldr	r1, [r3, #12]
 800d372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d376:	681a      	ldr	r2, [r3, #0]
 800d378:	ea40 0301 	orr.w	r3, r0, r1
 800d37c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d37e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d382:	689a      	ldr	r2, [r3, #8]
 800d384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d388:	691b      	ldr	r3, [r3, #16]
 800d38a:	431a      	orrs	r2, r3
 800d38c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d390:	695b      	ldr	r3, [r3, #20]
 800d392:	431a      	orrs	r2, r3
 800d394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d398:	69db      	ldr	r3, [r3, #28]
 800d39a:	4313      	orrs	r3, r2
 800d39c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d3a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	68db      	ldr	r3, [r3, #12]
 800d3a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800d3ac:	f021 010c 	bic.w	r1, r1, #12
 800d3b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3b4:	681a      	ldr	r2, [r3, #0]
 800d3b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d3ba:	430b      	orrs	r3, r1
 800d3bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d3be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	695b      	ldr	r3, [r3, #20]
 800d3c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800d3ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3ce:	6999      	ldr	r1, [r3, #24]
 800d3d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3d4:	681a      	ldr	r2, [r3, #0]
 800d3d6:	ea40 0301 	orr.w	r3, r0, r1
 800d3da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d3dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3e0:	681a      	ldr	r2, [r3, #0]
 800d3e2:	4b8f      	ldr	r3, [pc, #572]	@ (800d620 <UART_SetConfig+0x2cc>)
 800d3e4:	429a      	cmp	r2, r3
 800d3e6:	d005      	beq.n	800d3f4 <UART_SetConfig+0xa0>
 800d3e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3ec:	681a      	ldr	r2, [r3, #0]
 800d3ee:	4b8d      	ldr	r3, [pc, #564]	@ (800d624 <UART_SetConfig+0x2d0>)
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d104      	bne.n	800d3fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d3f4:	f7fd fa76 	bl	800a8e4 <HAL_RCC_GetPCLK2Freq>
 800d3f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800d3fc:	e003      	b.n	800d406 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d3fe:	f7fd fa5d 	bl	800a8bc <HAL_RCC_GetPCLK1Freq>
 800d402:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d40a:	69db      	ldr	r3, [r3, #28]
 800d40c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d410:	f040 810c 	bne.w	800d62c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d414:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d418:	2200      	movs	r2, #0
 800d41a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d41e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800d422:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800d426:	4622      	mov	r2, r4
 800d428:	462b      	mov	r3, r5
 800d42a:	1891      	adds	r1, r2, r2
 800d42c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800d42e:	415b      	adcs	r3, r3
 800d430:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d432:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800d436:	4621      	mov	r1, r4
 800d438:	eb12 0801 	adds.w	r8, r2, r1
 800d43c:	4629      	mov	r1, r5
 800d43e:	eb43 0901 	adc.w	r9, r3, r1
 800d442:	f04f 0200 	mov.w	r2, #0
 800d446:	f04f 0300 	mov.w	r3, #0
 800d44a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d44e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d452:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d456:	4690      	mov	r8, r2
 800d458:	4699      	mov	r9, r3
 800d45a:	4623      	mov	r3, r4
 800d45c:	eb18 0303 	adds.w	r3, r8, r3
 800d460:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d464:	462b      	mov	r3, r5
 800d466:	eb49 0303 	adc.w	r3, r9, r3
 800d46a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d46e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d472:	685b      	ldr	r3, [r3, #4]
 800d474:	2200      	movs	r2, #0
 800d476:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d47a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800d47e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d482:	460b      	mov	r3, r1
 800d484:	18db      	adds	r3, r3, r3
 800d486:	653b      	str	r3, [r7, #80]	@ 0x50
 800d488:	4613      	mov	r3, r2
 800d48a:	eb42 0303 	adc.w	r3, r2, r3
 800d48e:	657b      	str	r3, [r7, #84]	@ 0x54
 800d490:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800d494:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800d498:	f7f3 fbd6 	bl	8000c48 <__aeabi_uldivmod>
 800d49c:	4602      	mov	r2, r0
 800d49e:	460b      	mov	r3, r1
 800d4a0:	4b61      	ldr	r3, [pc, #388]	@ (800d628 <UART_SetConfig+0x2d4>)
 800d4a2:	fba3 2302 	umull	r2, r3, r3, r2
 800d4a6:	095b      	lsrs	r3, r3, #5
 800d4a8:	011c      	lsls	r4, r3, #4
 800d4aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d4b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800d4b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800d4bc:	4642      	mov	r2, r8
 800d4be:	464b      	mov	r3, r9
 800d4c0:	1891      	adds	r1, r2, r2
 800d4c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d4c4:	415b      	adcs	r3, r3
 800d4c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d4c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800d4cc:	4641      	mov	r1, r8
 800d4ce:	eb12 0a01 	adds.w	sl, r2, r1
 800d4d2:	4649      	mov	r1, r9
 800d4d4:	eb43 0b01 	adc.w	fp, r3, r1
 800d4d8:	f04f 0200 	mov.w	r2, #0
 800d4dc:	f04f 0300 	mov.w	r3, #0
 800d4e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d4e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d4e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d4ec:	4692      	mov	sl, r2
 800d4ee:	469b      	mov	fp, r3
 800d4f0:	4643      	mov	r3, r8
 800d4f2:	eb1a 0303 	adds.w	r3, sl, r3
 800d4f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d4fa:	464b      	mov	r3, r9
 800d4fc:	eb4b 0303 	adc.w	r3, fp, r3
 800d500:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d508:	685b      	ldr	r3, [r3, #4]
 800d50a:	2200      	movs	r2, #0
 800d50c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d510:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800d514:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d518:	460b      	mov	r3, r1
 800d51a:	18db      	adds	r3, r3, r3
 800d51c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d51e:	4613      	mov	r3, r2
 800d520:	eb42 0303 	adc.w	r3, r2, r3
 800d524:	647b      	str	r3, [r7, #68]	@ 0x44
 800d526:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d52a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800d52e:	f7f3 fb8b 	bl	8000c48 <__aeabi_uldivmod>
 800d532:	4602      	mov	r2, r0
 800d534:	460b      	mov	r3, r1
 800d536:	4611      	mov	r1, r2
 800d538:	4b3b      	ldr	r3, [pc, #236]	@ (800d628 <UART_SetConfig+0x2d4>)
 800d53a:	fba3 2301 	umull	r2, r3, r3, r1
 800d53e:	095b      	lsrs	r3, r3, #5
 800d540:	2264      	movs	r2, #100	@ 0x64
 800d542:	fb02 f303 	mul.w	r3, r2, r3
 800d546:	1acb      	subs	r3, r1, r3
 800d548:	00db      	lsls	r3, r3, #3
 800d54a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800d54e:	4b36      	ldr	r3, [pc, #216]	@ (800d628 <UART_SetConfig+0x2d4>)
 800d550:	fba3 2302 	umull	r2, r3, r3, r2
 800d554:	095b      	lsrs	r3, r3, #5
 800d556:	005b      	lsls	r3, r3, #1
 800d558:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800d55c:	441c      	add	r4, r3
 800d55e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d562:	2200      	movs	r2, #0
 800d564:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d568:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800d56c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800d570:	4642      	mov	r2, r8
 800d572:	464b      	mov	r3, r9
 800d574:	1891      	adds	r1, r2, r2
 800d576:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d578:	415b      	adcs	r3, r3
 800d57a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d57c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d580:	4641      	mov	r1, r8
 800d582:	1851      	adds	r1, r2, r1
 800d584:	6339      	str	r1, [r7, #48]	@ 0x30
 800d586:	4649      	mov	r1, r9
 800d588:	414b      	adcs	r3, r1
 800d58a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d58c:	f04f 0200 	mov.w	r2, #0
 800d590:	f04f 0300 	mov.w	r3, #0
 800d594:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800d598:	4659      	mov	r1, fp
 800d59a:	00cb      	lsls	r3, r1, #3
 800d59c:	4651      	mov	r1, sl
 800d59e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d5a2:	4651      	mov	r1, sl
 800d5a4:	00ca      	lsls	r2, r1, #3
 800d5a6:	4610      	mov	r0, r2
 800d5a8:	4619      	mov	r1, r3
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	4642      	mov	r2, r8
 800d5ae:	189b      	adds	r3, r3, r2
 800d5b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d5b4:	464b      	mov	r3, r9
 800d5b6:	460a      	mov	r2, r1
 800d5b8:	eb42 0303 	adc.w	r3, r2, r3
 800d5bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d5c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d5c4:	685b      	ldr	r3, [r3, #4]
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d5cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800d5d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d5d4:	460b      	mov	r3, r1
 800d5d6:	18db      	adds	r3, r3, r3
 800d5d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d5da:	4613      	mov	r3, r2
 800d5dc:	eb42 0303 	adc.w	r3, r2, r3
 800d5e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d5e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d5e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800d5ea:	f7f3 fb2d 	bl	8000c48 <__aeabi_uldivmod>
 800d5ee:	4602      	mov	r2, r0
 800d5f0:	460b      	mov	r3, r1
 800d5f2:	4b0d      	ldr	r3, [pc, #52]	@ (800d628 <UART_SetConfig+0x2d4>)
 800d5f4:	fba3 1302 	umull	r1, r3, r3, r2
 800d5f8:	095b      	lsrs	r3, r3, #5
 800d5fa:	2164      	movs	r1, #100	@ 0x64
 800d5fc:	fb01 f303 	mul.w	r3, r1, r3
 800d600:	1ad3      	subs	r3, r2, r3
 800d602:	00db      	lsls	r3, r3, #3
 800d604:	3332      	adds	r3, #50	@ 0x32
 800d606:	4a08      	ldr	r2, [pc, #32]	@ (800d628 <UART_SetConfig+0x2d4>)
 800d608:	fba2 2303 	umull	r2, r3, r2, r3
 800d60c:	095b      	lsrs	r3, r3, #5
 800d60e:	f003 0207 	and.w	r2, r3, #7
 800d612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	4422      	add	r2, r4
 800d61a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d61c:	e106      	b.n	800d82c <UART_SetConfig+0x4d8>
 800d61e:	bf00      	nop
 800d620:	40011000 	.word	0x40011000
 800d624:	40011400 	.word	0x40011400
 800d628:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d62c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d630:	2200      	movs	r2, #0
 800d632:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d636:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800d63a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800d63e:	4642      	mov	r2, r8
 800d640:	464b      	mov	r3, r9
 800d642:	1891      	adds	r1, r2, r2
 800d644:	6239      	str	r1, [r7, #32]
 800d646:	415b      	adcs	r3, r3
 800d648:	627b      	str	r3, [r7, #36]	@ 0x24
 800d64a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d64e:	4641      	mov	r1, r8
 800d650:	1854      	adds	r4, r2, r1
 800d652:	4649      	mov	r1, r9
 800d654:	eb43 0501 	adc.w	r5, r3, r1
 800d658:	f04f 0200 	mov.w	r2, #0
 800d65c:	f04f 0300 	mov.w	r3, #0
 800d660:	00eb      	lsls	r3, r5, #3
 800d662:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d666:	00e2      	lsls	r2, r4, #3
 800d668:	4614      	mov	r4, r2
 800d66a:	461d      	mov	r5, r3
 800d66c:	4643      	mov	r3, r8
 800d66e:	18e3      	adds	r3, r4, r3
 800d670:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d674:	464b      	mov	r3, r9
 800d676:	eb45 0303 	adc.w	r3, r5, r3
 800d67a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d67e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d682:	685b      	ldr	r3, [r3, #4]
 800d684:	2200      	movs	r2, #0
 800d686:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d68a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d68e:	f04f 0200 	mov.w	r2, #0
 800d692:	f04f 0300 	mov.w	r3, #0
 800d696:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800d69a:	4629      	mov	r1, r5
 800d69c:	008b      	lsls	r3, r1, #2
 800d69e:	4621      	mov	r1, r4
 800d6a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d6a4:	4621      	mov	r1, r4
 800d6a6:	008a      	lsls	r2, r1, #2
 800d6a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d6ac:	f7f3 facc 	bl	8000c48 <__aeabi_uldivmod>
 800d6b0:	4602      	mov	r2, r0
 800d6b2:	460b      	mov	r3, r1
 800d6b4:	4b60      	ldr	r3, [pc, #384]	@ (800d838 <UART_SetConfig+0x4e4>)
 800d6b6:	fba3 2302 	umull	r2, r3, r3, r2
 800d6ba:	095b      	lsrs	r3, r3, #5
 800d6bc:	011c      	lsls	r4, r3, #4
 800d6be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d6c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d6cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800d6d0:	4642      	mov	r2, r8
 800d6d2:	464b      	mov	r3, r9
 800d6d4:	1891      	adds	r1, r2, r2
 800d6d6:	61b9      	str	r1, [r7, #24]
 800d6d8:	415b      	adcs	r3, r3
 800d6da:	61fb      	str	r3, [r7, #28]
 800d6dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d6e0:	4641      	mov	r1, r8
 800d6e2:	1851      	adds	r1, r2, r1
 800d6e4:	6139      	str	r1, [r7, #16]
 800d6e6:	4649      	mov	r1, r9
 800d6e8:	414b      	adcs	r3, r1
 800d6ea:	617b      	str	r3, [r7, #20]
 800d6ec:	f04f 0200 	mov.w	r2, #0
 800d6f0:	f04f 0300 	mov.w	r3, #0
 800d6f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d6f8:	4659      	mov	r1, fp
 800d6fa:	00cb      	lsls	r3, r1, #3
 800d6fc:	4651      	mov	r1, sl
 800d6fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d702:	4651      	mov	r1, sl
 800d704:	00ca      	lsls	r2, r1, #3
 800d706:	4610      	mov	r0, r2
 800d708:	4619      	mov	r1, r3
 800d70a:	4603      	mov	r3, r0
 800d70c:	4642      	mov	r2, r8
 800d70e:	189b      	adds	r3, r3, r2
 800d710:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d714:	464b      	mov	r3, r9
 800d716:	460a      	mov	r2, r1
 800d718:	eb42 0303 	adc.w	r3, r2, r3
 800d71c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	2200      	movs	r2, #0
 800d728:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d72a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d72c:	f04f 0200 	mov.w	r2, #0
 800d730:	f04f 0300 	mov.w	r3, #0
 800d734:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800d738:	4649      	mov	r1, r9
 800d73a:	008b      	lsls	r3, r1, #2
 800d73c:	4641      	mov	r1, r8
 800d73e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d742:	4641      	mov	r1, r8
 800d744:	008a      	lsls	r2, r1, #2
 800d746:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800d74a:	f7f3 fa7d 	bl	8000c48 <__aeabi_uldivmod>
 800d74e:	4602      	mov	r2, r0
 800d750:	460b      	mov	r3, r1
 800d752:	4611      	mov	r1, r2
 800d754:	4b38      	ldr	r3, [pc, #224]	@ (800d838 <UART_SetConfig+0x4e4>)
 800d756:	fba3 2301 	umull	r2, r3, r3, r1
 800d75a:	095b      	lsrs	r3, r3, #5
 800d75c:	2264      	movs	r2, #100	@ 0x64
 800d75e:	fb02 f303 	mul.w	r3, r2, r3
 800d762:	1acb      	subs	r3, r1, r3
 800d764:	011b      	lsls	r3, r3, #4
 800d766:	3332      	adds	r3, #50	@ 0x32
 800d768:	4a33      	ldr	r2, [pc, #204]	@ (800d838 <UART_SetConfig+0x4e4>)
 800d76a:	fba2 2303 	umull	r2, r3, r2, r3
 800d76e:	095b      	lsrs	r3, r3, #5
 800d770:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d774:	441c      	add	r4, r3
 800d776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d77a:	2200      	movs	r2, #0
 800d77c:	673b      	str	r3, [r7, #112]	@ 0x70
 800d77e:	677a      	str	r2, [r7, #116]	@ 0x74
 800d780:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800d784:	4642      	mov	r2, r8
 800d786:	464b      	mov	r3, r9
 800d788:	1891      	adds	r1, r2, r2
 800d78a:	60b9      	str	r1, [r7, #8]
 800d78c:	415b      	adcs	r3, r3
 800d78e:	60fb      	str	r3, [r7, #12]
 800d790:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d794:	4641      	mov	r1, r8
 800d796:	1851      	adds	r1, r2, r1
 800d798:	6039      	str	r1, [r7, #0]
 800d79a:	4649      	mov	r1, r9
 800d79c:	414b      	adcs	r3, r1
 800d79e:	607b      	str	r3, [r7, #4]
 800d7a0:	f04f 0200 	mov.w	r2, #0
 800d7a4:	f04f 0300 	mov.w	r3, #0
 800d7a8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d7ac:	4659      	mov	r1, fp
 800d7ae:	00cb      	lsls	r3, r1, #3
 800d7b0:	4651      	mov	r1, sl
 800d7b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d7b6:	4651      	mov	r1, sl
 800d7b8:	00ca      	lsls	r2, r1, #3
 800d7ba:	4610      	mov	r0, r2
 800d7bc:	4619      	mov	r1, r3
 800d7be:	4603      	mov	r3, r0
 800d7c0:	4642      	mov	r2, r8
 800d7c2:	189b      	adds	r3, r3, r2
 800d7c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d7c6:	464b      	mov	r3, r9
 800d7c8:	460a      	mov	r2, r1
 800d7ca:	eb42 0303 	adc.w	r3, r2, r3
 800d7ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d7d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d7d4:	685b      	ldr	r3, [r3, #4]
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	663b      	str	r3, [r7, #96]	@ 0x60
 800d7da:	667a      	str	r2, [r7, #100]	@ 0x64
 800d7dc:	f04f 0200 	mov.w	r2, #0
 800d7e0:	f04f 0300 	mov.w	r3, #0
 800d7e4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800d7e8:	4649      	mov	r1, r9
 800d7ea:	008b      	lsls	r3, r1, #2
 800d7ec:	4641      	mov	r1, r8
 800d7ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d7f2:	4641      	mov	r1, r8
 800d7f4:	008a      	lsls	r2, r1, #2
 800d7f6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800d7fa:	f7f3 fa25 	bl	8000c48 <__aeabi_uldivmod>
 800d7fe:	4602      	mov	r2, r0
 800d800:	460b      	mov	r3, r1
 800d802:	4b0d      	ldr	r3, [pc, #52]	@ (800d838 <UART_SetConfig+0x4e4>)
 800d804:	fba3 1302 	umull	r1, r3, r3, r2
 800d808:	095b      	lsrs	r3, r3, #5
 800d80a:	2164      	movs	r1, #100	@ 0x64
 800d80c:	fb01 f303 	mul.w	r3, r1, r3
 800d810:	1ad3      	subs	r3, r2, r3
 800d812:	011b      	lsls	r3, r3, #4
 800d814:	3332      	adds	r3, #50	@ 0x32
 800d816:	4a08      	ldr	r2, [pc, #32]	@ (800d838 <UART_SetConfig+0x4e4>)
 800d818:	fba2 2303 	umull	r2, r3, r2, r3
 800d81c:	095b      	lsrs	r3, r3, #5
 800d81e:	f003 020f 	and.w	r2, r3, #15
 800d822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	4422      	add	r2, r4
 800d82a:	609a      	str	r2, [r3, #8]
}
 800d82c:	bf00      	nop
 800d82e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800d832:	46bd      	mov	sp, r7
 800d834:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d838:	51eb851f 	.word	0x51eb851f

0800d83c <__cvt>:
 800d83c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d840:	ec57 6b10 	vmov	r6, r7, d0
 800d844:	2f00      	cmp	r7, #0
 800d846:	460c      	mov	r4, r1
 800d848:	4619      	mov	r1, r3
 800d84a:	463b      	mov	r3, r7
 800d84c:	bfbb      	ittet	lt
 800d84e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d852:	461f      	movlt	r7, r3
 800d854:	2300      	movge	r3, #0
 800d856:	232d      	movlt	r3, #45	@ 0x2d
 800d858:	700b      	strb	r3, [r1, #0]
 800d85a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d85c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d860:	4691      	mov	r9, r2
 800d862:	f023 0820 	bic.w	r8, r3, #32
 800d866:	bfbc      	itt	lt
 800d868:	4632      	movlt	r2, r6
 800d86a:	4616      	movlt	r6, r2
 800d86c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d870:	d005      	beq.n	800d87e <__cvt+0x42>
 800d872:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d876:	d100      	bne.n	800d87a <__cvt+0x3e>
 800d878:	3401      	adds	r4, #1
 800d87a:	2102      	movs	r1, #2
 800d87c:	e000      	b.n	800d880 <__cvt+0x44>
 800d87e:	2103      	movs	r1, #3
 800d880:	ab03      	add	r3, sp, #12
 800d882:	9301      	str	r3, [sp, #4]
 800d884:	ab02      	add	r3, sp, #8
 800d886:	9300      	str	r3, [sp, #0]
 800d888:	ec47 6b10 	vmov	d0, r6, r7
 800d88c:	4653      	mov	r3, sl
 800d88e:	4622      	mov	r2, r4
 800d890:	f000 ffb2 	bl	800e7f8 <_dtoa_r>
 800d894:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d898:	4605      	mov	r5, r0
 800d89a:	d119      	bne.n	800d8d0 <__cvt+0x94>
 800d89c:	f019 0f01 	tst.w	r9, #1
 800d8a0:	d00e      	beq.n	800d8c0 <__cvt+0x84>
 800d8a2:	eb00 0904 	add.w	r9, r0, r4
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	4630      	mov	r0, r6
 800d8ac:	4639      	mov	r1, r7
 800d8ae:	f7f3 f90b 	bl	8000ac8 <__aeabi_dcmpeq>
 800d8b2:	b108      	cbz	r0, 800d8b8 <__cvt+0x7c>
 800d8b4:	f8cd 900c 	str.w	r9, [sp, #12]
 800d8b8:	2230      	movs	r2, #48	@ 0x30
 800d8ba:	9b03      	ldr	r3, [sp, #12]
 800d8bc:	454b      	cmp	r3, r9
 800d8be:	d31e      	bcc.n	800d8fe <__cvt+0xc2>
 800d8c0:	9b03      	ldr	r3, [sp, #12]
 800d8c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d8c4:	1b5b      	subs	r3, r3, r5
 800d8c6:	4628      	mov	r0, r5
 800d8c8:	6013      	str	r3, [r2, #0]
 800d8ca:	b004      	add	sp, #16
 800d8cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d8d4:	eb00 0904 	add.w	r9, r0, r4
 800d8d8:	d1e5      	bne.n	800d8a6 <__cvt+0x6a>
 800d8da:	7803      	ldrb	r3, [r0, #0]
 800d8dc:	2b30      	cmp	r3, #48	@ 0x30
 800d8de:	d10a      	bne.n	800d8f6 <__cvt+0xba>
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	4630      	mov	r0, r6
 800d8e6:	4639      	mov	r1, r7
 800d8e8:	f7f3 f8ee 	bl	8000ac8 <__aeabi_dcmpeq>
 800d8ec:	b918      	cbnz	r0, 800d8f6 <__cvt+0xba>
 800d8ee:	f1c4 0401 	rsb	r4, r4, #1
 800d8f2:	f8ca 4000 	str.w	r4, [sl]
 800d8f6:	f8da 3000 	ldr.w	r3, [sl]
 800d8fa:	4499      	add	r9, r3
 800d8fc:	e7d3      	b.n	800d8a6 <__cvt+0x6a>
 800d8fe:	1c59      	adds	r1, r3, #1
 800d900:	9103      	str	r1, [sp, #12]
 800d902:	701a      	strb	r2, [r3, #0]
 800d904:	e7d9      	b.n	800d8ba <__cvt+0x7e>

0800d906 <__exponent>:
 800d906:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d908:	2900      	cmp	r1, #0
 800d90a:	bfba      	itte	lt
 800d90c:	4249      	neglt	r1, r1
 800d90e:	232d      	movlt	r3, #45	@ 0x2d
 800d910:	232b      	movge	r3, #43	@ 0x2b
 800d912:	2909      	cmp	r1, #9
 800d914:	7002      	strb	r2, [r0, #0]
 800d916:	7043      	strb	r3, [r0, #1]
 800d918:	dd29      	ble.n	800d96e <__exponent+0x68>
 800d91a:	f10d 0307 	add.w	r3, sp, #7
 800d91e:	461d      	mov	r5, r3
 800d920:	270a      	movs	r7, #10
 800d922:	461a      	mov	r2, r3
 800d924:	fbb1 f6f7 	udiv	r6, r1, r7
 800d928:	fb07 1416 	mls	r4, r7, r6, r1
 800d92c:	3430      	adds	r4, #48	@ 0x30
 800d92e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d932:	460c      	mov	r4, r1
 800d934:	2c63      	cmp	r4, #99	@ 0x63
 800d936:	f103 33ff 	add.w	r3, r3, #4294967295
 800d93a:	4631      	mov	r1, r6
 800d93c:	dcf1      	bgt.n	800d922 <__exponent+0x1c>
 800d93e:	3130      	adds	r1, #48	@ 0x30
 800d940:	1e94      	subs	r4, r2, #2
 800d942:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d946:	1c41      	adds	r1, r0, #1
 800d948:	4623      	mov	r3, r4
 800d94a:	42ab      	cmp	r3, r5
 800d94c:	d30a      	bcc.n	800d964 <__exponent+0x5e>
 800d94e:	f10d 0309 	add.w	r3, sp, #9
 800d952:	1a9b      	subs	r3, r3, r2
 800d954:	42ac      	cmp	r4, r5
 800d956:	bf88      	it	hi
 800d958:	2300      	movhi	r3, #0
 800d95a:	3302      	adds	r3, #2
 800d95c:	4403      	add	r3, r0
 800d95e:	1a18      	subs	r0, r3, r0
 800d960:	b003      	add	sp, #12
 800d962:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d964:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d968:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d96c:	e7ed      	b.n	800d94a <__exponent+0x44>
 800d96e:	2330      	movs	r3, #48	@ 0x30
 800d970:	3130      	adds	r1, #48	@ 0x30
 800d972:	7083      	strb	r3, [r0, #2]
 800d974:	70c1      	strb	r1, [r0, #3]
 800d976:	1d03      	adds	r3, r0, #4
 800d978:	e7f1      	b.n	800d95e <__exponent+0x58>
	...

0800d97c <_printf_float>:
 800d97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d980:	b08d      	sub	sp, #52	@ 0x34
 800d982:	460c      	mov	r4, r1
 800d984:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d988:	4616      	mov	r6, r2
 800d98a:	461f      	mov	r7, r3
 800d98c:	4605      	mov	r5, r0
 800d98e:	f000 fe25 	bl	800e5dc <_localeconv_r>
 800d992:	6803      	ldr	r3, [r0, #0]
 800d994:	9304      	str	r3, [sp, #16]
 800d996:	4618      	mov	r0, r3
 800d998:	f7f2 fc6a 	bl	8000270 <strlen>
 800d99c:	2300      	movs	r3, #0
 800d99e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d9a0:	f8d8 3000 	ldr.w	r3, [r8]
 800d9a4:	9005      	str	r0, [sp, #20]
 800d9a6:	3307      	adds	r3, #7
 800d9a8:	f023 0307 	bic.w	r3, r3, #7
 800d9ac:	f103 0208 	add.w	r2, r3, #8
 800d9b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d9b4:	f8d4 b000 	ldr.w	fp, [r4]
 800d9b8:	f8c8 2000 	str.w	r2, [r8]
 800d9bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d9c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d9c4:	9307      	str	r3, [sp, #28]
 800d9c6:	f8cd 8018 	str.w	r8, [sp, #24]
 800d9ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d9ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9d2:	4b9c      	ldr	r3, [pc, #624]	@ (800dc44 <_printf_float+0x2c8>)
 800d9d4:	f04f 32ff 	mov.w	r2, #4294967295
 800d9d8:	f7f3 f8a8 	bl	8000b2c <__aeabi_dcmpun>
 800d9dc:	bb70      	cbnz	r0, 800da3c <_printf_float+0xc0>
 800d9de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9e2:	4b98      	ldr	r3, [pc, #608]	@ (800dc44 <_printf_float+0x2c8>)
 800d9e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d9e8:	f7f3 f882 	bl	8000af0 <__aeabi_dcmple>
 800d9ec:	bb30      	cbnz	r0, 800da3c <_printf_float+0xc0>
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	2300      	movs	r3, #0
 800d9f2:	4640      	mov	r0, r8
 800d9f4:	4649      	mov	r1, r9
 800d9f6:	f7f3 f871 	bl	8000adc <__aeabi_dcmplt>
 800d9fa:	b110      	cbz	r0, 800da02 <_printf_float+0x86>
 800d9fc:	232d      	movs	r3, #45	@ 0x2d
 800d9fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da02:	4a91      	ldr	r2, [pc, #580]	@ (800dc48 <_printf_float+0x2cc>)
 800da04:	4b91      	ldr	r3, [pc, #580]	@ (800dc4c <_printf_float+0x2d0>)
 800da06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800da0a:	bf8c      	ite	hi
 800da0c:	4690      	movhi	r8, r2
 800da0e:	4698      	movls	r8, r3
 800da10:	2303      	movs	r3, #3
 800da12:	6123      	str	r3, [r4, #16]
 800da14:	f02b 0304 	bic.w	r3, fp, #4
 800da18:	6023      	str	r3, [r4, #0]
 800da1a:	f04f 0900 	mov.w	r9, #0
 800da1e:	9700      	str	r7, [sp, #0]
 800da20:	4633      	mov	r3, r6
 800da22:	aa0b      	add	r2, sp, #44	@ 0x2c
 800da24:	4621      	mov	r1, r4
 800da26:	4628      	mov	r0, r5
 800da28:	f000 f9d2 	bl	800ddd0 <_printf_common>
 800da2c:	3001      	adds	r0, #1
 800da2e:	f040 808d 	bne.w	800db4c <_printf_float+0x1d0>
 800da32:	f04f 30ff 	mov.w	r0, #4294967295
 800da36:	b00d      	add	sp, #52	@ 0x34
 800da38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da3c:	4642      	mov	r2, r8
 800da3e:	464b      	mov	r3, r9
 800da40:	4640      	mov	r0, r8
 800da42:	4649      	mov	r1, r9
 800da44:	f7f3 f872 	bl	8000b2c <__aeabi_dcmpun>
 800da48:	b140      	cbz	r0, 800da5c <_printf_float+0xe0>
 800da4a:	464b      	mov	r3, r9
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	bfbc      	itt	lt
 800da50:	232d      	movlt	r3, #45	@ 0x2d
 800da52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800da56:	4a7e      	ldr	r2, [pc, #504]	@ (800dc50 <_printf_float+0x2d4>)
 800da58:	4b7e      	ldr	r3, [pc, #504]	@ (800dc54 <_printf_float+0x2d8>)
 800da5a:	e7d4      	b.n	800da06 <_printf_float+0x8a>
 800da5c:	6863      	ldr	r3, [r4, #4]
 800da5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800da62:	9206      	str	r2, [sp, #24]
 800da64:	1c5a      	adds	r2, r3, #1
 800da66:	d13b      	bne.n	800dae0 <_printf_float+0x164>
 800da68:	2306      	movs	r3, #6
 800da6a:	6063      	str	r3, [r4, #4]
 800da6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800da70:	2300      	movs	r3, #0
 800da72:	6022      	str	r2, [r4, #0]
 800da74:	9303      	str	r3, [sp, #12]
 800da76:	ab0a      	add	r3, sp, #40	@ 0x28
 800da78:	e9cd a301 	strd	sl, r3, [sp, #4]
 800da7c:	ab09      	add	r3, sp, #36	@ 0x24
 800da7e:	9300      	str	r3, [sp, #0]
 800da80:	6861      	ldr	r1, [r4, #4]
 800da82:	ec49 8b10 	vmov	d0, r8, r9
 800da86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800da8a:	4628      	mov	r0, r5
 800da8c:	f7ff fed6 	bl	800d83c <__cvt>
 800da90:	9b06      	ldr	r3, [sp, #24]
 800da92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da94:	2b47      	cmp	r3, #71	@ 0x47
 800da96:	4680      	mov	r8, r0
 800da98:	d129      	bne.n	800daee <_printf_float+0x172>
 800da9a:	1cc8      	adds	r0, r1, #3
 800da9c:	db02      	blt.n	800daa4 <_printf_float+0x128>
 800da9e:	6863      	ldr	r3, [r4, #4]
 800daa0:	4299      	cmp	r1, r3
 800daa2:	dd41      	ble.n	800db28 <_printf_float+0x1ac>
 800daa4:	f1aa 0a02 	sub.w	sl, sl, #2
 800daa8:	fa5f fa8a 	uxtb.w	sl, sl
 800daac:	3901      	subs	r1, #1
 800daae:	4652      	mov	r2, sl
 800dab0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dab4:	9109      	str	r1, [sp, #36]	@ 0x24
 800dab6:	f7ff ff26 	bl	800d906 <__exponent>
 800daba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dabc:	1813      	adds	r3, r2, r0
 800dabe:	2a01      	cmp	r2, #1
 800dac0:	4681      	mov	r9, r0
 800dac2:	6123      	str	r3, [r4, #16]
 800dac4:	dc02      	bgt.n	800dacc <_printf_float+0x150>
 800dac6:	6822      	ldr	r2, [r4, #0]
 800dac8:	07d2      	lsls	r2, r2, #31
 800daca:	d501      	bpl.n	800dad0 <_printf_float+0x154>
 800dacc:	3301      	adds	r3, #1
 800dace:	6123      	str	r3, [r4, #16]
 800dad0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d0a2      	beq.n	800da1e <_printf_float+0xa2>
 800dad8:	232d      	movs	r3, #45	@ 0x2d
 800dada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dade:	e79e      	b.n	800da1e <_printf_float+0xa2>
 800dae0:	9a06      	ldr	r2, [sp, #24]
 800dae2:	2a47      	cmp	r2, #71	@ 0x47
 800dae4:	d1c2      	bne.n	800da6c <_printf_float+0xf0>
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d1c0      	bne.n	800da6c <_printf_float+0xf0>
 800daea:	2301      	movs	r3, #1
 800daec:	e7bd      	b.n	800da6a <_printf_float+0xee>
 800daee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800daf2:	d9db      	bls.n	800daac <_printf_float+0x130>
 800daf4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800daf8:	d118      	bne.n	800db2c <_printf_float+0x1b0>
 800dafa:	2900      	cmp	r1, #0
 800dafc:	6863      	ldr	r3, [r4, #4]
 800dafe:	dd0b      	ble.n	800db18 <_printf_float+0x19c>
 800db00:	6121      	str	r1, [r4, #16]
 800db02:	b913      	cbnz	r3, 800db0a <_printf_float+0x18e>
 800db04:	6822      	ldr	r2, [r4, #0]
 800db06:	07d0      	lsls	r0, r2, #31
 800db08:	d502      	bpl.n	800db10 <_printf_float+0x194>
 800db0a:	3301      	adds	r3, #1
 800db0c:	440b      	add	r3, r1
 800db0e:	6123      	str	r3, [r4, #16]
 800db10:	65a1      	str	r1, [r4, #88]	@ 0x58
 800db12:	f04f 0900 	mov.w	r9, #0
 800db16:	e7db      	b.n	800dad0 <_printf_float+0x154>
 800db18:	b913      	cbnz	r3, 800db20 <_printf_float+0x1a4>
 800db1a:	6822      	ldr	r2, [r4, #0]
 800db1c:	07d2      	lsls	r2, r2, #31
 800db1e:	d501      	bpl.n	800db24 <_printf_float+0x1a8>
 800db20:	3302      	adds	r3, #2
 800db22:	e7f4      	b.n	800db0e <_printf_float+0x192>
 800db24:	2301      	movs	r3, #1
 800db26:	e7f2      	b.n	800db0e <_printf_float+0x192>
 800db28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800db2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db2e:	4299      	cmp	r1, r3
 800db30:	db05      	blt.n	800db3e <_printf_float+0x1c2>
 800db32:	6823      	ldr	r3, [r4, #0]
 800db34:	6121      	str	r1, [r4, #16]
 800db36:	07d8      	lsls	r0, r3, #31
 800db38:	d5ea      	bpl.n	800db10 <_printf_float+0x194>
 800db3a:	1c4b      	adds	r3, r1, #1
 800db3c:	e7e7      	b.n	800db0e <_printf_float+0x192>
 800db3e:	2900      	cmp	r1, #0
 800db40:	bfd4      	ite	le
 800db42:	f1c1 0202 	rsble	r2, r1, #2
 800db46:	2201      	movgt	r2, #1
 800db48:	4413      	add	r3, r2
 800db4a:	e7e0      	b.n	800db0e <_printf_float+0x192>
 800db4c:	6823      	ldr	r3, [r4, #0]
 800db4e:	055a      	lsls	r2, r3, #21
 800db50:	d407      	bmi.n	800db62 <_printf_float+0x1e6>
 800db52:	6923      	ldr	r3, [r4, #16]
 800db54:	4642      	mov	r2, r8
 800db56:	4631      	mov	r1, r6
 800db58:	4628      	mov	r0, r5
 800db5a:	47b8      	blx	r7
 800db5c:	3001      	adds	r0, #1
 800db5e:	d12b      	bne.n	800dbb8 <_printf_float+0x23c>
 800db60:	e767      	b.n	800da32 <_printf_float+0xb6>
 800db62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800db66:	f240 80dd 	bls.w	800dd24 <_printf_float+0x3a8>
 800db6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800db6e:	2200      	movs	r2, #0
 800db70:	2300      	movs	r3, #0
 800db72:	f7f2 ffa9 	bl	8000ac8 <__aeabi_dcmpeq>
 800db76:	2800      	cmp	r0, #0
 800db78:	d033      	beq.n	800dbe2 <_printf_float+0x266>
 800db7a:	4a37      	ldr	r2, [pc, #220]	@ (800dc58 <_printf_float+0x2dc>)
 800db7c:	2301      	movs	r3, #1
 800db7e:	4631      	mov	r1, r6
 800db80:	4628      	mov	r0, r5
 800db82:	47b8      	blx	r7
 800db84:	3001      	adds	r0, #1
 800db86:	f43f af54 	beq.w	800da32 <_printf_float+0xb6>
 800db8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800db8e:	4543      	cmp	r3, r8
 800db90:	db02      	blt.n	800db98 <_printf_float+0x21c>
 800db92:	6823      	ldr	r3, [r4, #0]
 800db94:	07d8      	lsls	r0, r3, #31
 800db96:	d50f      	bpl.n	800dbb8 <_printf_float+0x23c>
 800db98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db9c:	4631      	mov	r1, r6
 800db9e:	4628      	mov	r0, r5
 800dba0:	47b8      	blx	r7
 800dba2:	3001      	adds	r0, #1
 800dba4:	f43f af45 	beq.w	800da32 <_printf_float+0xb6>
 800dba8:	f04f 0900 	mov.w	r9, #0
 800dbac:	f108 38ff 	add.w	r8, r8, #4294967295
 800dbb0:	f104 0a1a 	add.w	sl, r4, #26
 800dbb4:	45c8      	cmp	r8, r9
 800dbb6:	dc09      	bgt.n	800dbcc <_printf_float+0x250>
 800dbb8:	6823      	ldr	r3, [r4, #0]
 800dbba:	079b      	lsls	r3, r3, #30
 800dbbc:	f100 8103 	bmi.w	800ddc6 <_printf_float+0x44a>
 800dbc0:	68e0      	ldr	r0, [r4, #12]
 800dbc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbc4:	4298      	cmp	r0, r3
 800dbc6:	bfb8      	it	lt
 800dbc8:	4618      	movlt	r0, r3
 800dbca:	e734      	b.n	800da36 <_printf_float+0xba>
 800dbcc:	2301      	movs	r3, #1
 800dbce:	4652      	mov	r2, sl
 800dbd0:	4631      	mov	r1, r6
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	47b8      	blx	r7
 800dbd6:	3001      	adds	r0, #1
 800dbd8:	f43f af2b 	beq.w	800da32 <_printf_float+0xb6>
 800dbdc:	f109 0901 	add.w	r9, r9, #1
 800dbe0:	e7e8      	b.n	800dbb4 <_printf_float+0x238>
 800dbe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	dc39      	bgt.n	800dc5c <_printf_float+0x2e0>
 800dbe8:	4a1b      	ldr	r2, [pc, #108]	@ (800dc58 <_printf_float+0x2dc>)
 800dbea:	2301      	movs	r3, #1
 800dbec:	4631      	mov	r1, r6
 800dbee:	4628      	mov	r0, r5
 800dbf0:	47b8      	blx	r7
 800dbf2:	3001      	adds	r0, #1
 800dbf4:	f43f af1d 	beq.w	800da32 <_printf_float+0xb6>
 800dbf8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dbfc:	ea59 0303 	orrs.w	r3, r9, r3
 800dc00:	d102      	bne.n	800dc08 <_printf_float+0x28c>
 800dc02:	6823      	ldr	r3, [r4, #0]
 800dc04:	07d9      	lsls	r1, r3, #31
 800dc06:	d5d7      	bpl.n	800dbb8 <_printf_float+0x23c>
 800dc08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc0c:	4631      	mov	r1, r6
 800dc0e:	4628      	mov	r0, r5
 800dc10:	47b8      	blx	r7
 800dc12:	3001      	adds	r0, #1
 800dc14:	f43f af0d 	beq.w	800da32 <_printf_float+0xb6>
 800dc18:	f04f 0a00 	mov.w	sl, #0
 800dc1c:	f104 0b1a 	add.w	fp, r4, #26
 800dc20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc22:	425b      	negs	r3, r3
 800dc24:	4553      	cmp	r3, sl
 800dc26:	dc01      	bgt.n	800dc2c <_printf_float+0x2b0>
 800dc28:	464b      	mov	r3, r9
 800dc2a:	e793      	b.n	800db54 <_printf_float+0x1d8>
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	465a      	mov	r2, fp
 800dc30:	4631      	mov	r1, r6
 800dc32:	4628      	mov	r0, r5
 800dc34:	47b8      	blx	r7
 800dc36:	3001      	adds	r0, #1
 800dc38:	f43f aefb 	beq.w	800da32 <_printf_float+0xb6>
 800dc3c:	f10a 0a01 	add.w	sl, sl, #1
 800dc40:	e7ee      	b.n	800dc20 <_printf_float+0x2a4>
 800dc42:	bf00      	nop
 800dc44:	7fefffff 	.word	0x7fefffff
 800dc48:	08011744 	.word	0x08011744
 800dc4c:	08011740 	.word	0x08011740
 800dc50:	0801174c 	.word	0x0801174c
 800dc54:	08011748 	.word	0x08011748
 800dc58:	08011750 	.word	0x08011750
 800dc5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dc5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dc62:	4553      	cmp	r3, sl
 800dc64:	bfa8      	it	ge
 800dc66:	4653      	movge	r3, sl
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	4699      	mov	r9, r3
 800dc6c:	dc36      	bgt.n	800dcdc <_printf_float+0x360>
 800dc6e:	f04f 0b00 	mov.w	fp, #0
 800dc72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dc76:	f104 021a 	add.w	r2, r4, #26
 800dc7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dc7c:	9306      	str	r3, [sp, #24]
 800dc7e:	eba3 0309 	sub.w	r3, r3, r9
 800dc82:	455b      	cmp	r3, fp
 800dc84:	dc31      	bgt.n	800dcea <_printf_float+0x36e>
 800dc86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc88:	459a      	cmp	sl, r3
 800dc8a:	dc3a      	bgt.n	800dd02 <_printf_float+0x386>
 800dc8c:	6823      	ldr	r3, [r4, #0]
 800dc8e:	07da      	lsls	r2, r3, #31
 800dc90:	d437      	bmi.n	800dd02 <_printf_float+0x386>
 800dc92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc94:	ebaa 0903 	sub.w	r9, sl, r3
 800dc98:	9b06      	ldr	r3, [sp, #24]
 800dc9a:	ebaa 0303 	sub.w	r3, sl, r3
 800dc9e:	4599      	cmp	r9, r3
 800dca0:	bfa8      	it	ge
 800dca2:	4699      	movge	r9, r3
 800dca4:	f1b9 0f00 	cmp.w	r9, #0
 800dca8:	dc33      	bgt.n	800dd12 <_printf_float+0x396>
 800dcaa:	f04f 0800 	mov.w	r8, #0
 800dcae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dcb2:	f104 0b1a 	add.w	fp, r4, #26
 800dcb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcb8:	ebaa 0303 	sub.w	r3, sl, r3
 800dcbc:	eba3 0309 	sub.w	r3, r3, r9
 800dcc0:	4543      	cmp	r3, r8
 800dcc2:	f77f af79 	ble.w	800dbb8 <_printf_float+0x23c>
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	465a      	mov	r2, fp
 800dcca:	4631      	mov	r1, r6
 800dccc:	4628      	mov	r0, r5
 800dcce:	47b8      	blx	r7
 800dcd0:	3001      	adds	r0, #1
 800dcd2:	f43f aeae 	beq.w	800da32 <_printf_float+0xb6>
 800dcd6:	f108 0801 	add.w	r8, r8, #1
 800dcda:	e7ec      	b.n	800dcb6 <_printf_float+0x33a>
 800dcdc:	4642      	mov	r2, r8
 800dcde:	4631      	mov	r1, r6
 800dce0:	4628      	mov	r0, r5
 800dce2:	47b8      	blx	r7
 800dce4:	3001      	adds	r0, #1
 800dce6:	d1c2      	bne.n	800dc6e <_printf_float+0x2f2>
 800dce8:	e6a3      	b.n	800da32 <_printf_float+0xb6>
 800dcea:	2301      	movs	r3, #1
 800dcec:	4631      	mov	r1, r6
 800dcee:	4628      	mov	r0, r5
 800dcf0:	9206      	str	r2, [sp, #24]
 800dcf2:	47b8      	blx	r7
 800dcf4:	3001      	adds	r0, #1
 800dcf6:	f43f ae9c 	beq.w	800da32 <_printf_float+0xb6>
 800dcfa:	9a06      	ldr	r2, [sp, #24]
 800dcfc:	f10b 0b01 	add.w	fp, fp, #1
 800dd00:	e7bb      	b.n	800dc7a <_printf_float+0x2fe>
 800dd02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd06:	4631      	mov	r1, r6
 800dd08:	4628      	mov	r0, r5
 800dd0a:	47b8      	blx	r7
 800dd0c:	3001      	adds	r0, #1
 800dd0e:	d1c0      	bne.n	800dc92 <_printf_float+0x316>
 800dd10:	e68f      	b.n	800da32 <_printf_float+0xb6>
 800dd12:	9a06      	ldr	r2, [sp, #24]
 800dd14:	464b      	mov	r3, r9
 800dd16:	4442      	add	r2, r8
 800dd18:	4631      	mov	r1, r6
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	47b8      	blx	r7
 800dd1e:	3001      	adds	r0, #1
 800dd20:	d1c3      	bne.n	800dcaa <_printf_float+0x32e>
 800dd22:	e686      	b.n	800da32 <_printf_float+0xb6>
 800dd24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dd28:	f1ba 0f01 	cmp.w	sl, #1
 800dd2c:	dc01      	bgt.n	800dd32 <_printf_float+0x3b6>
 800dd2e:	07db      	lsls	r3, r3, #31
 800dd30:	d536      	bpl.n	800dda0 <_printf_float+0x424>
 800dd32:	2301      	movs	r3, #1
 800dd34:	4642      	mov	r2, r8
 800dd36:	4631      	mov	r1, r6
 800dd38:	4628      	mov	r0, r5
 800dd3a:	47b8      	blx	r7
 800dd3c:	3001      	adds	r0, #1
 800dd3e:	f43f ae78 	beq.w	800da32 <_printf_float+0xb6>
 800dd42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd46:	4631      	mov	r1, r6
 800dd48:	4628      	mov	r0, r5
 800dd4a:	47b8      	blx	r7
 800dd4c:	3001      	adds	r0, #1
 800dd4e:	f43f ae70 	beq.w	800da32 <_printf_float+0xb6>
 800dd52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dd56:	2200      	movs	r2, #0
 800dd58:	2300      	movs	r3, #0
 800dd5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd5e:	f7f2 feb3 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd62:	b9c0      	cbnz	r0, 800dd96 <_printf_float+0x41a>
 800dd64:	4653      	mov	r3, sl
 800dd66:	f108 0201 	add.w	r2, r8, #1
 800dd6a:	4631      	mov	r1, r6
 800dd6c:	4628      	mov	r0, r5
 800dd6e:	47b8      	blx	r7
 800dd70:	3001      	adds	r0, #1
 800dd72:	d10c      	bne.n	800dd8e <_printf_float+0x412>
 800dd74:	e65d      	b.n	800da32 <_printf_float+0xb6>
 800dd76:	2301      	movs	r3, #1
 800dd78:	465a      	mov	r2, fp
 800dd7a:	4631      	mov	r1, r6
 800dd7c:	4628      	mov	r0, r5
 800dd7e:	47b8      	blx	r7
 800dd80:	3001      	adds	r0, #1
 800dd82:	f43f ae56 	beq.w	800da32 <_printf_float+0xb6>
 800dd86:	f108 0801 	add.w	r8, r8, #1
 800dd8a:	45d0      	cmp	r8, sl
 800dd8c:	dbf3      	blt.n	800dd76 <_printf_float+0x3fa>
 800dd8e:	464b      	mov	r3, r9
 800dd90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dd94:	e6df      	b.n	800db56 <_printf_float+0x1da>
 800dd96:	f04f 0800 	mov.w	r8, #0
 800dd9a:	f104 0b1a 	add.w	fp, r4, #26
 800dd9e:	e7f4      	b.n	800dd8a <_printf_float+0x40e>
 800dda0:	2301      	movs	r3, #1
 800dda2:	4642      	mov	r2, r8
 800dda4:	e7e1      	b.n	800dd6a <_printf_float+0x3ee>
 800dda6:	2301      	movs	r3, #1
 800dda8:	464a      	mov	r2, r9
 800ddaa:	4631      	mov	r1, r6
 800ddac:	4628      	mov	r0, r5
 800ddae:	47b8      	blx	r7
 800ddb0:	3001      	adds	r0, #1
 800ddb2:	f43f ae3e 	beq.w	800da32 <_printf_float+0xb6>
 800ddb6:	f108 0801 	add.w	r8, r8, #1
 800ddba:	68e3      	ldr	r3, [r4, #12]
 800ddbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ddbe:	1a5b      	subs	r3, r3, r1
 800ddc0:	4543      	cmp	r3, r8
 800ddc2:	dcf0      	bgt.n	800dda6 <_printf_float+0x42a>
 800ddc4:	e6fc      	b.n	800dbc0 <_printf_float+0x244>
 800ddc6:	f04f 0800 	mov.w	r8, #0
 800ddca:	f104 0919 	add.w	r9, r4, #25
 800ddce:	e7f4      	b.n	800ddba <_printf_float+0x43e>

0800ddd0 <_printf_common>:
 800ddd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddd4:	4616      	mov	r6, r2
 800ddd6:	4698      	mov	r8, r3
 800ddd8:	688a      	ldr	r2, [r1, #8]
 800ddda:	690b      	ldr	r3, [r1, #16]
 800dddc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dde0:	4293      	cmp	r3, r2
 800dde2:	bfb8      	it	lt
 800dde4:	4613      	movlt	r3, r2
 800dde6:	6033      	str	r3, [r6, #0]
 800dde8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ddec:	4607      	mov	r7, r0
 800ddee:	460c      	mov	r4, r1
 800ddf0:	b10a      	cbz	r2, 800ddf6 <_printf_common+0x26>
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	6033      	str	r3, [r6, #0]
 800ddf6:	6823      	ldr	r3, [r4, #0]
 800ddf8:	0699      	lsls	r1, r3, #26
 800ddfa:	bf42      	ittt	mi
 800ddfc:	6833      	ldrmi	r3, [r6, #0]
 800ddfe:	3302      	addmi	r3, #2
 800de00:	6033      	strmi	r3, [r6, #0]
 800de02:	6825      	ldr	r5, [r4, #0]
 800de04:	f015 0506 	ands.w	r5, r5, #6
 800de08:	d106      	bne.n	800de18 <_printf_common+0x48>
 800de0a:	f104 0a19 	add.w	sl, r4, #25
 800de0e:	68e3      	ldr	r3, [r4, #12]
 800de10:	6832      	ldr	r2, [r6, #0]
 800de12:	1a9b      	subs	r3, r3, r2
 800de14:	42ab      	cmp	r3, r5
 800de16:	dc26      	bgt.n	800de66 <_printf_common+0x96>
 800de18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800de1c:	6822      	ldr	r2, [r4, #0]
 800de1e:	3b00      	subs	r3, #0
 800de20:	bf18      	it	ne
 800de22:	2301      	movne	r3, #1
 800de24:	0692      	lsls	r2, r2, #26
 800de26:	d42b      	bmi.n	800de80 <_printf_common+0xb0>
 800de28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800de2c:	4641      	mov	r1, r8
 800de2e:	4638      	mov	r0, r7
 800de30:	47c8      	blx	r9
 800de32:	3001      	adds	r0, #1
 800de34:	d01e      	beq.n	800de74 <_printf_common+0xa4>
 800de36:	6823      	ldr	r3, [r4, #0]
 800de38:	6922      	ldr	r2, [r4, #16]
 800de3a:	f003 0306 	and.w	r3, r3, #6
 800de3e:	2b04      	cmp	r3, #4
 800de40:	bf02      	ittt	eq
 800de42:	68e5      	ldreq	r5, [r4, #12]
 800de44:	6833      	ldreq	r3, [r6, #0]
 800de46:	1aed      	subeq	r5, r5, r3
 800de48:	68a3      	ldr	r3, [r4, #8]
 800de4a:	bf0c      	ite	eq
 800de4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800de50:	2500      	movne	r5, #0
 800de52:	4293      	cmp	r3, r2
 800de54:	bfc4      	itt	gt
 800de56:	1a9b      	subgt	r3, r3, r2
 800de58:	18ed      	addgt	r5, r5, r3
 800de5a:	2600      	movs	r6, #0
 800de5c:	341a      	adds	r4, #26
 800de5e:	42b5      	cmp	r5, r6
 800de60:	d11a      	bne.n	800de98 <_printf_common+0xc8>
 800de62:	2000      	movs	r0, #0
 800de64:	e008      	b.n	800de78 <_printf_common+0xa8>
 800de66:	2301      	movs	r3, #1
 800de68:	4652      	mov	r2, sl
 800de6a:	4641      	mov	r1, r8
 800de6c:	4638      	mov	r0, r7
 800de6e:	47c8      	blx	r9
 800de70:	3001      	adds	r0, #1
 800de72:	d103      	bne.n	800de7c <_printf_common+0xac>
 800de74:	f04f 30ff 	mov.w	r0, #4294967295
 800de78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de7c:	3501      	adds	r5, #1
 800de7e:	e7c6      	b.n	800de0e <_printf_common+0x3e>
 800de80:	18e1      	adds	r1, r4, r3
 800de82:	1c5a      	adds	r2, r3, #1
 800de84:	2030      	movs	r0, #48	@ 0x30
 800de86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800de8a:	4422      	add	r2, r4
 800de8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800de90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800de94:	3302      	adds	r3, #2
 800de96:	e7c7      	b.n	800de28 <_printf_common+0x58>
 800de98:	2301      	movs	r3, #1
 800de9a:	4622      	mov	r2, r4
 800de9c:	4641      	mov	r1, r8
 800de9e:	4638      	mov	r0, r7
 800dea0:	47c8      	blx	r9
 800dea2:	3001      	adds	r0, #1
 800dea4:	d0e6      	beq.n	800de74 <_printf_common+0xa4>
 800dea6:	3601      	adds	r6, #1
 800dea8:	e7d9      	b.n	800de5e <_printf_common+0x8e>
	...

0800deac <_printf_i>:
 800deac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800deb0:	7e0f      	ldrb	r7, [r1, #24]
 800deb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800deb4:	2f78      	cmp	r7, #120	@ 0x78
 800deb6:	4691      	mov	r9, r2
 800deb8:	4680      	mov	r8, r0
 800deba:	460c      	mov	r4, r1
 800debc:	469a      	mov	sl, r3
 800debe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dec2:	d807      	bhi.n	800ded4 <_printf_i+0x28>
 800dec4:	2f62      	cmp	r7, #98	@ 0x62
 800dec6:	d80a      	bhi.n	800dede <_printf_i+0x32>
 800dec8:	2f00      	cmp	r7, #0
 800deca:	f000 80d1 	beq.w	800e070 <_printf_i+0x1c4>
 800dece:	2f58      	cmp	r7, #88	@ 0x58
 800ded0:	f000 80b8 	beq.w	800e044 <_printf_i+0x198>
 800ded4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ded8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dedc:	e03a      	b.n	800df54 <_printf_i+0xa8>
 800dede:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dee2:	2b15      	cmp	r3, #21
 800dee4:	d8f6      	bhi.n	800ded4 <_printf_i+0x28>
 800dee6:	a101      	add	r1, pc, #4	@ (adr r1, 800deec <_printf_i+0x40>)
 800dee8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800deec:	0800df45 	.word	0x0800df45
 800def0:	0800df59 	.word	0x0800df59
 800def4:	0800ded5 	.word	0x0800ded5
 800def8:	0800ded5 	.word	0x0800ded5
 800defc:	0800ded5 	.word	0x0800ded5
 800df00:	0800ded5 	.word	0x0800ded5
 800df04:	0800df59 	.word	0x0800df59
 800df08:	0800ded5 	.word	0x0800ded5
 800df0c:	0800ded5 	.word	0x0800ded5
 800df10:	0800ded5 	.word	0x0800ded5
 800df14:	0800ded5 	.word	0x0800ded5
 800df18:	0800e057 	.word	0x0800e057
 800df1c:	0800df83 	.word	0x0800df83
 800df20:	0800e011 	.word	0x0800e011
 800df24:	0800ded5 	.word	0x0800ded5
 800df28:	0800ded5 	.word	0x0800ded5
 800df2c:	0800e079 	.word	0x0800e079
 800df30:	0800ded5 	.word	0x0800ded5
 800df34:	0800df83 	.word	0x0800df83
 800df38:	0800ded5 	.word	0x0800ded5
 800df3c:	0800ded5 	.word	0x0800ded5
 800df40:	0800e019 	.word	0x0800e019
 800df44:	6833      	ldr	r3, [r6, #0]
 800df46:	1d1a      	adds	r2, r3, #4
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	6032      	str	r2, [r6, #0]
 800df4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800df50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800df54:	2301      	movs	r3, #1
 800df56:	e09c      	b.n	800e092 <_printf_i+0x1e6>
 800df58:	6833      	ldr	r3, [r6, #0]
 800df5a:	6820      	ldr	r0, [r4, #0]
 800df5c:	1d19      	adds	r1, r3, #4
 800df5e:	6031      	str	r1, [r6, #0]
 800df60:	0606      	lsls	r6, r0, #24
 800df62:	d501      	bpl.n	800df68 <_printf_i+0xbc>
 800df64:	681d      	ldr	r5, [r3, #0]
 800df66:	e003      	b.n	800df70 <_printf_i+0xc4>
 800df68:	0645      	lsls	r5, r0, #25
 800df6a:	d5fb      	bpl.n	800df64 <_printf_i+0xb8>
 800df6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800df70:	2d00      	cmp	r5, #0
 800df72:	da03      	bge.n	800df7c <_printf_i+0xd0>
 800df74:	232d      	movs	r3, #45	@ 0x2d
 800df76:	426d      	negs	r5, r5
 800df78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df7c:	4858      	ldr	r0, [pc, #352]	@ (800e0e0 <_printf_i+0x234>)
 800df7e:	230a      	movs	r3, #10
 800df80:	e011      	b.n	800dfa6 <_printf_i+0xfa>
 800df82:	6821      	ldr	r1, [r4, #0]
 800df84:	6833      	ldr	r3, [r6, #0]
 800df86:	0608      	lsls	r0, r1, #24
 800df88:	f853 5b04 	ldr.w	r5, [r3], #4
 800df8c:	d402      	bmi.n	800df94 <_printf_i+0xe8>
 800df8e:	0649      	lsls	r1, r1, #25
 800df90:	bf48      	it	mi
 800df92:	b2ad      	uxthmi	r5, r5
 800df94:	2f6f      	cmp	r7, #111	@ 0x6f
 800df96:	4852      	ldr	r0, [pc, #328]	@ (800e0e0 <_printf_i+0x234>)
 800df98:	6033      	str	r3, [r6, #0]
 800df9a:	bf14      	ite	ne
 800df9c:	230a      	movne	r3, #10
 800df9e:	2308      	moveq	r3, #8
 800dfa0:	2100      	movs	r1, #0
 800dfa2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dfa6:	6866      	ldr	r6, [r4, #4]
 800dfa8:	60a6      	str	r6, [r4, #8]
 800dfaa:	2e00      	cmp	r6, #0
 800dfac:	db05      	blt.n	800dfba <_printf_i+0x10e>
 800dfae:	6821      	ldr	r1, [r4, #0]
 800dfb0:	432e      	orrs	r6, r5
 800dfb2:	f021 0104 	bic.w	r1, r1, #4
 800dfb6:	6021      	str	r1, [r4, #0]
 800dfb8:	d04b      	beq.n	800e052 <_printf_i+0x1a6>
 800dfba:	4616      	mov	r6, r2
 800dfbc:	fbb5 f1f3 	udiv	r1, r5, r3
 800dfc0:	fb03 5711 	mls	r7, r3, r1, r5
 800dfc4:	5dc7      	ldrb	r7, [r0, r7]
 800dfc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dfca:	462f      	mov	r7, r5
 800dfcc:	42bb      	cmp	r3, r7
 800dfce:	460d      	mov	r5, r1
 800dfd0:	d9f4      	bls.n	800dfbc <_printf_i+0x110>
 800dfd2:	2b08      	cmp	r3, #8
 800dfd4:	d10b      	bne.n	800dfee <_printf_i+0x142>
 800dfd6:	6823      	ldr	r3, [r4, #0]
 800dfd8:	07df      	lsls	r7, r3, #31
 800dfda:	d508      	bpl.n	800dfee <_printf_i+0x142>
 800dfdc:	6923      	ldr	r3, [r4, #16]
 800dfde:	6861      	ldr	r1, [r4, #4]
 800dfe0:	4299      	cmp	r1, r3
 800dfe2:	bfde      	ittt	le
 800dfe4:	2330      	movle	r3, #48	@ 0x30
 800dfe6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dfea:	f106 36ff 	addle.w	r6, r6, #4294967295
 800dfee:	1b92      	subs	r2, r2, r6
 800dff0:	6122      	str	r2, [r4, #16]
 800dff2:	f8cd a000 	str.w	sl, [sp]
 800dff6:	464b      	mov	r3, r9
 800dff8:	aa03      	add	r2, sp, #12
 800dffa:	4621      	mov	r1, r4
 800dffc:	4640      	mov	r0, r8
 800dffe:	f7ff fee7 	bl	800ddd0 <_printf_common>
 800e002:	3001      	adds	r0, #1
 800e004:	d14a      	bne.n	800e09c <_printf_i+0x1f0>
 800e006:	f04f 30ff 	mov.w	r0, #4294967295
 800e00a:	b004      	add	sp, #16
 800e00c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e010:	6823      	ldr	r3, [r4, #0]
 800e012:	f043 0320 	orr.w	r3, r3, #32
 800e016:	6023      	str	r3, [r4, #0]
 800e018:	4832      	ldr	r0, [pc, #200]	@ (800e0e4 <_printf_i+0x238>)
 800e01a:	2778      	movs	r7, #120	@ 0x78
 800e01c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e020:	6823      	ldr	r3, [r4, #0]
 800e022:	6831      	ldr	r1, [r6, #0]
 800e024:	061f      	lsls	r7, r3, #24
 800e026:	f851 5b04 	ldr.w	r5, [r1], #4
 800e02a:	d402      	bmi.n	800e032 <_printf_i+0x186>
 800e02c:	065f      	lsls	r7, r3, #25
 800e02e:	bf48      	it	mi
 800e030:	b2ad      	uxthmi	r5, r5
 800e032:	6031      	str	r1, [r6, #0]
 800e034:	07d9      	lsls	r1, r3, #31
 800e036:	bf44      	itt	mi
 800e038:	f043 0320 	orrmi.w	r3, r3, #32
 800e03c:	6023      	strmi	r3, [r4, #0]
 800e03e:	b11d      	cbz	r5, 800e048 <_printf_i+0x19c>
 800e040:	2310      	movs	r3, #16
 800e042:	e7ad      	b.n	800dfa0 <_printf_i+0xf4>
 800e044:	4826      	ldr	r0, [pc, #152]	@ (800e0e0 <_printf_i+0x234>)
 800e046:	e7e9      	b.n	800e01c <_printf_i+0x170>
 800e048:	6823      	ldr	r3, [r4, #0]
 800e04a:	f023 0320 	bic.w	r3, r3, #32
 800e04e:	6023      	str	r3, [r4, #0]
 800e050:	e7f6      	b.n	800e040 <_printf_i+0x194>
 800e052:	4616      	mov	r6, r2
 800e054:	e7bd      	b.n	800dfd2 <_printf_i+0x126>
 800e056:	6833      	ldr	r3, [r6, #0]
 800e058:	6825      	ldr	r5, [r4, #0]
 800e05a:	6961      	ldr	r1, [r4, #20]
 800e05c:	1d18      	adds	r0, r3, #4
 800e05e:	6030      	str	r0, [r6, #0]
 800e060:	062e      	lsls	r6, r5, #24
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	d501      	bpl.n	800e06a <_printf_i+0x1be>
 800e066:	6019      	str	r1, [r3, #0]
 800e068:	e002      	b.n	800e070 <_printf_i+0x1c4>
 800e06a:	0668      	lsls	r0, r5, #25
 800e06c:	d5fb      	bpl.n	800e066 <_printf_i+0x1ba>
 800e06e:	8019      	strh	r1, [r3, #0]
 800e070:	2300      	movs	r3, #0
 800e072:	6123      	str	r3, [r4, #16]
 800e074:	4616      	mov	r6, r2
 800e076:	e7bc      	b.n	800dff2 <_printf_i+0x146>
 800e078:	6833      	ldr	r3, [r6, #0]
 800e07a:	1d1a      	adds	r2, r3, #4
 800e07c:	6032      	str	r2, [r6, #0]
 800e07e:	681e      	ldr	r6, [r3, #0]
 800e080:	6862      	ldr	r2, [r4, #4]
 800e082:	2100      	movs	r1, #0
 800e084:	4630      	mov	r0, r6
 800e086:	f7f2 f8a3 	bl	80001d0 <memchr>
 800e08a:	b108      	cbz	r0, 800e090 <_printf_i+0x1e4>
 800e08c:	1b80      	subs	r0, r0, r6
 800e08e:	6060      	str	r0, [r4, #4]
 800e090:	6863      	ldr	r3, [r4, #4]
 800e092:	6123      	str	r3, [r4, #16]
 800e094:	2300      	movs	r3, #0
 800e096:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e09a:	e7aa      	b.n	800dff2 <_printf_i+0x146>
 800e09c:	6923      	ldr	r3, [r4, #16]
 800e09e:	4632      	mov	r2, r6
 800e0a0:	4649      	mov	r1, r9
 800e0a2:	4640      	mov	r0, r8
 800e0a4:	47d0      	blx	sl
 800e0a6:	3001      	adds	r0, #1
 800e0a8:	d0ad      	beq.n	800e006 <_printf_i+0x15a>
 800e0aa:	6823      	ldr	r3, [r4, #0]
 800e0ac:	079b      	lsls	r3, r3, #30
 800e0ae:	d413      	bmi.n	800e0d8 <_printf_i+0x22c>
 800e0b0:	68e0      	ldr	r0, [r4, #12]
 800e0b2:	9b03      	ldr	r3, [sp, #12]
 800e0b4:	4298      	cmp	r0, r3
 800e0b6:	bfb8      	it	lt
 800e0b8:	4618      	movlt	r0, r3
 800e0ba:	e7a6      	b.n	800e00a <_printf_i+0x15e>
 800e0bc:	2301      	movs	r3, #1
 800e0be:	4632      	mov	r2, r6
 800e0c0:	4649      	mov	r1, r9
 800e0c2:	4640      	mov	r0, r8
 800e0c4:	47d0      	blx	sl
 800e0c6:	3001      	adds	r0, #1
 800e0c8:	d09d      	beq.n	800e006 <_printf_i+0x15a>
 800e0ca:	3501      	adds	r5, #1
 800e0cc:	68e3      	ldr	r3, [r4, #12]
 800e0ce:	9903      	ldr	r1, [sp, #12]
 800e0d0:	1a5b      	subs	r3, r3, r1
 800e0d2:	42ab      	cmp	r3, r5
 800e0d4:	dcf2      	bgt.n	800e0bc <_printf_i+0x210>
 800e0d6:	e7eb      	b.n	800e0b0 <_printf_i+0x204>
 800e0d8:	2500      	movs	r5, #0
 800e0da:	f104 0619 	add.w	r6, r4, #25
 800e0de:	e7f5      	b.n	800e0cc <_printf_i+0x220>
 800e0e0:	08011752 	.word	0x08011752
 800e0e4:	08011763 	.word	0x08011763

0800e0e8 <std>:
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	b510      	push	{r4, lr}
 800e0ec:	4604      	mov	r4, r0
 800e0ee:	e9c0 3300 	strd	r3, r3, [r0]
 800e0f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e0f6:	6083      	str	r3, [r0, #8]
 800e0f8:	8181      	strh	r1, [r0, #12]
 800e0fa:	6643      	str	r3, [r0, #100]	@ 0x64
 800e0fc:	81c2      	strh	r2, [r0, #14]
 800e0fe:	6183      	str	r3, [r0, #24]
 800e100:	4619      	mov	r1, r3
 800e102:	2208      	movs	r2, #8
 800e104:	305c      	adds	r0, #92	@ 0x5c
 800e106:	f000 fa61 	bl	800e5cc <memset>
 800e10a:	4b0d      	ldr	r3, [pc, #52]	@ (800e140 <std+0x58>)
 800e10c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e10e:	4b0d      	ldr	r3, [pc, #52]	@ (800e144 <std+0x5c>)
 800e110:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e112:	4b0d      	ldr	r3, [pc, #52]	@ (800e148 <std+0x60>)
 800e114:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e116:	4b0d      	ldr	r3, [pc, #52]	@ (800e14c <std+0x64>)
 800e118:	6323      	str	r3, [r4, #48]	@ 0x30
 800e11a:	4b0d      	ldr	r3, [pc, #52]	@ (800e150 <std+0x68>)
 800e11c:	6224      	str	r4, [r4, #32]
 800e11e:	429c      	cmp	r4, r3
 800e120:	d006      	beq.n	800e130 <std+0x48>
 800e122:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e126:	4294      	cmp	r4, r2
 800e128:	d002      	beq.n	800e130 <std+0x48>
 800e12a:	33d0      	adds	r3, #208	@ 0xd0
 800e12c:	429c      	cmp	r4, r3
 800e12e:	d105      	bne.n	800e13c <std+0x54>
 800e130:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e138:	f000 bac4 	b.w	800e6c4 <__retarget_lock_init_recursive>
 800e13c:	bd10      	pop	{r4, pc}
 800e13e:	bf00      	nop
 800e140:	0800e3fd 	.word	0x0800e3fd
 800e144:	0800e41f 	.word	0x0800e41f
 800e148:	0800e457 	.word	0x0800e457
 800e14c:	0800e47b 	.word	0x0800e47b
 800e150:	200017ec 	.word	0x200017ec

0800e154 <stdio_exit_handler>:
 800e154:	4a02      	ldr	r2, [pc, #8]	@ (800e160 <stdio_exit_handler+0xc>)
 800e156:	4903      	ldr	r1, [pc, #12]	@ (800e164 <stdio_exit_handler+0x10>)
 800e158:	4803      	ldr	r0, [pc, #12]	@ (800e168 <stdio_exit_handler+0x14>)
 800e15a:	f000 b869 	b.w	800e230 <_fwalk_sglue>
 800e15e:	bf00      	nop
 800e160:	20000134 	.word	0x20000134
 800e164:	080102c9 	.word	0x080102c9
 800e168:	20000144 	.word	0x20000144

0800e16c <cleanup_stdio>:
 800e16c:	6841      	ldr	r1, [r0, #4]
 800e16e:	4b0c      	ldr	r3, [pc, #48]	@ (800e1a0 <cleanup_stdio+0x34>)
 800e170:	4299      	cmp	r1, r3
 800e172:	b510      	push	{r4, lr}
 800e174:	4604      	mov	r4, r0
 800e176:	d001      	beq.n	800e17c <cleanup_stdio+0x10>
 800e178:	f002 f8a6 	bl	80102c8 <_fflush_r>
 800e17c:	68a1      	ldr	r1, [r4, #8]
 800e17e:	4b09      	ldr	r3, [pc, #36]	@ (800e1a4 <cleanup_stdio+0x38>)
 800e180:	4299      	cmp	r1, r3
 800e182:	d002      	beq.n	800e18a <cleanup_stdio+0x1e>
 800e184:	4620      	mov	r0, r4
 800e186:	f002 f89f 	bl	80102c8 <_fflush_r>
 800e18a:	68e1      	ldr	r1, [r4, #12]
 800e18c:	4b06      	ldr	r3, [pc, #24]	@ (800e1a8 <cleanup_stdio+0x3c>)
 800e18e:	4299      	cmp	r1, r3
 800e190:	d004      	beq.n	800e19c <cleanup_stdio+0x30>
 800e192:	4620      	mov	r0, r4
 800e194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e198:	f002 b896 	b.w	80102c8 <_fflush_r>
 800e19c:	bd10      	pop	{r4, pc}
 800e19e:	bf00      	nop
 800e1a0:	200017ec 	.word	0x200017ec
 800e1a4:	20001854 	.word	0x20001854
 800e1a8:	200018bc 	.word	0x200018bc

0800e1ac <global_stdio_init.part.0>:
 800e1ac:	b510      	push	{r4, lr}
 800e1ae:	4b0b      	ldr	r3, [pc, #44]	@ (800e1dc <global_stdio_init.part.0+0x30>)
 800e1b0:	4c0b      	ldr	r4, [pc, #44]	@ (800e1e0 <global_stdio_init.part.0+0x34>)
 800e1b2:	4a0c      	ldr	r2, [pc, #48]	@ (800e1e4 <global_stdio_init.part.0+0x38>)
 800e1b4:	601a      	str	r2, [r3, #0]
 800e1b6:	4620      	mov	r0, r4
 800e1b8:	2200      	movs	r2, #0
 800e1ba:	2104      	movs	r1, #4
 800e1bc:	f7ff ff94 	bl	800e0e8 <std>
 800e1c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e1c4:	2201      	movs	r2, #1
 800e1c6:	2109      	movs	r1, #9
 800e1c8:	f7ff ff8e 	bl	800e0e8 <std>
 800e1cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e1d0:	2202      	movs	r2, #2
 800e1d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1d6:	2112      	movs	r1, #18
 800e1d8:	f7ff bf86 	b.w	800e0e8 <std>
 800e1dc:	20001924 	.word	0x20001924
 800e1e0:	200017ec 	.word	0x200017ec
 800e1e4:	0800e155 	.word	0x0800e155

0800e1e8 <__sfp_lock_acquire>:
 800e1e8:	4801      	ldr	r0, [pc, #4]	@ (800e1f0 <__sfp_lock_acquire+0x8>)
 800e1ea:	f000 ba6c 	b.w	800e6c6 <__retarget_lock_acquire_recursive>
 800e1ee:	bf00      	nop
 800e1f0:	2000192d 	.word	0x2000192d

0800e1f4 <__sfp_lock_release>:
 800e1f4:	4801      	ldr	r0, [pc, #4]	@ (800e1fc <__sfp_lock_release+0x8>)
 800e1f6:	f000 ba67 	b.w	800e6c8 <__retarget_lock_release_recursive>
 800e1fa:	bf00      	nop
 800e1fc:	2000192d 	.word	0x2000192d

0800e200 <__sinit>:
 800e200:	b510      	push	{r4, lr}
 800e202:	4604      	mov	r4, r0
 800e204:	f7ff fff0 	bl	800e1e8 <__sfp_lock_acquire>
 800e208:	6a23      	ldr	r3, [r4, #32]
 800e20a:	b11b      	cbz	r3, 800e214 <__sinit+0x14>
 800e20c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e210:	f7ff bff0 	b.w	800e1f4 <__sfp_lock_release>
 800e214:	4b04      	ldr	r3, [pc, #16]	@ (800e228 <__sinit+0x28>)
 800e216:	6223      	str	r3, [r4, #32]
 800e218:	4b04      	ldr	r3, [pc, #16]	@ (800e22c <__sinit+0x2c>)
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d1f5      	bne.n	800e20c <__sinit+0xc>
 800e220:	f7ff ffc4 	bl	800e1ac <global_stdio_init.part.0>
 800e224:	e7f2      	b.n	800e20c <__sinit+0xc>
 800e226:	bf00      	nop
 800e228:	0800e16d 	.word	0x0800e16d
 800e22c:	20001924 	.word	0x20001924

0800e230 <_fwalk_sglue>:
 800e230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e234:	4607      	mov	r7, r0
 800e236:	4688      	mov	r8, r1
 800e238:	4614      	mov	r4, r2
 800e23a:	2600      	movs	r6, #0
 800e23c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e240:	f1b9 0901 	subs.w	r9, r9, #1
 800e244:	d505      	bpl.n	800e252 <_fwalk_sglue+0x22>
 800e246:	6824      	ldr	r4, [r4, #0]
 800e248:	2c00      	cmp	r4, #0
 800e24a:	d1f7      	bne.n	800e23c <_fwalk_sglue+0xc>
 800e24c:	4630      	mov	r0, r6
 800e24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e252:	89ab      	ldrh	r3, [r5, #12]
 800e254:	2b01      	cmp	r3, #1
 800e256:	d907      	bls.n	800e268 <_fwalk_sglue+0x38>
 800e258:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e25c:	3301      	adds	r3, #1
 800e25e:	d003      	beq.n	800e268 <_fwalk_sglue+0x38>
 800e260:	4629      	mov	r1, r5
 800e262:	4638      	mov	r0, r7
 800e264:	47c0      	blx	r8
 800e266:	4306      	orrs	r6, r0
 800e268:	3568      	adds	r5, #104	@ 0x68
 800e26a:	e7e9      	b.n	800e240 <_fwalk_sglue+0x10>

0800e26c <iprintf>:
 800e26c:	b40f      	push	{r0, r1, r2, r3}
 800e26e:	b507      	push	{r0, r1, r2, lr}
 800e270:	4906      	ldr	r1, [pc, #24]	@ (800e28c <iprintf+0x20>)
 800e272:	ab04      	add	r3, sp, #16
 800e274:	6808      	ldr	r0, [r1, #0]
 800e276:	f853 2b04 	ldr.w	r2, [r3], #4
 800e27a:	6881      	ldr	r1, [r0, #8]
 800e27c:	9301      	str	r3, [sp, #4]
 800e27e:	f001 fe87 	bl	800ff90 <_vfiprintf_r>
 800e282:	b003      	add	sp, #12
 800e284:	f85d eb04 	ldr.w	lr, [sp], #4
 800e288:	b004      	add	sp, #16
 800e28a:	4770      	bx	lr
 800e28c:	20000140 	.word	0x20000140

0800e290 <_puts_r>:
 800e290:	6a03      	ldr	r3, [r0, #32]
 800e292:	b570      	push	{r4, r5, r6, lr}
 800e294:	6884      	ldr	r4, [r0, #8]
 800e296:	4605      	mov	r5, r0
 800e298:	460e      	mov	r6, r1
 800e29a:	b90b      	cbnz	r3, 800e2a0 <_puts_r+0x10>
 800e29c:	f7ff ffb0 	bl	800e200 <__sinit>
 800e2a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e2a2:	07db      	lsls	r3, r3, #31
 800e2a4:	d405      	bmi.n	800e2b2 <_puts_r+0x22>
 800e2a6:	89a3      	ldrh	r3, [r4, #12]
 800e2a8:	0598      	lsls	r0, r3, #22
 800e2aa:	d402      	bmi.n	800e2b2 <_puts_r+0x22>
 800e2ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e2ae:	f000 fa0a 	bl	800e6c6 <__retarget_lock_acquire_recursive>
 800e2b2:	89a3      	ldrh	r3, [r4, #12]
 800e2b4:	0719      	lsls	r1, r3, #28
 800e2b6:	d502      	bpl.n	800e2be <_puts_r+0x2e>
 800e2b8:	6923      	ldr	r3, [r4, #16]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d135      	bne.n	800e32a <_puts_r+0x9a>
 800e2be:	4621      	mov	r1, r4
 800e2c0:	4628      	mov	r0, r5
 800e2c2:	f000 f91d 	bl	800e500 <__swsetup_r>
 800e2c6:	b380      	cbz	r0, 800e32a <_puts_r+0x9a>
 800e2c8:	f04f 35ff 	mov.w	r5, #4294967295
 800e2cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e2ce:	07da      	lsls	r2, r3, #31
 800e2d0:	d405      	bmi.n	800e2de <_puts_r+0x4e>
 800e2d2:	89a3      	ldrh	r3, [r4, #12]
 800e2d4:	059b      	lsls	r3, r3, #22
 800e2d6:	d402      	bmi.n	800e2de <_puts_r+0x4e>
 800e2d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e2da:	f000 f9f5 	bl	800e6c8 <__retarget_lock_release_recursive>
 800e2de:	4628      	mov	r0, r5
 800e2e0:	bd70      	pop	{r4, r5, r6, pc}
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	da04      	bge.n	800e2f0 <_puts_r+0x60>
 800e2e6:	69a2      	ldr	r2, [r4, #24]
 800e2e8:	429a      	cmp	r2, r3
 800e2ea:	dc17      	bgt.n	800e31c <_puts_r+0x8c>
 800e2ec:	290a      	cmp	r1, #10
 800e2ee:	d015      	beq.n	800e31c <_puts_r+0x8c>
 800e2f0:	6823      	ldr	r3, [r4, #0]
 800e2f2:	1c5a      	adds	r2, r3, #1
 800e2f4:	6022      	str	r2, [r4, #0]
 800e2f6:	7019      	strb	r1, [r3, #0]
 800e2f8:	68a3      	ldr	r3, [r4, #8]
 800e2fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e2fe:	3b01      	subs	r3, #1
 800e300:	60a3      	str	r3, [r4, #8]
 800e302:	2900      	cmp	r1, #0
 800e304:	d1ed      	bne.n	800e2e2 <_puts_r+0x52>
 800e306:	2b00      	cmp	r3, #0
 800e308:	da11      	bge.n	800e32e <_puts_r+0x9e>
 800e30a:	4622      	mov	r2, r4
 800e30c:	210a      	movs	r1, #10
 800e30e:	4628      	mov	r0, r5
 800e310:	f000 f8b7 	bl	800e482 <__swbuf_r>
 800e314:	3001      	adds	r0, #1
 800e316:	d0d7      	beq.n	800e2c8 <_puts_r+0x38>
 800e318:	250a      	movs	r5, #10
 800e31a:	e7d7      	b.n	800e2cc <_puts_r+0x3c>
 800e31c:	4622      	mov	r2, r4
 800e31e:	4628      	mov	r0, r5
 800e320:	f000 f8af 	bl	800e482 <__swbuf_r>
 800e324:	3001      	adds	r0, #1
 800e326:	d1e7      	bne.n	800e2f8 <_puts_r+0x68>
 800e328:	e7ce      	b.n	800e2c8 <_puts_r+0x38>
 800e32a:	3e01      	subs	r6, #1
 800e32c:	e7e4      	b.n	800e2f8 <_puts_r+0x68>
 800e32e:	6823      	ldr	r3, [r4, #0]
 800e330:	1c5a      	adds	r2, r3, #1
 800e332:	6022      	str	r2, [r4, #0]
 800e334:	220a      	movs	r2, #10
 800e336:	701a      	strb	r2, [r3, #0]
 800e338:	e7ee      	b.n	800e318 <_puts_r+0x88>
	...

0800e33c <puts>:
 800e33c:	4b02      	ldr	r3, [pc, #8]	@ (800e348 <puts+0xc>)
 800e33e:	4601      	mov	r1, r0
 800e340:	6818      	ldr	r0, [r3, #0]
 800e342:	f7ff bfa5 	b.w	800e290 <_puts_r>
 800e346:	bf00      	nop
 800e348:	20000140 	.word	0x20000140

0800e34c <sniprintf>:
 800e34c:	b40c      	push	{r2, r3}
 800e34e:	b530      	push	{r4, r5, lr}
 800e350:	4b18      	ldr	r3, [pc, #96]	@ (800e3b4 <sniprintf+0x68>)
 800e352:	1e0c      	subs	r4, r1, #0
 800e354:	681d      	ldr	r5, [r3, #0]
 800e356:	b09d      	sub	sp, #116	@ 0x74
 800e358:	da08      	bge.n	800e36c <sniprintf+0x20>
 800e35a:	238b      	movs	r3, #139	@ 0x8b
 800e35c:	602b      	str	r3, [r5, #0]
 800e35e:	f04f 30ff 	mov.w	r0, #4294967295
 800e362:	b01d      	add	sp, #116	@ 0x74
 800e364:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e368:	b002      	add	sp, #8
 800e36a:	4770      	bx	lr
 800e36c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e370:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e374:	f04f 0300 	mov.w	r3, #0
 800e378:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e37a:	bf14      	ite	ne
 800e37c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e380:	4623      	moveq	r3, r4
 800e382:	9304      	str	r3, [sp, #16]
 800e384:	9307      	str	r3, [sp, #28]
 800e386:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e38a:	9002      	str	r0, [sp, #8]
 800e38c:	9006      	str	r0, [sp, #24]
 800e38e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e392:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e394:	ab21      	add	r3, sp, #132	@ 0x84
 800e396:	a902      	add	r1, sp, #8
 800e398:	4628      	mov	r0, r5
 800e39a:	9301      	str	r3, [sp, #4]
 800e39c:	f001 fcd2 	bl	800fd44 <_svfiprintf_r>
 800e3a0:	1c43      	adds	r3, r0, #1
 800e3a2:	bfbc      	itt	lt
 800e3a4:	238b      	movlt	r3, #139	@ 0x8b
 800e3a6:	602b      	strlt	r3, [r5, #0]
 800e3a8:	2c00      	cmp	r4, #0
 800e3aa:	d0da      	beq.n	800e362 <sniprintf+0x16>
 800e3ac:	9b02      	ldr	r3, [sp, #8]
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	701a      	strb	r2, [r3, #0]
 800e3b2:	e7d6      	b.n	800e362 <sniprintf+0x16>
 800e3b4:	20000140 	.word	0x20000140

0800e3b8 <siprintf>:
 800e3b8:	b40e      	push	{r1, r2, r3}
 800e3ba:	b510      	push	{r4, lr}
 800e3bc:	b09d      	sub	sp, #116	@ 0x74
 800e3be:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e3c0:	9002      	str	r0, [sp, #8]
 800e3c2:	9006      	str	r0, [sp, #24]
 800e3c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e3c8:	480a      	ldr	r0, [pc, #40]	@ (800e3f4 <siprintf+0x3c>)
 800e3ca:	9107      	str	r1, [sp, #28]
 800e3cc:	9104      	str	r1, [sp, #16]
 800e3ce:	490a      	ldr	r1, [pc, #40]	@ (800e3f8 <siprintf+0x40>)
 800e3d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3d4:	9105      	str	r1, [sp, #20]
 800e3d6:	2400      	movs	r4, #0
 800e3d8:	a902      	add	r1, sp, #8
 800e3da:	6800      	ldr	r0, [r0, #0]
 800e3dc:	9301      	str	r3, [sp, #4]
 800e3de:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e3e0:	f001 fcb0 	bl	800fd44 <_svfiprintf_r>
 800e3e4:	9b02      	ldr	r3, [sp, #8]
 800e3e6:	701c      	strb	r4, [r3, #0]
 800e3e8:	b01d      	add	sp, #116	@ 0x74
 800e3ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3ee:	b003      	add	sp, #12
 800e3f0:	4770      	bx	lr
 800e3f2:	bf00      	nop
 800e3f4:	20000140 	.word	0x20000140
 800e3f8:	ffff0208 	.word	0xffff0208

0800e3fc <__sread>:
 800e3fc:	b510      	push	{r4, lr}
 800e3fe:	460c      	mov	r4, r1
 800e400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e404:	f000 f910 	bl	800e628 <_read_r>
 800e408:	2800      	cmp	r0, #0
 800e40a:	bfab      	itete	ge
 800e40c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e40e:	89a3      	ldrhlt	r3, [r4, #12]
 800e410:	181b      	addge	r3, r3, r0
 800e412:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e416:	bfac      	ite	ge
 800e418:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e41a:	81a3      	strhlt	r3, [r4, #12]
 800e41c:	bd10      	pop	{r4, pc}

0800e41e <__swrite>:
 800e41e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e422:	461f      	mov	r7, r3
 800e424:	898b      	ldrh	r3, [r1, #12]
 800e426:	05db      	lsls	r3, r3, #23
 800e428:	4605      	mov	r5, r0
 800e42a:	460c      	mov	r4, r1
 800e42c:	4616      	mov	r6, r2
 800e42e:	d505      	bpl.n	800e43c <__swrite+0x1e>
 800e430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e434:	2302      	movs	r3, #2
 800e436:	2200      	movs	r2, #0
 800e438:	f000 f8e4 	bl	800e604 <_lseek_r>
 800e43c:	89a3      	ldrh	r3, [r4, #12]
 800e43e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e442:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e446:	81a3      	strh	r3, [r4, #12]
 800e448:	4632      	mov	r2, r6
 800e44a:	463b      	mov	r3, r7
 800e44c:	4628      	mov	r0, r5
 800e44e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e452:	f000 b8fb 	b.w	800e64c <_write_r>

0800e456 <__sseek>:
 800e456:	b510      	push	{r4, lr}
 800e458:	460c      	mov	r4, r1
 800e45a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e45e:	f000 f8d1 	bl	800e604 <_lseek_r>
 800e462:	1c43      	adds	r3, r0, #1
 800e464:	89a3      	ldrh	r3, [r4, #12]
 800e466:	bf15      	itete	ne
 800e468:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e46a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e46e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e472:	81a3      	strheq	r3, [r4, #12]
 800e474:	bf18      	it	ne
 800e476:	81a3      	strhne	r3, [r4, #12]
 800e478:	bd10      	pop	{r4, pc}

0800e47a <__sclose>:
 800e47a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e47e:	f000 b8b1 	b.w	800e5e4 <_close_r>

0800e482 <__swbuf_r>:
 800e482:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e484:	460e      	mov	r6, r1
 800e486:	4614      	mov	r4, r2
 800e488:	4605      	mov	r5, r0
 800e48a:	b118      	cbz	r0, 800e494 <__swbuf_r+0x12>
 800e48c:	6a03      	ldr	r3, [r0, #32]
 800e48e:	b90b      	cbnz	r3, 800e494 <__swbuf_r+0x12>
 800e490:	f7ff feb6 	bl	800e200 <__sinit>
 800e494:	69a3      	ldr	r3, [r4, #24]
 800e496:	60a3      	str	r3, [r4, #8]
 800e498:	89a3      	ldrh	r3, [r4, #12]
 800e49a:	071a      	lsls	r2, r3, #28
 800e49c:	d501      	bpl.n	800e4a2 <__swbuf_r+0x20>
 800e49e:	6923      	ldr	r3, [r4, #16]
 800e4a0:	b943      	cbnz	r3, 800e4b4 <__swbuf_r+0x32>
 800e4a2:	4621      	mov	r1, r4
 800e4a4:	4628      	mov	r0, r5
 800e4a6:	f000 f82b 	bl	800e500 <__swsetup_r>
 800e4aa:	b118      	cbz	r0, 800e4b4 <__swbuf_r+0x32>
 800e4ac:	f04f 37ff 	mov.w	r7, #4294967295
 800e4b0:	4638      	mov	r0, r7
 800e4b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4b4:	6823      	ldr	r3, [r4, #0]
 800e4b6:	6922      	ldr	r2, [r4, #16]
 800e4b8:	1a98      	subs	r0, r3, r2
 800e4ba:	6963      	ldr	r3, [r4, #20]
 800e4bc:	b2f6      	uxtb	r6, r6
 800e4be:	4283      	cmp	r3, r0
 800e4c0:	4637      	mov	r7, r6
 800e4c2:	dc05      	bgt.n	800e4d0 <__swbuf_r+0x4e>
 800e4c4:	4621      	mov	r1, r4
 800e4c6:	4628      	mov	r0, r5
 800e4c8:	f001 fefe 	bl	80102c8 <_fflush_r>
 800e4cc:	2800      	cmp	r0, #0
 800e4ce:	d1ed      	bne.n	800e4ac <__swbuf_r+0x2a>
 800e4d0:	68a3      	ldr	r3, [r4, #8]
 800e4d2:	3b01      	subs	r3, #1
 800e4d4:	60a3      	str	r3, [r4, #8]
 800e4d6:	6823      	ldr	r3, [r4, #0]
 800e4d8:	1c5a      	adds	r2, r3, #1
 800e4da:	6022      	str	r2, [r4, #0]
 800e4dc:	701e      	strb	r6, [r3, #0]
 800e4de:	6962      	ldr	r2, [r4, #20]
 800e4e0:	1c43      	adds	r3, r0, #1
 800e4e2:	429a      	cmp	r2, r3
 800e4e4:	d004      	beq.n	800e4f0 <__swbuf_r+0x6e>
 800e4e6:	89a3      	ldrh	r3, [r4, #12]
 800e4e8:	07db      	lsls	r3, r3, #31
 800e4ea:	d5e1      	bpl.n	800e4b0 <__swbuf_r+0x2e>
 800e4ec:	2e0a      	cmp	r6, #10
 800e4ee:	d1df      	bne.n	800e4b0 <__swbuf_r+0x2e>
 800e4f0:	4621      	mov	r1, r4
 800e4f2:	4628      	mov	r0, r5
 800e4f4:	f001 fee8 	bl	80102c8 <_fflush_r>
 800e4f8:	2800      	cmp	r0, #0
 800e4fa:	d0d9      	beq.n	800e4b0 <__swbuf_r+0x2e>
 800e4fc:	e7d6      	b.n	800e4ac <__swbuf_r+0x2a>
	...

0800e500 <__swsetup_r>:
 800e500:	b538      	push	{r3, r4, r5, lr}
 800e502:	4b29      	ldr	r3, [pc, #164]	@ (800e5a8 <__swsetup_r+0xa8>)
 800e504:	4605      	mov	r5, r0
 800e506:	6818      	ldr	r0, [r3, #0]
 800e508:	460c      	mov	r4, r1
 800e50a:	b118      	cbz	r0, 800e514 <__swsetup_r+0x14>
 800e50c:	6a03      	ldr	r3, [r0, #32]
 800e50e:	b90b      	cbnz	r3, 800e514 <__swsetup_r+0x14>
 800e510:	f7ff fe76 	bl	800e200 <__sinit>
 800e514:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e518:	0719      	lsls	r1, r3, #28
 800e51a:	d422      	bmi.n	800e562 <__swsetup_r+0x62>
 800e51c:	06da      	lsls	r2, r3, #27
 800e51e:	d407      	bmi.n	800e530 <__swsetup_r+0x30>
 800e520:	2209      	movs	r2, #9
 800e522:	602a      	str	r2, [r5, #0]
 800e524:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e528:	81a3      	strh	r3, [r4, #12]
 800e52a:	f04f 30ff 	mov.w	r0, #4294967295
 800e52e:	e033      	b.n	800e598 <__swsetup_r+0x98>
 800e530:	0758      	lsls	r0, r3, #29
 800e532:	d512      	bpl.n	800e55a <__swsetup_r+0x5a>
 800e534:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e536:	b141      	cbz	r1, 800e54a <__swsetup_r+0x4a>
 800e538:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e53c:	4299      	cmp	r1, r3
 800e53e:	d002      	beq.n	800e546 <__swsetup_r+0x46>
 800e540:	4628      	mov	r0, r5
 800e542:	f000 ff29 	bl	800f398 <_free_r>
 800e546:	2300      	movs	r3, #0
 800e548:	6363      	str	r3, [r4, #52]	@ 0x34
 800e54a:	89a3      	ldrh	r3, [r4, #12]
 800e54c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e550:	81a3      	strh	r3, [r4, #12]
 800e552:	2300      	movs	r3, #0
 800e554:	6063      	str	r3, [r4, #4]
 800e556:	6923      	ldr	r3, [r4, #16]
 800e558:	6023      	str	r3, [r4, #0]
 800e55a:	89a3      	ldrh	r3, [r4, #12]
 800e55c:	f043 0308 	orr.w	r3, r3, #8
 800e560:	81a3      	strh	r3, [r4, #12]
 800e562:	6923      	ldr	r3, [r4, #16]
 800e564:	b94b      	cbnz	r3, 800e57a <__swsetup_r+0x7a>
 800e566:	89a3      	ldrh	r3, [r4, #12]
 800e568:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e56c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e570:	d003      	beq.n	800e57a <__swsetup_r+0x7a>
 800e572:	4621      	mov	r1, r4
 800e574:	4628      	mov	r0, r5
 800e576:	f001 fef5 	bl	8010364 <__smakebuf_r>
 800e57a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e57e:	f013 0201 	ands.w	r2, r3, #1
 800e582:	d00a      	beq.n	800e59a <__swsetup_r+0x9a>
 800e584:	2200      	movs	r2, #0
 800e586:	60a2      	str	r2, [r4, #8]
 800e588:	6962      	ldr	r2, [r4, #20]
 800e58a:	4252      	negs	r2, r2
 800e58c:	61a2      	str	r2, [r4, #24]
 800e58e:	6922      	ldr	r2, [r4, #16]
 800e590:	b942      	cbnz	r2, 800e5a4 <__swsetup_r+0xa4>
 800e592:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e596:	d1c5      	bne.n	800e524 <__swsetup_r+0x24>
 800e598:	bd38      	pop	{r3, r4, r5, pc}
 800e59a:	0799      	lsls	r1, r3, #30
 800e59c:	bf58      	it	pl
 800e59e:	6962      	ldrpl	r2, [r4, #20]
 800e5a0:	60a2      	str	r2, [r4, #8]
 800e5a2:	e7f4      	b.n	800e58e <__swsetup_r+0x8e>
 800e5a4:	2000      	movs	r0, #0
 800e5a6:	e7f7      	b.n	800e598 <__swsetup_r+0x98>
 800e5a8:	20000140 	.word	0x20000140

0800e5ac <memcmp>:
 800e5ac:	b510      	push	{r4, lr}
 800e5ae:	3901      	subs	r1, #1
 800e5b0:	4402      	add	r2, r0
 800e5b2:	4290      	cmp	r0, r2
 800e5b4:	d101      	bne.n	800e5ba <memcmp+0xe>
 800e5b6:	2000      	movs	r0, #0
 800e5b8:	e005      	b.n	800e5c6 <memcmp+0x1a>
 800e5ba:	7803      	ldrb	r3, [r0, #0]
 800e5bc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e5c0:	42a3      	cmp	r3, r4
 800e5c2:	d001      	beq.n	800e5c8 <memcmp+0x1c>
 800e5c4:	1b18      	subs	r0, r3, r4
 800e5c6:	bd10      	pop	{r4, pc}
 800e5c8:	3001      	adds	r0, #1
 800e5ca:	e7f2      	b.n	800e5b2 <memcmp+0x6>

0800e5cc <memset>:
 800e5cc:	4402      	add	r2, r0
 800e5ce:	4603      	mov	r3, r0
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d100      	bne.n	800e5d6 <memset+0xa>
 800e5d4:	4770      	bx	lr
 800e5d6:	f803 1b01 	strb.w	r1, [r3], #1
 800e5da:	e7f9      	b.n	800e5d0 <memset+0x4>

0800e5dc <_localeconv_r>:
 800e5dc:	4800      	ldr	r0, [pc, #0]	@ (800e5e0 <_localeconv_r+0x4>)
 800e5de:	4770      	bx	lr
 800e5e0:	20000280 	.word	0x20000280

0800e5e4 <_close_r>:
 800e5e4:	b538      	push	{r3, r4, r5, lr}
 800e5e6:	4d06      	ldr	r5, [pc, #24]	@ (800e600 <_close_r+0x1c>)
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	4604      	mov	r4, r0
 800e5ec:	4608      	mov	r0, r1
 800e5ee:	602b      	str	r3, [r5, #0]
 800e5f0:	f7f6 fa54 	bl	8004a9c <_close>
 800e5f4:	1c43      	adds	r3, r0, #1
 800e5f6:	d102      	bne.n	800e5fe <_close_r+0x1a>
 800e5f8:	682b      	ldr	r3, [r5, #0]
 800e5fa:	b103      	cbz	r3, 800e5fe <_close_r+0x1a>
 800e5fc:	6023      	str	r3, [r4, #0]
 800e5fe:	bd38      	pop	{r3, r4, r5, pc}
 800e600:	20001928 	.word	0x20001928

0800e604 <_lseek_r>:
 800e604:	b538      	push	{r3, r4, r5, lr}
 800e606:	4d07      	ldr	r5, [pc, #28]	@ (800e624 <_lseek_r+0x20>)
 800e608:	4604      	mov	r4, r0
 800e60a:	4608      	mov	r0, r1
 800e60c:	4611      	mov	r1, r2
 800e60e:	2200      	movs	r2, #0
 800e610:	602a      	str	r2, [r5, #0]
 800e612:	461a      	mov	r2, r3
 800e614:	f7f6 fa69 	bl	8004aea <_lseek>
 800e618:	1c43      	adds	r3, r0, #1
 800e61a:	d102      	bne.n	800e622 <_lseek_r+0x1e>
 800e61c:	682b      	ldr	r3, [r5, #0]
 800e61e:	b103      	cbz	r3, 800e622 <_lseek_r+0x1e>
 800e620:	6023      	str	r3, [r4, #0]
 800e622:	bd38      	pop	{r3, r4, r5, pc}
 800e624:	20001928 	.word	0x20001928

0800e628 <_read_r>:
 800e628:	b538      	push	{r3, r4, r5, lr}
 800e62a:	4d07      	ldr	r5, [pc, #28]	@ (800e648 <_read_r+0x20>)
 800e62c:	4604      	mov	r4, r0
 800e62e:	4608      	mov	r0, r1
 800e630:	4611      	mov	r1, r2
 800e632:	2200      	movs	r2, #0
 800e634:	602a      	str	r2, [r5, #0]
 800e636:	461a      	mov	r2, r3
 800e638:	f7f6 f9f7 	bl	8004a2a <_read>
 800e63c:	1c43      	adds	r3, r0, #1
 800e63e:	d102      	bne.n	800e646 <_read_r+0x1e>
 800e640:	682b      	ldr	r3, [r5, #0]
 800e642:	b103      	cbz	r3, 800e646 <_read_r+0x1e>
 800e644:	6023      	str	r3, [r4, #0]
 800e646:	bd38      	pop	{r3, r4, r5, pc}
 800e648:	20001928 	.word	0x20001928

0800e64c <_write_r>:
 800e64c:	b538      	push	{r3, r4, r5, lr}
 800e64e:	4d07      	ldr	r5, [pc, #28]	@ (800e66c <_write_r+0x20>)
 800e650:	4604      	mov	r4, r0
 800e652:	4608      	mov	r0, r1
 800e654:	4611      	mov	r1, r2
 800e656:	2200      	movs	r2, #0
 800e658:	602a      	str	r2, [r5, #0]
 800e65a:	461a      	mov	r2, r3
 800e65c:	f7f6 fa02 	bl	8004a64 <_write>
 800e660:	1c43      	adds	r3, r0, #1
 800e662:	d102      	bne.n	800e66a <_write_r+0x1e>
 800e664:	682b      	ldr	r3, [r5, #0]
 800e666:	b103      	cbz	r3, 800e66a <_write_r+0x1e>
 800e668:	6023      	str	r3, [r4, #0]
 800e66a:	bd38      	pop	{r3, r4, r5, pc}
 800e66c:	20001928 	.word	0x20001928

0800e670 <__errno>:
 800e670:	4b01      	ldr	r3, [pc, #4]	@ (800e678 <__errno+0x8>)
 800e672:	6818      	ldr	r0, [r3, #0]
 800e674:	4770      	bx	lr
 800e676:	bf00      	nop
 800e678:	20000140 	.word	0x20000140

0800e67c <__libc_init_array>:
 800e67c:	b570      	push	{r4, r5, r6, lr}
 800e67e:	4d0d      	ldr	r5, [pc, #52]	@ (800e6b4 <__libc_init_array+0x38>)
 800e680:	4c0d      	ldr	r4, [pc, #52]	@ (800e6b8 <__libc_init_array+0x3c>)
 800e682:	1b64      	subs	r4, r4, r5
 800e684:	10a4      	asrs	r4, r4, #2
 800e686:	2600      	movs	r6, #0
 800e688:	42a6      	cmp	r6, r4
 800e68a:	d109      	bne.n	800e6a0 <__libc_init_array+0x24>
 800e68c:	4d0b      	ldr	r5, [pc, #44]	@ (800e6bc <__libc_init_array+0x40>)
 800e68e:	4c0c      	ldr	r4, [pc, #48]	@ (800e6c0 <__libc_init_array+0x44>)
 800e690:	f002 fb9e 	bl	8010dd0 <_init>
 800e694:	1b64      	subs	r4, r4, r5
 800e696:	10a4      	asrs	r4, r4, #2
 800e698:	2600      	movs	r6, #0
 800e69a:	42a6      	cmp	r6, r4
 800e69c:	d105      	bne.n	800e6aa <__libc_init_array+0x2e>
 800e69e:	bd70      	pop	{r4, r5, r6, pc}
 800e6a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6a4:	4798      	blx	r3
 800e6a6:	3601      	adds	r6, #1
 800e6a8:	e7ee      	b.n	800e688 <__libc_init_array+0xc>
 800e6aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6ae:	4798      	blx	r3
 800e6b0:	3601      	adds	r6, #1
 800e6b2:	e7f2      	b.n	800e69a <__libc_init_array+0x1e>
 800e6b4:	08011ad4 	.word	0x08011ad4
 800e6b8:	08011ad4 	.word	0x08011ad4
 800e6bc:	08011ad4 	.word	0x08011ad4
 800e6c0:	08011ad8 	.word	0x08011ad8

0800e6c4 <__retarget_lock_init_recursive>:
 800e6c4:	4770      	bx	lr

0800e6c6 <__retarget_lock_acquire_recursive>:
 800e6c6:	4770      	bx	lr

0800e6c8 <__retarget_lock_release_recursive>:
 800e6c8:	4770      	bx	lr

0800e6ca <memcpy>:
 800e6ca:	440a      	add	r2, r1
 800e6cc:	4291      	cmp	r1, r2
 800e6ce:	f100 33ff 	add.w	r3, r0, #4294967295
 800e6d2:	d100      	bne.n	800e6d6 <memcpy+0xc>
 800e6d4:	4770      	bx	lr
 800e6d6:	b510      	push	{r4, lr}
 800e6d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e6e0:	4291      	cmp	r1, r2
 800e6e2:	d1f9      	bne.n	800e6d8 <memcpy+0xe>
 800e6e4:	bd10      	pop	{r4, pc}

0800e6e6 <quorem>:
 800e6e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6ea:	6903      	ldr	r3, [r0, #16]
 800e6ec:	690c      	ldr	r4, [r1, #16]
 800e6ee:	42a3      	cmp	r3, r4
 800e6f0:	4607      	mov	r7, r0
 800e6f2:	db7e      	blt.n	800e7f2 <quorem+0x10c>
 800e6f4:	3c01      	subs	r4, #1
 800e6f6:	f101 0814 	add.w	r8, r1, #20
 800e6fa:	00a3      	lsls	r3, r4, #2
 800e6fc:	f100 0514 	add.w	r5, r0, #20
 800e700:	9300      	str	r3, [sp, #0]
 800e702:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e706:	9301      	str	r3, [sp, #4]
 800e708:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e70c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e710:	3301      	adds	r3, #1
 800e712:	429a      	cmp	r2, r3
 800e714:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e718:	fbb2 f6f3 	udiv	r6, r2, r3
 800e71c:	d32e      	bcc.n	800e77c <quorem+0x96>
 800e71e:	f04f 0a00 	mov.w	sl, #0
 800e722:	46c4      	mov	ip, r8
 800e724:	46ae      	mov	lr, r5
 800e726:	46d3      	mov	fp, sl
 800e728:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e72c:	b298      	uxth	r0, r3
 800e72e:	fb06 a000 	mla	r0, r6, r0, sl
 800e732:	0c02      	lsrs	r2, r0, #16
 800e734:	0c1b      	lsrs	r3, r3, #16
 800e736:	fb06 2303 	mla	r3, r6, r3, r2
 800e73a:	f8de 2000 	ldr.w	r2, [lr]
 800e73e:	b280      	uxth	r0, r0
 800e740:	b292      	uxth	r2, r2
 800e742:	1a12      	subs	r2, r2, r0
 800e744:	445a      	add	r2, fp
 800e746:	f8de 0000 	ldr.w	r0, [lr]
 800e74a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e74e:	b29b      	uxth	r3, r3
 800e750:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e754:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e758:	b292      	uxth	r2, r2
 800e75a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e75e:	45e1      	cmp	r9, ip
 800e760:	f84e 2b04 	str.w	r2, [lr], #4
 800e764:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e768:	d2de      	bcs.n	800e728 <quorem+0x42>
 800e76a:	9b00      	ldr	r3, [sp, #0]
 800e76c:	58eb      	ldr	r3, [r5, r3]
 800e76e:	b92b      	cbnz	r3, 800e77c <quorem+0x96>
 800e770:	9b01      	ldr	r3, [sp, #4]
 800e772:	3b04      	subs	r3, #4
 800e774:	429d      	cmp	r5, r3
 800e776:	461a      	mov	r2, r3
 800e778:	d32f      	bcc.n	800e7da <quorem+0xf4>
 800e77a:	613c      	str	r4, [r7, #16]
 800e77c:	4638      	mov	r0, r7
 800e77e:	f001 f97d 	bl	800fa7c <__mcmp>
 800e782:	2800      	cmp	r0, #0
 800e784:	db25      	blt.n	800e7d2 <quorem+0xec>
 800e786:	4629      	mov	r1, r5
 800e788:	2000      	movs	r0, #0
 800e78a:	f858 2b04 	ldr.w	r2, [r8], #4
 800e78e:	f8d1 c000 	ldr.w	ip, [r1]
 800e792:	fa1f fe82 	uxth.w	lr, r2
 800e796:	fa1f f38c 	uxth.w	r3, ip
 800e79a:	eba3 030e 	sub.w	r3, r3, lr
 800e79e:	4403      	add	r3, r0
 800e7a0:	0c12      	lsrs	r2, r2, #16
 800e7a2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e7a6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e7aa:	b29b      	uxth	r3, r3
 800e7ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e7b0:	45c1      	cmp	r9, r8
 800e7b2:	f841 3b04 	str.w	r3, [r1], #4
 800e7b6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e7ba:	d2e6      	bcs.n	800e78a <quorem+0xa4>
 800e7bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e7c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e7c4:	b922      	cbnz	r2, 800e7d0 <quorem+0xea>
 800e7c6:	3b04      	subs	r3, #4
 800e7c8:	429d      	cmp	r5, r3
 800e7ca:	461a      	mov	r2, r3
 800e7cc:	d30b      	bcc.n	800e7e6 <quorem+0x100>
 800e7ce:	613c      	str	r4, [r7, #16]
 800e7d0:	3601      	adds	r6, #1
 800e7d2:	4630      	mov	r0, r6
 800e7d4:	b003      	add	sp, #12
 800e7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7da:	6812      	ldr	r2, [r2, #0]
 800e7dc:	3b04      	subs	r3, #4
 800e7de:	2a00      	cmp	r2, #0
 800e7e0:	d1cb      	bne.n	800e77a <quorem+0x94>
 800e7e2:	3c01      	subs	r4, #1
 800e7e4:	e7c6      	b.n	800e774 <quorem+0x8e>
 800e7e6:	6812      	ldr	r2, [r2, #0]
 800e7e8:	3b04      	subs	r3, #4
 800e7ea:	2a00      	cmp	r2, #0
 800e7ec:	d1ef      	bne.n	800e7ce <quorem+0xe8>
 800e7ee:	3c01      	subs	r4, #1
 800e7f0:	e7ea      	b.n	800e7c8 <quorem+0xe2>
 800e7f2:	2000      	movs	r0, #0
 800e7f4:	e7ee      	b.n	800e7d4 <quorem+0xee>
	...

0800e7f8 <_dtoa_r>:
 800e7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7fc:	69c7      	ldr	r7, [r0, #28]
 800e7fe:	b097      	sub	sp, #92	@ 0x5c
 800e800:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e804:	ec55 4b10 	vmov	r4, r5, d0
 800e808:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e80a:	9107      	str	r1, [sp, #28]
 800e80c:	4681      	mov	r9, r0
 800e80e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e810:	9311      	str	r3, [sp, #68]	@ 0x44
 800e812:	b97f      	cbnz	r7, 800e834 <_dtoa_r+0x3c>
 800e814:	2010      	movs	r0, #16
 800e816:	f000 fe09 	bl	800f42c <malloc>
 800e81a:	4602      	mov	r2, r0
 800e81c:	f8c9 001c 	str.w	r0, [r9, #28]
 800e820:	b920      	cbnz	r0, 800e82c <_dtoa_r+0x34>
 800e822:	4ba9      	ldr	r3, [pc, #676]	@ (800eac8 <_dtoa_r+0x2d0>)
 800e824:	21ef      	movs	r1, #239	@ 0xef
 800e826:	48a9      	ldr	r0, [pc, #676]	@ (800eacc <_dtoa_r+0x2d4>)
 800e828:	f001 fe24 	bl	8010474 <__assert_func>
 800e82c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e830:	6007      	str	r7, [r0, #0]
 800e832:	60c7      	str	r7, [r0, #12]
 800e834:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e838:	6819      	ldr	r1, [r3, #0]
 800e83a:	b159      	cbz	r1, 800e854 <_dtoa_r+0x5c>
 800e83c:	685a      	ldr	r2, [r3, #4]
 800e83e:	604a      	str	r2, [r1, #4]
 800e840:	2301      	movs	r3, #1
 800e842:	4093      	lsls	r3, r2
 800e844:	608b      	str	r3, [r1, #8]
 800e846:	4648      	mov	r0, r9
 800e848:	f000 fee6 	bl	800f618 <_Bfree>
 800e84c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e850:	2200      	movs	r2, #0
 800e852:	601a      	str	r2, [r3, #0]
 800e854:	1e2b      	subs	r3, r5, #0
 800e856:	bfb9      	ittee	lt
 800e858:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e85c:	9305      	strlt	r3, [sp, #20]
 800e85e:	2300      	movge	r3, #0
 800e860:	6033      	strge	r3, [r6, #0]
 800e862:	9f05      	ldr	r7, [sp, #20]
 800e864:	4b9a      	ldr	r3, [pc, #616]	@ (800ead0 <_dtoa_r+0x2d8>)
 800e866:	bfbc      	itt	lt
 800e868:	2201      	movlt	r2, #1
 800e86a:	6032      	strlt	r2, [r6, #0]
 800e86c:	43bb      	bics	r3, r7
 800e86e:	d112      	bne.n	800e896 <_dtoa_r+0x9e>
 800e870:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e872:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e876:	6013      	str	r3, [r2, #0]
 800e878:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e87c:	4323      	orrs	r3, r4
 800e87e:	f000 855a 	beq.w	800f336 <_dtoa_r+0xb3e>
 800e882:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e884:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800eae4 <_dtoa_r+0x2ec>
 800e888:	2b00      	cmp	r3, #0
 800e88a:	f000 855c 	beq.w	800f346 <_dtoa_r+0xb4e>
 800e88e:	f10a 0303 	add.w	r3, sl, #3
 800e892:	f000 bd56 	b.w	800f342 <_dtoa_r+0xb4a>
 800e896:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e89a:	2200      	movs	r2, #0
 800e89c:	ec51 0b17 	vmov	r0, r1, d7
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e8a6:	f7f2 f90f 	bl	8000ac8 <__aeabi_dcmpeq>
 800e8aa:	4680      	mov	r8, r0
 800e8ac:	b158      	cbz	r0, 800e8c6 <_dtoa_r+0xce>
 800e8ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e8b0:	2301      	movs	r3, #1
 800e8b2:	6013      	str	r3, [r2, #0]
 800e8b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e8b6:	b113      	cbz	r3, 800e8be <_dtoa_r+0xc6>
 800e8b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e8ba:	4b86      	ldr	r3, [pc, #536]	@ (800ead4 <_dtoa_r+0x2dc>)
 800e8bc:	6013      	str	r3, [r2, #0]
 800e8be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800eae8 <_dtoa_r+0x2f0>
 800e8c2:	f000 bd40 	b.w	800f346 <_dtoa_r+0xb4e>
 800e8c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e8ca:	aa14      	add	r2, sp, #80	@ 0x50
 800e8cc:	a915      	add	r1, sp, #84	@ 0x54
 800e8ce:	4648      	mov	r0, r9
 800e8d0:	f001 f984 	bl	800fbdc <__d2b>
 800e8d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e8d8:	9002      	str	r0, [sp, #8]
 800e8da:	2e00      	cmp	r6, #0
 800e8dc:	d078      	beq.n	800e9d0 <_dtoa_r+0x1d8>
 800e8de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e8e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e8e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e8ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e8f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e8f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e8f8:	4619      	mov	r1, r3
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	4b76      	ldr	r3, [pc, #472]	@ (800ead8 <_dtoa_r+0x2e0>)
 800e8fe:	f7f1 fcc3 	bl	8000288 <__aeabi_dsub>
 800e902:	a36b      	add	r3, pc, #428	@ (adr r3, 800eab0 <_dtoa_r+0x2b8>)
 800e904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e908:	f7f1 fe76 	bl	80005f8 <__aeabi_dmul>
 800e90c:	a36a      	add	r3, pc, #424	@ (adr r3, 800eab8 <_dtoa_r+0x2c0>)
 800e90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e912:	f7f1 fcbb 	bl	800028c <__adddf3>
 800e916:	4604      	mov	r4, r0
 800e918:	4630      	mov	r0, r6
 800e91a:	460d      	mov	r5, r1
 800e91c:	f7f1 fe02 	bl	8000524 <__aeabi_i2d>
 800e920:	a367      	add	r3, pc, #412	@ (adr r3, 800eac0 <_dtoa_r+0x2c8>)
 800e922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e926:	f7f1 fe67 	bl	80005f8 <__aeabi_dmul>
 800e92a:	4602      	mov	r2, r0
 800e92c:	460b      	mov	r3, r1
 800e92e:	4620      	mov	r0, r4
 800e930:	4629      	mov	r1, r5
 800e932:	f7f1 fcab 	bl	800028c <__adddf3>
 800e936:	4604      	mov	r4, r0
 800e938:	460d      	mov	r5, r1
 800e93a:	f7f2 f90d 	bl	8000b58 <__aeabi_d2iz>
 800e93e:	2200      	movs	r2, #0
 800e940:	4607      	mov	r7, r0
 800e942:	2300      	movs	r3, #0
 800e944:	4620      	mov	r0, r4
 800e946:	4629      	mov	r1, r5
 800e948:	f7f2 f8c8 	bl	8000adc <__aeabi_dcmplt>
 800e94c:	b140      	cbz	r0, 800e960 <_dtoa_r+0x168>
 800e94e:	4638      	mov	r0, r7
 800e950:	f7f1 fde8 	bl	8000524 <__aeabi_i2d>
 800e954:	4622      	mov	r2, r4
 800e956:	462b      	mov	r3, r5
 800e958:	f7f2 f8b6 	bl	8000ac8 <__aeabi_dcmpeq>
 800e95c:	b900      	cbnz	r0, 800e960 <_dtoa_r+0x168>
 800e95e:	3f01      	subs	r7, #1
 800e960:	2f16      	cmp	r7, #22
 800e962:	d852      	bhi.n	800ea0a <_dtoa_r+0x212>
 800e964:	4b5d      	ldr	r3, [pc, #372]	@ (800eadc <_dtoa_r+0x2e4>)
 800e966:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e96e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e972:	f7f2 f8b3 	bl	8000adc <__aeabi_dcmplt>
 800e976:	2800      	cmp	r0, #0
 800e978:	d049      	beq.n	800ea0e <_dtoa_r+0x216>
 800e97a:	3f01      	subs	r7, #1
 800e97c:	2300      	movs	r3, #0
 800e97e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e980:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e982:	1b9b      	subs	r3, r3, r6
 800e984:	1e5a      	subs	r2, r3, #1
 800e986:	bf45      	ittet	mi
 800e988:	f1c3 0301 	rsbmi	r3, r3, #1
 800e98c:	9300      	strmi	r3, [sp, #0]
 800e98e:	2300      	movpl	r3, #0
 800e990:	2300      	movmi	r3, #0
 800e992:	9206      	str	r2, [sp, #24]
 800e994:	bf54      	ite	pl
 800e996:	9300      	strpl	r3, [sp, #0]
 800e998:	9306      	strmi	r3, [sp, #24]
 800e99a:	2f00      	cmp	r7, #0
 800e99c:	db39      	blt.n	800ea12 <_dtoa_r+0x21a>
 800e99e:	9b06      	ldr	r3, [sp, #24]
 800e9a0:	970d      	str	r7, [sp, #52]	@ 0x34
 800e9a2:	443b      	add	r3, r7
 800e9a4:	9306      	str	r3, [sp, #24]
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	9308      	str	r3, [sp, #32]
 800e9aa:	9b07      	ldr	r3, [sp, #28]
 800e9ac:	2b09      	cmp	r3, #9
 800e9ae:	d863      	bhi.n	800ea78 <_dtoa_r+0x280>
 800e9b0:	2b05      	cmp	r3, #5
 800e9b2:	bfc4      	itt	gt
 800e9b4:	3b04      	subgt	r3, #4
 800e9b6:	9307      	strgt	r3, [sp, #28]
 800e9b8:	9b07      	ldr	r3, [sp, #28]
 800e9ba:	f1a3 0302 	sub.w	r3, r3, #2
 800e9be:	bfcc      	ite	gt
 800e9c0:	2400      	movgt	r4, #0
 800e9c2:	2401      	movle	r4, #1
 800e9c4:	2b03      	cmp	r3, #3
 800e9c6:	d863      	bhi.n	800ea90 <_dtoa_r+0x298>
 800e9c8:	e8df f003 	tbb	[pc, r3]
 800e9cc:	2b375452 	.word	0x2b375452
 800e9d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e9d4:	441e      	add	r6, r3
 800e9d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e9da:	2b20      	cmp	r3, #32
 800e9dc:	bfc1      	itttt	gt
 800e9de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e9e2:	409f      	lslgt	r7, r3
 800e9e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e9e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e9ec:	bfd6      	itet	le
 800e9ee:	f1c3 0320 	rsble	r3, r3, #32
 800e9f2:	ea47 0003 	orrgt.w	r0, r7, r3
 800e9f6:	fa04 f003 	lslle.w	r0, r4, r3
 800e9fa:	f7f1 fd83 	bl	8000504 <__aeabi_ui2d>
 800e9fe:	2201      	movs	r2, #1
 800ea00:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ea04:	3e01      	subs	r6, #1
 800ea06:	9212      	str	r2, [sp, #72]	@ 0x48
 800ea08:	e776      	b.n	800e8f8 <_dtoa_r+0x100>
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	e7b7      	b.n	800e97e <_dtoa_r+0x186>
 800ea0e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ea10:	e7b6      	b.n	800e980 <_dtoa_r+0x188>
 800ea12:	9b00      	ldr	r3, [sp, #0]
 800ea14:	1bdb      	subs	r3, r3, r7
 800ea16:	9300      	str	r3, [sp, #0]
 800ea18:	427b      	negs	r3, r7
 800ea1a:	9308      	str	r3, [sp, #32]
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ea20:	e7c3      	b.n	800e9aa <_dtoa_r+0x1b2>
 800ea22:	2301      	movs	r3, #1
 800ea24:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea28:	eb07 0b03 	add.w	fp, r7, r3
 800ea2c:	f10b 0301 	add.w	r3, fp, #1
 800ea30:	2b01      	cmp	r3, #1
 800ea32:	9303      	str	r3, [sp, #12]
 800ea34:	bfb8      	it	lt
 800ea36:	2301      	movlt	r3, #1
 800ea38:	e006      	b.n	800ea48 <_dtoa_r+0x250>
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	dd28      	ble.n	800ea96 <_dtoa_r+0x29e>
 800ea44:	469b      	mov	fp, r3
 800ea46:	9303      	str	r3, [sp, #12]
 800ea48:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ea4c:	2100      	movs	r1, #0
 800ea4e:	2204      	movs	r2, #4
 800ea50:	f102 0514 	add.w	r5, r2, #20
 800ea54:	429d      	cmp	r5, r3
 800ea56:	d926      	bls.n	800eaa6 <_dtoa_r+0x2ae>
 800ea58:	6041      	str	r1, [r0, #4]
 800ea5a:	4648      	mov	r0, r9
 800ea5c:	f000 fd9c 	bl	800f598 <_Balloc>
 800ea60:	4682      	mov	sl, r0
 800ea62:	2800      	cmp	r0, #0
 800ea64:	d142      	bne.n	800eaec <_dtoa_r+0x2f4>
 800ea66:	4b1e      	ldr	r3, [pc, #120]	@ (800eae0 <_dtoa_r+0x2e8>)
 800ea68:	4602      	mov	r2, r0
 800ea6a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ea6e:	e6da      	b.n	800e826 <_dtoa_r+0x2e>
 800ea70:	2300      	movs	r3, #0
 800ea72:	e7e3      	b.n	800ea3c <_dtoa_r+0x244>
 800ea74:	2300      	movs	r3, #0
 800ea76:	e7d5      	b.n	800ea24 <_dtoa_r+0x22c>
 800ea78:	2401      	movs	r4, #1
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	9307      	str	r3, [sp, #28]
 800ea7e:	9409      	str	r4, [sp, #36]	@ 0x24
 800ea80:	f04f 3bff 	mov.w	fp, #4294967295
 800ea84:	2200      	movs	r2, #0
 800ea86:	f8cd b00c 	str.w	fp, [sp, #12]
 800ea8a:	2312      	movs	r3, #18
 800ea8c:	920c      	str	r2, [sp, #48]	@ 0x30
 800ea8e:	e7db      	b.n	800ea48 <_dtoa_r+0x250>
 800ea90:	2301      	movs	r3, #1
 800ea92:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea94:	e7f4      	b.n	800ea80 <_dtoa_r+0x288>
 800ea96:	f04f 0b01 	mov.w	fp, #1
 800ea9a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ea9e:	465b      	mov	r3, fp
 800eaa0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800eaa4:	e7d0      	b.n	800ea48 <_dtoa_r+0x250>
 800eaa6:	3101      	adds	r1, #1
 800eaa8:	0052      	lsls	r2, r2, #1
 800eaaa:	e7d1      	b.n	800ea50 <_dtoa_r+0x258>
 800eaac:	f3af 8000 	nop.w
 800eab0:	636f4361 	.word	0x636f4361
 800eab4:	3fd287a7 	.word	0x3fd287a7
 800eab8:	8b60c8b3 	.word	0x8b60c8b3
 800eabc:	3fc68a28 	.word	0x3fc68a28
 800eac0:	509f79fb 	.word	0x509f79fb
 800eac4:	3fd34413 	.word	0x3fd34413
 800eac8:	08011781 	.word	0x08011781
 800eacc:	08011798 	.word	0x08011798
 800ead0:	7ff00000 	.word	0x7ff00000
 800ead4:	08011751 	.word	0x08011751
 800ead8:	3ff80000 	.word	0x3ff80000
 800eadc:	080118e8 	.word	0x080118e8
 800eae0:	080117f0 	.word	0x080117f0
 800eae4:	0801177d 	.word	0x0801177d
 800eae8:	08011750 	.word	0x08011750
 800eaec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800eaf0:	6018      	str	r0, [r3, #0]
 800eaf2:	9b03      	ldr	r3, [sp, #12]
 800eaf4:	2b0e      	cmp	r3, #14
 800eaf6:	f200 80a1 	bhi.w	800ec3c <_dtoa_r+0x444>
 800eafa:	2c00      	cmp	r4, #0
 800eafc:	f000 809e 	beq.w	800ec3c <_dtoa_r+0x444>
 800eb00:	2f00      	cmp	r7, #0
 800eb02:	dd33      	ble.n	800eb6c <_dtoa_r+0x374>
 800eb04:	4b9c      	ldr	r3, [pc, #624]	@ (800ed78 <_dtoa_r+0x580>)
 800eb06:	f007 020f 	and.w	r2, r7, #15
 800eb0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb0e:	ed93 7b00 	vldr	d7, [r3]
 800eb12:	05f8      	lsls	r0, r7, #23
 800eb14:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800eb18:	ea4f 1427 	mov.w	r4, r7, asr #4
 800eb1c:	d516      	bpl.n	800eb4c <_dtoa_r+0x354>
 800eb1e:	4b97      	ldr	r3, [pc, #604]	@ (800ed7c <_dtoa_r+0x584>)
 800eb20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eb24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eb28:	f7f1 fe90 	bl	800084c <__aeabi_ddiv>
 800eb2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb30:	f004 040f 	and.w	r4, r4, #15
 800eb34:	2603      	movs	r6, #3
 800eb36:	4d91      	ldr	r5, [pc, #580]	@ (800ed7c <_dtoa_r+0x584>)
 800eb38:	b954      	cbnz	r4, 800eb50 <_dtoa_r+0x358>
 800eb3a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800eb3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb42:	f7f1 fe83 	bl	800084c <__aeabi_ddiv>
 800eb46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb4a:	e028      	b.n	800eb9e <_dtoa_r+0x3a6>
 800eb4c:	2602      	movs	r6, #2
 800eb4e:	e7f2      	b.n	800eb36 <_dtoa_r+0x33e>
 800eb50:	07e1      	lsls	r1, r4, #31
 800eb52:	d508      	bpl.n	800eb66 <_dtoa_r+0x36e>
 800eb54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800eb58:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eb5c:	f7f1 fd4c 	bl	80005f8 <__aeabi_dmul>
 800eb60:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800eb64:	3601      	adds	r6, #1
 800eb66:	1064      	asrs	r4, r4, #1
 800eb68:	3508      	adds	r5, #8
 800eb6a:	e7e5      	b.n	800eb38 <_dtoa_r+0x340>
 800eb6c:	f000 80af 	beq.w	800ecce <_dtoa_r+0x4d6>
 800eb70:	427c      	negs	r4, r7
 800eb72:	4b81      	ldr	r3, [pc, #516]	@ (800ed78 <_dtoa_r+0x580>)
 800eb74:	4d81      	ldr	r5, [pc, #516]	@ (800ed7c <_dtoa_r+0x584>)
 800eb76:	f004 020f 	and.w	r2, r4, #15
 800eb7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eb86:	f7f1 fd37 	bl	80005f8 <__aeabi_dmul>
 800eb8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb8e:	1124      	asrs	r4, r4, #4
 800eb90:	2300      	movs	r3, #0
 800eb92:	2602      	movs	r6, #2
 800eb94:	2c00      	cmp	r4, #0
 800eb96:	f040 808f 	bne.w	800ecb8 <_dtoa_r+0x4c0>
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d1d3      	bne.n	800eb46 <_dtoa_r+0x34e>
 800eb9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800eba0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	f000 8094 	beq.w	800ecd2 <_dtoa_r+0x4da>
 800ebaa:	4b75      	ldr	r3, [pc, #468]	@ (800ed80 <_dtoa_r+0x588>)
 800ebac:	2200      	movs	r2, #0
 800ebae:	4620      	mov	r0, r4
 800ebb0:	4629      	mov	r1, r5
 800ebb2:	f7f1 ff93 	bl	8000adc <__aeabi_dcmplt>
 800ebb6:	2800      	cmp	r0, #0
 800ebb8:	f000 808b 	beq.w	800ecd2 <_dtoa_r+0x4da>
 800ebbc:	9b03      	ldr	r3, [sp, #12]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	f000 8087 	beq.w	800ecd2 <_dtoa_r+0x4da>
 800ebc4:	f1bb 0f00 	cmp.w	fp, #0
 800ebc8:	dd34      	ble.n	800ec34 <_dtoa_r+0x43c>
 800ebca:	4620      	mov	r0, r4
 800ebcc:	4b6d      	ldr	r3, [pc, #436]	@ (800ed84 <_dtoa_r+0x58c>)
 800ebce:	2200      	movs	r2, #0
 800ebd0:	4629      	mov	r1, r5
 800ebd2:	f7f1 fd11 	bl	80005f8 <__aeabi_dmul>
 800ebd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ebda:	f107 38ff 	add.w	r8, r7, #4294967295
 800ebde:	3601      	adds	r6, #1
 800ebe0:	465c      	mov	r4, fp
 800ebe2:	4630      	mov	r0, r6
 800ebe4:	f7f1 fc9e 	bl	8000524 <__aeabi_i2d>
 800ebe8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ebec:	f7f1 fd04 	bl	80005f8 <__aeabi_dmul>
 800ebf0:	4b65      	ldr	r3, [pc, #404]	@ (800ed88 <_dtoa_r+0x590>)
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	f7f1 fb4a 	bl	800028c <__adddf3>
 800ebf8:	4605      	mov	r5, r0
 800ebfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ebfe:	2c00      	cmp	r4, #0
 800ec00:	d16a      	bne.n	800ecd8 <_dtoa_r+0x4e0>
 800ec02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec06:	4b61      	ldr	r3, [pc, #388]	@ (800ed8c <_dtoa_r+0x594>)
 800ec08:	2200      	movs	r2, #0
 800ec0a:	f7f1 fb3d 	bl	8000288 <__aeabi_dsub>
 800ec0e:	4602      	mov	r2, r0
 800ec10:	460b      	mov	r3, r1
 800ec12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ec16:	462a      	mov	r2, r5
 800ec18:	4633      	mov	r3, r6
 800ec1a:	f7f1 ff7d 	bl	8000b18 <__aeabi_dcmpgt>
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	f040 8298 	bne.w	800f154 <_dtoa_r+0x95c>
 800ec24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec28:	462a      	mov	r2, r5
 800ec2a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ec2e:	f7f1 ff55 	bl	8000adc <__aeabi_dcmplt>
 800ec32:	bb38      	cbnz	r0, 800ec84 <_dtoa_r+0x48c>
 800ec34:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ec38:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ec3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	f2c0 8157 	blt.w	800eef2 <_dtoa_r+0x6fa>
 800ec44:	2f0e      	cmp	r7, #14
 800ec46:	f300 8154 	bgt.w	800eef2 <_dtoa_r+0x6fa>
 800ec4a:	4b4b      	ldr	r3, [pc, #300]	@ (800ed78 <_dtoa_r+0x580>)
 800ec4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ec50:	ed93 7b00 	vldr	d7, [r3]
 800ec54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	ed8d 7b00 	vstr	d7, [sp]
 800ec5c:	f280 80e5 	bge.w	800ee2a <_dtoa_r+0x632>
 800ec60:	9b03      	ldr	r3, [sp, #12]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	f300 80e1 	bgt.w	800ee2a <_dtoa_r+0x632>
 800ec68:	d10c      	bne.n	800ec84 <_dtoa_r+0x48c>
 800ec6a:	4b48      	ldr	r3, [pc, #288]	@ (800ed8c <_dtoa_r+0x594>)
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	ec51 0b17 	vmov	r0, r1, d7
 800ec72:	f7f1 fcc1 	bl	80005f8 <__aeabi_dmul>
 800ec76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec7a:	f7f1 ff43 	bl	8000b04 <__aeabi_dcmpge>
 800ec7e:	2800      	cmp	r0, #0
 800ec80:	f000 8266 	beq.w	800f150 <_dtoa_r+0x958>
 800ec84:	2400      	movs	r4, #0
 800ec86:	4625      	mov	r5, r4
 800ec88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec8a:	4656      	mov	r6, sl
 800ec8c:	ea6f 0803 	mvn.w	r8, r3
 800ec90:	2700      	movs	r7, #0
 800ec92:	4621      	mov	r1, r4
 800ec94:	4648      	mov	r0, r9
 800ec96:	f000 fcbf 	bl	800f618 <_Bfree>
 800ec9a:	2d00      	cmp	r5, #0
 800ec9c:	f000 80bd 	beq.w	800ee1a <_dtoa_r+0x622>
 800eca0:	b12f      	cbz	r7, 800ecae <_dtoa_r+0x4b6>
 800eca2:	42af      	cmp	r7, r5
 800eca4:	d003      	beq.n	800ecae <_dtoa_r+0x4b6>
 800eca6:	4639      	mov	r1, r7
 800eca8:	4648      	mov	r0, r9
 800ecaa:	f000 fcb5 	bl	800f618 <_Bfree>
 800ecae:	4629      	mov	r1, r5
 800ecb0:	4648      	mov	r0, r9
 800ecb2:	f000 fcb1 	bl	800f618 <_Bfree>
 800ecb6:	e0b0      	b.n	800ee1a <_dtoa_r+0x622>
 800ecb8:	07e2      	lsls	r2, r4, #31
 800ecba:	d505      	bpl.n	800ecc8 <_dtoa_r+0x4d0>
 800ecbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ecc0:	f7f1 fc9a 	bl	80005f8 <__aeabi_dmul>
 800ecc4:	3601      	adds	r6, #1
 800ecc6:	2301      	movs	r3, #1
 800ecc8:	1064      	asrs	r4, r4, #1
 800ecca:	3508      	adds	r5, #8
 800eccc:	e762      	b.n	800eb94 <_dtoa_r+0x39c>
 800ecce:	2602      	movs	r6, #2
 800ecd0:	e765      	b.n	800eb9e <_dtoa_r+0x3a6>
 800ecd2:	9c03      	ldr	r4, [sp, #12]
 800ecd4:	46b8      	mov	r8, r7
 800ecd6:	e784      	b.n	800ebe2 <_dtoa_r+0x3ea>
 800ecd8:	4b27      	ldr	r3, [pc, #156]	@ (800ed78 <_dtoa_r+0x580>)
 800ecda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ecdc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ece0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ece4:	4454      	add	r4, sl
 800ece6:	2900      	cmp	r1, #0
 800ece8:	d054      	beq.n	800ed94 <_dtoa_r+0x59c>
 800ecea:	4929      	ldr	r1, [pc, #164]	@ (800ed90 <_dtoa_r+0x598>)
 800ecec:	2000      	movs	r0, #0
 800ecee:	f7f1 fdad 	bl	800084c <__aeabi_ddiv>
 800ecf2:	4633      	mov	r3, r6
 800ecf4:	462a      	mov	r2, r5
 800ecf6:	f7f1 fac7 	bl	8000288 <__aeabi_dsub>
 800ecfa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ecfe:	4656      	mov	r6, sl
 800ed00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed04:	f7f1 ff28 	bl	8000b58 <__aeabi_d2iz>
 800ed08:	4605      	mov	r5, r0
 800ed0a:	f7f1 fc0b 	bl	8000524 <__aeabi_i2d>
 800ed0e:	4602      	mov	r2, r0
 800ed10:	460b      	mov	r3, r1
 800ed12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed16:	f7f1 fab7 	bl	8000288 <__aeabi_dsub>
 800ed1a:	3530      	adds	r5, #48	@ 0x30
 800ed1c:	4602      	mov	r2, r0
 800ed1e:	460b      	mov	r3, r1
 800ed20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ed24:	f806 5b01 	strb.w	r5, [r6], #1
 800ed28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ed2c:	f7f1 fed6 	bl	8000adc <__aeabi_dcmplt>
 800ed30:	2800      	cmp	r0, #0
 800ed32:	d172      	bne.n	800ee1a <_dtoa_r+0x622>
 800ed34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed38:	4911      	ldr	r1, [pc, #68]	@ (800ed80 <_dtoa_r+0x588>)
 800ed3a:	2000      	movs	r0, #0
 800ed3c:	f7f1 faa4 	bl	8000288 <__aeabi_dsub>
 800ed40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ed44:	f7f1 feca 	bl	8000adc <__aeabi_dcmplt>
 800ed48:	2800      	cmp	r0, #0
 800ed4a:	f040 80b4 	bne.w	800eeb6 <_dtoa_r+0x6be>
 800ed4e:	42a6      	cmp	r6, r4
 800ed50:	f43f af70 	beq.w	800ec34 <_dtoa_r+0x43c>
 800ed54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ed58:	4b0a      	ldr	r3, [pc, #40]	@ (800ed84 <_dtoa_r+0x58c>)
 800ed5a:	2200      	movs	r2, #0
 800ed5c:	f7f1 fc4c 	bl	80005f8 <__aeabi_dmul>
 800ed60:	4b08      	ldr	r3, [pc, #32]	@ (800ed84 <_dtoa_r+0x58c>)
 800ed62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ed66:	2200      	movs	r2, #0
 800ed68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed6c:	f7f1 fc44 	bl	80005f8 <__aeabi_dmul>
 800ed70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed74:	e7c4      	b.n	800ed00 <_dtoa_r+0x508>
 800ed76:	bf00      	nop
 800ed78:	080118e8 	.word	0x080118e8
 800ed7c:	080118c0 	.word	0x080118c0
 800ed80:	3ff00000 	.word	0x3ff00000
 800ed84:	40240000 	.word	0x40240000
 800ed88:	401c0000 	.word	0x401c0000
 800ed8c:	40140000 	.word	0x40140000
 800ed90:	3fe00000 	.word	0x3fe00000
 800ed94:	4631      	mov	r1, r6
 800ed96:	4628      	mov	r0, r5
 800ed98:	f7f1 fc2e 	bl	80005f8 <__aeabi_dmul>
 800ed9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800eda0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800eda2:	4656      	mov	r6, sl
 800eda4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eda8:	f7f1 fed6 	bl	8000b58 <__aeabi_d2iz>
 800edac:	4605      	mov	r5, r0
 800edae:	f7f1 fbb9 	bl	8000524 <__aeabi_i2d>
 800edb2:	4602      	mov	r2, r0
 800edb4:	460b      	mov	r3, r1
 800edb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800edba:	f7f1 fa65 	bl	8000288 <__aeabi_dsub>
 800edbe:	3530      	adds	r5, #48	@ 0x30
 800edc0:	f806 5b01 	strb.w	r5, [r6], #1
 800edc4:	4602      	mov	r2, r0
 800edc6:	460b      	mov	r3, r1
 800edc8:	42a6      	cmp	r6, r4
 800edca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800edce:	f04f 0200 	mov.w	r2, #0
 800edd2:	d124      	bne.n	800ee1e <_dtoa_r+0x626>
 800edd4:	4baf      	ldr	r3, [pc, #700]	@ (800f094 <_dtoa_r+0x89c>)
 800edd6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800edda:	f7f1 fa57 	bl	800028c <__adddf3>
 800edde:	4602      	mov	r2, r0
 800ede0:	460b      	mov	r3, r1
 800ede2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ede6:	f7f1 fe97 	bl	8000b18 <__aeabi_dcmpgt>
 800edea:	2800      	cmp	r0, #0
 800edec:	d163      	bne.n	800eeb6 <_dtoa_r+0x6be>
 800edee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800edf2:	49a8      	ldr	r1, [pc, #672]	@ (800f094 <_dtoa_r+0x89c>)
 800edf4:	2000      	movs	r0, #0
 800edf6:	f7f1 fa47 	bl	8000288 <__aeabi_dsub>
 800edfa:	4602      	mov	r2, r0
 800edfc:	460b      	mov	r3, r1
 800edfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee02:	f7f1 fe6b 	bl	8000adc <__aeabi_dcmplt>
 800ee06:	2800      	cmp	r0, #0
 800ee08:	f43f af14 	beq.w	800ec34 <_dtoa_r+0x43c>
 800ee0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ee0e:	1e73      	subs	r3, r6, #1
 800ee10:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ee12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ee16:	2b30      	cmp	r3, #48	@ 0x30
 800ee18:	d0f8      	beq.n	800ee0c <_dtoa_r+0x614>
 800ee1a:	4647      	mov	r7, r8
 800ee1c:	e03b      	b.n	800ee96 <_dtoa_r+0x69e>
 800ee1e:	4b9e      	ldr	r3, [pc, #632]	@ (800f098 <_dtoa_r+0x8a0>)
 800ee20:	f7f1 fbea 	bl	80005f8 <__aeabi_dmul>
 800ee24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ee28:	e7bc      	b.n	800eda4 <_dtoa_r+0x5ac>
 800ee2a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ee2e:	4656      	mov	r6, sl
 800ee30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee34:	4620      	mov	r0, r4
 800ee36:	4629      	mov	r1, r5
 800ee38:	f7f1 fd08 	bl	800084c <__aeabi_ddiv>
 800ee3c:	f7f1 fe8c 	bl	8000b58 <__aeabi_d2iz>
 800ee40:	4680      	mov	r8, r0
 800ee42:	f7f1 fb6f 	bl	8000524 <__aeabi_i2d>
 800ee46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee4a:	f7f1 fbd5 	bl	80005f8 <__aeabi_dmul>
 800ee4e:	4602      	mov	r2, r0
 800ee50:	460b      	mov	r3, r1
 800ee52:	4620      	mov	r0, r4
 800ee54:	4629      	mov	r1, r5
 800ee56:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ee5a:	f7f1 fa15 	bl	8000288 <__aeabi_dsub>
 800ee5e:	f806 4b01 	strb.w	r4, [r6], #1
 800ee62:	9d03      	ldr	r5, [sp, #12]
 800ee64:	eba6 040a 	sub.w	r4, r6, sl
 800ee68:	42a5      	cmp	r5, r4
 800ee6a:	4602      	mov	r2, r0
 800ee6c:	460b      	mov	r3, r1
 800ee6e:	d133      	bne.n	800eed8 <_dtoa_r+0x6e0>
 800ee70:	f7f1 fa0c 	bl	800028c <__adddf3>
 800ee74:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee78:	4604      	mov	r4, r0
 800ee7a:	460d      	mov	r5, r1
 800ee7c:	f7f1 fe4c 	bl	8000b18 <__aeabi_dcmpgt>
 800ee80:	b9c0      	cbnz	r0, 800eeb4 <_dtoa_r+0x6bc>
 800ee82:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee86:	4620      	mov	r0, r4
 800ee88:	4629      	mov	r1, r5
 800ee8a:	f7f1 fe1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee8e:	b110      	cbz	r0, 800ee96 <_dtoa_r+0x69e>
 800ee90:	f018 0f01 	tst.w	r8, #1
 800ee94:	d10e      	bne.n	800eeb4 <_dtoa_r+0x6bc>
 800ee96:	9902      	ldr	r1, [sp, #8]
 800ee98:	4648      	mov	r0, r9
 800ee9a:	f000 fbbd 	bl	800f618 <_Bfree>
 800ee9e:	2300      	movs	r3, #0
 800eea0:	7033      	strb	r3, [r6, #0]
 800eea2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eea4:	3701      	adds	r7, #1
 800eea6:	601f      	str	r7, [r3, #0]
 800eea8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	f000 824b 	beq.w	800f346 <_dtoa_r+0xb4e>
 800eeb0:	601e      	str	r6, [r3, #0]
 800eeb2:	e248      	b.n	800f346 <_dtoa_r+0xb4e>
 800eeb4:	46b8      	mov	r8, r7
 800eeb6:	4633      	mov	r3, r6
 800eeb8:	461e      	mov	r6, r3
 800eeba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eebe:	2a39      	cmp	r2, #57	@ 0x39
 800eec0:	d106      	bne.n	800eed0 <_dtoa_r+0x6d8>
 800eec2:	459a      	cmp	sl, r3
 800eec4:	d1f8      	bne.n	800eeb8 <_dtoa_r+0x6c0>
 800eec6:	2230      	movs	r2, #48	@ 0x30
 800eec8:	f108 0801 	add.w	r8, r8, #1
 800eecc:	f88a 2000 	strb.w	r2, [sl]
 800eed0:	781a      	ldrb	r2, [r3, #0]
 800eed2:	3201      	adds	r2, #1
 800eed4:	701a      	strb	r2, [r3, #0]
 800eed6:	e7a0      	b.n	800ee1a <_dtoa_r+0x622>
 800eed8:	4b6f      	ldr	r3, [pc, #444]	@ (800f098 <_dtoa_r+0x8a0>)
 800eeda:	2200      	movs	r2, #0
 800eedc:	f7f1 fb8c 	bl	80005f8 <__aeabi_dmul>
 800eee0:	2200      	movs	r2, #0
 800eee2:	2300      	movs	r3, #0
 800eee4:	4604      	mov	r4, r0
 800eee6:	460d      	mov	r5, r1
 800eee8:	f7f1 fdee 	bl	8000ac8 <__aeabi_dcmpeq>
 800eeec:	2800      	cmp	r0, #0
 800eeee:	d09f      	beq.n	800ee30 <_dtoa_r+0x638>
 800eef0:	e7d1      	b.n	800ee96 <_dtoa_r+0x69e>
 800eef2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eef4:	2a00      	cmp	r2, #0
 800eef6:	f000 80ea 	beq.w	800f0ce <_dtoa_r+0x8d6>
 800eefa:	9a07      	ldr	r2, [sp, #28]
 800eefc:	2a01      	cmp	r2, #1
 800eefe:	f300 80cd 	bgt.w	800f09c <_dtoa_r+0x8a4>
 800ef02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ef04:	2a00      	cmp	r2, #0
 800ef06:	f000 80c1 	beq.w	800f08c <_dtoa_r+0x894>
 800ef0a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ef0e:	9c08      	ldr	r4, [sp, #32]
 800ef10:	9e00      	ldr	r6, [sp, #0]
 800ef12:	9a00      	ldr	r2, [sp, #0]
 800ef14:	441a      	add	r2, r3
 800ef16:	9200      	str	r2, [sp, #0]
 800ef18:	9a06      	ldr	r2, [sp, #24]
 800ef1a:	2101      	movs	r1, #1
 800ef1c:	441a      	add	r2, r3
 800ef1e:	4648      	mov	r0, r9
 800ef20:	9206      	str	r2, [sp, #24]
 800ef22:	f000 fc2d 	bl	800f780 <__i2b>
 800ef26:	4605      	mov	r5, r0
 800ef28:	b166      	cbz	r6, 800ef44 <_dtoa_r+0x74c>
 800ef2a:	9b06      	ldr	r3, [sp, #24]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	dd09      	ble.n	800ef44 <_dtoa_r+0x74c>
 800ef30:	42b3      	cmp	r3, r6
 800ef32:	9a00      	ldr	r2, [sp, #0]
 800ef34:	bfa8      	it	ge
 800ef36:	4633      	movge	r3, r6
 800ef38:	1ad2      	subs	r2, r2, r3
 800ef3a:	9200      	str	r2, [sp, #0]
 800ef3c:	9a06      	ldr	r2, [sp, #24]
 800ef3e:	1af6      	subs	r6, r6, r3
 800ef40:	1ad3      	subs	r3, r2, r3
 800ef42:	9306      	str	r3, [sp, #24]
 800ef44:	9b08      	ldr	r3, [sp, #32]
 800ef46:	b30b      	cbz	r3, 800ef8c <_dtoa_r+0x794>
 800ef48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	f000 80c6 	beq.w	800f0dc <_dtoa_r+0x8e4>
 800ef50:	2c00      	cmp	r4, #0
 800ef52:	f000 80c0 	beq.w	800f0d6 <_dtoa_r+0x8de>
 800ef56:	4629      	mov	r1, r5
 800ef58:	4622      	mov	r2, r4
 800ef5a:	4648      	mov	r0, r9
 800ef5c:	f000 fcc8 	bl	800f8f0 <__pow5mult>
 800ef60:	9a02      	ldr	r2, [sp, #8]
 800ef62:	4601      	mov	r1, r0
 800ef64:	4605      	mov	r5, r0
 800ef66:	4648      	mov	r0, r9
 800ef68:	f000 fc20 	bl	800f7ac <__multiply>
 800ef6c:	9902      	ldr	r1, [sp, #8]
 800ef6e:	4680      	mov	r8, r0
 800ef70:	4648      	mov	r0, r9
 800ef72:	f000 fb51 	bl	800f618 <_Bfree>
 800ef76:	9b08      	ldr	r3, [sp, #32]
 800ef78:	1b1b      	subs	r3, r3, r4
 800ef7a:	9308      	str	r3, [sp, #32]
 800ef7c:	f000 80b1 	beq.w	800f0e2 <_dtoa_r+0x8ea>
 800ef80:	9a08      	ldr	r2, [sp, #32]
 800ef82:	4641      	mov	r1, r8
 800ef84:	4648      	mov	r0, r9
 800ef86:	f000 fcb3 	bl	800f8f0 <__pow5mult>
 800ef8a:	9002      	str	r0, [sp, #8]
 800ef8c:	2101      	movs	r1, #1
 800ef8e:	4648      	mov	r0, r9
 800ef90:	f000 fbf6 	bl	800f780 <__i2b>
 800ef94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ef96:	4604      	mov	r4, r0
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	f000 81d8 	beq.w	800f34e <_dtoa_r+0xb56>
 800ef9e:	461a      	mov	r2, r3
 800efa0:	4601      	mov	r1, r0
 800efa2:	4648      	mov	r0, r9
 800efa4:	f000 fca4 	bl	800f8f0 <__pow5mult>
 800efa8:	9b07      	ldr	r3, [sp, #28]
 800efaa:	2b01      	cmp	r3, #1
 800efac:	4604      	mov	r4, r0
 800efae:	f300 809f 	bgt.w	800f0f0 <_dtoa_r+0x8f8>
 800efb2:	9b04      	ldr	r3, [sp, #16]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	f040 8097 	bne.w	800f0e8 <_dtoa_r+0x8f0>
 800efba:	9b05      	ldr	r3, [sp, #20]
 800efbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	f040 8093 	bne.w	800f0ec <_dtoa_r+0x8f4>
 800efc6:	9b05      	ldr	r3, [sp, #20]
 800efc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800efcc:	0d1b      	lsrs	r3, r3, #20
 800efce:	051b      	lsls	r3, r3, #20
 800efd0:	b133      	cbz	r3, 800efe0 <_dtoa_r+0x7e8>
 800efd2:	9b00      	ldr	r3, [sp, #0]
 800efd4:	3301      	adds	r3, #1
 800efd6:	9300      	str	r3, [sp, #0]
 800efd8:	9b06      	ldr	r3, [sp, #24]
 800efda:	3301      	adds	r3, #1
 800efdc:	9306      	str	r3, [sp, #24]
 800efde:	2301      	movs	r3, #1
 800efe0:	9308      	str	r3, [sp, #32]
 800efe2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	f000 81b8 	beq.w	800f35a <_dtoa_r+0xb62>
 800efea:	6923      	ldr	r3, [r4, #16]
 800efec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eff0:	6918      	ldr	r0, [r3, #16]
 800eff2:	f000 fb79 	bl	800f6e8 <__hi0bits>
 800eff6:	f1c0 0020 	rsb	r0, r0, #32
 800effa:	9b06      	ldr	r3, [sp, #24]
 800effc:	4418      	add	r0, r3
 800effe:	f010 001f 	ands.w	r0, r0, #31
 800f002:	f000 8082 	beq.w	800f10a <_dtoa_r+0x912>
 800f006:	f1c0 0320 	rsb	r3, r0, #32
 800f00a:	2b04      	cmp	r3, #4
 800f00c:	dd73      	ble.n	800f0f6 <_dtoa_r+0x8fe>
 800f00e:	9b00      	ldr	r3, [sp, #0]
 800f010:	f1c0 001c 	rsb	r0, r0, #28
 800f014:	4403      	add	r3, r0
 800f016:	9300      	str	r3, [sp, #0]
 800f018:	9b06      	ldr	r3, [sp, #24]
 800f01a:	4403      	add	r3, r0
 800f01c:	4406      	add	r6, r0
 800f01e:	9306      	str	r3, [sp, #24]
 800f020:	9b00      	ldr	r3, [sp, #0]
 800f022:	2b00      	cmp	r3, #0
 800f024:	dd05      	ble.n	800f032 <_dtoa_r+0x83a>
 800f026:	9902      	ldr	r1, [sp, #8]
 800f028:	461a      	mov	r2, r3
 800f02a:	4648      	mov	r0, r9
 800f02c:	f000 fcba 	bl	800f9a4 <__lshift>
 800f030:	9002      	str	r0, [sp, #8]
 800f032:	9b06      	ldr	r3, [sp, #24]
 800f034:	2b00      	cmp	r3, #0
 800f036:	dd05      	ble.n	800f044 <_dtoa_r+0x84c>
 800f038:	4621      	mov	r1, r4
 800f03a:	461a      	mov	r2, r3
 800f03c:	4648      	mov	r0, r9
 800f03e:	f000 fcb1 	bl	800f9a4 <__lshift>
 800f042:	4604      	mov	r4, r0
 800f044:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f046:	2b00      	cmp	r3, #0
 800f048:	d061      	beq.n	800f10e <_dtoa_r+0x916>
 800f04a:	9802      	ldr	r0, [sp, #8]
 800f04c:	4621      	mov	r1, r4
 800f04e:	f000 fd15 	bl	800fa7c <__mcmp>
 800f052:	2800      	cmp	r0, #0
 800f054:	da5b      	bge.n	800f10e <_dtoa_r+0x916>
 800f056:	2300      	movs	r3, #0
 800f058:	9902      	ldr	r1, [sp, #8]
 800f05a:	220a      	movs	r2, #10
 800f05c:	4648      	mov	r0, r9
 800f05e:	f000 fafd 	bl	800f65c <__multadd>
 800f062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f064:	9002      	str	r0, [sp, #8]
 800f066:	f107 38ff 	add.w	r8, r7, #4294967295
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	f000 8177 	beq.w	800f35e <_dtoa_r+0xb66>
 800f070:	4629      	mov	r1, r5
 800f072:	2300      	movs	r3, #0
 800f074:	220a      	movs	r2, #10
 800f076:	4648      	mov	r0, r9
 800f078:	f000 faf0 	bl	800f65c <__multadd>
 800f07c:	f1bb 0f00 	cmp.w	fp, #0
 800f080:	4605      	mov	r5, r0
 800f082:	dc6f      	bgt.n	800f164 <_dtoa_r+0x96c>
 800f084:	9b07      	ldr	r3, [sp, #28]
 800f086:	2b02      	cmp	r3, #2
 800f088:	dc49      	bgt.n	800f11e <_dtoa_r+0x926>
 800f08a:	e06b      	b.n	800f164 <_dtoa_r+0x96c>
 800f08c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f08e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f092:	e73c      	b.n	800ef0e <_dtoa_r+0x716>
 800f094:	3fe00000 	.word	0x3fe00000
 800f098:	40240000 	.word	0x40240000
 800f09c:	9b03      	ldr	r3, [sp, #12]
 800f09e:	1e5c      	subs	r4, r3, #1
 800f0a0:	9b08      	ldr	r3, [sp, #32]
 800f0a2:	42a3      	cmp	r3, r4
 800f0a4:	db09      	blt.n	800f0ba <_dtoa_r+0x8c2>
 800f0a6:	1b1c      	subs	r4, r3, r4
 800f0a8:	9b03      	ldr	r3, [sp, #12]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	f6bf af30 	bge.w	800ef10 <_dtoa_r+0x718>
 800f0b0:	9b00      	ldr	r3, [sp, #0]
 800f0b2:	9a03      	ldr	r2, [sp, #12]
 800f0b4:	1a9e      	subs	r6, r3, r2
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	e72b      	b.n	800ef12 <_dtoa_r+0x71a>
 800f0ba:	9b08      	ldr	r3, [sp, #32]
 800f0bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f0be:	9408      	str	r4, [sp, #32]
 800f0c0:	1ae3      	subs	r3, r4, r3
 800f0c2:	441a      	add	r2, r3
 800f0c4:	9e00      	ldr	r6, [sp, #0]
 800f0c6:	9b03      	ldr	r3, [sp, #12]
 800f0c8:	920d      	str	r2, [sp, #52]	@ 0x34
 800f0ca:	2400      	movs	r4, #0
 800f0cc:	e721      	b.n	800ef12 <_dtoa_r+0x71a>
 800f0ce:	9c08      	ldr	r4, [sp, #32]
 800f0d0:	9e00      	ldr	r6, [sp, #0]
 800f0d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f0d4:	e728      	b.n	800ef28 <_dtoa_r+0x730>
 800f0d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f0da:	e751      	b.n	800ef80 <_dtoa_r+0x788>
 800f0dc:	9a08      	ldr	r2, [sp, #32]
 800f0de:	9902      	ldr	r1, [sp, #8]
 800f0e0:	e750      	b.n	800ef84 <_dtoa_r+0x78c>
 800f0e2:	f8cd 8008 	str.w	r8, [sp, #8]
 800f0e6:	e751      	b.n	800ef8c <_dtoa_r+0x794>
 800f0e8:	2300      	movs	r3, #0
 800f0ea:	e779      	b.n	800efe0 <_dtoa_r+0x7e8>
 800f0ec:	9b04      	ldr	r3, [sp, #16]
 800f0ee:	e777      	b.n	800efe0 <_dtoa_r+0x7e8>
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	9308      	str	r3, [sp, #32]
 800f0f4:	e779      	b.n	800efea <_dtoa_r+0x7f2>
 800f0f6:	d093      	beq.n	800f020 <_dtoa_r+0x828>
 800f0f8:	9a00      	ldr	r2, [sp, #0]
 800f0fa:	331c      	adds	r3, #28
 800f0fc:	441a      	add	r2, r3
 800f0fe:	9200      	str	r2, [sp, #0]
 800f100:	9a06      	ldr	r2, [sp, #24]
 800f102:	441a      	add	r2, r3
 800f104:	441e      	add	r6, r3
 800f106:	9206      	str	r2, [sp, #24]
 800f108:	e78a      	b.n	800f020 <_dtoa_r+0x828>
 800f10a:	4603      	mov	r3, r0
 800f10c:	e7f4      	b.n	800f0f8 <_dtoa_r+0x900>
 800f10e:	9b03      	ldr	r3, [sp, #12]
 800f110:	2b00      	cmp	r3, #0
 800f112:	46b8      	mov	r8, r7
 800f114:	dc20      	bgt.n	800f158 <_dtoa_r+0x960>
 800f116:	469b      	mov	fp, r3
 800f118:	9b07      	ldr	r3, [sp, #28]
 800f11a:	2b02      	cmp	r3, #2
 800f11c:	dd1e      	ble.n	800f15c <_dtoa_r+0x964>
 800f11e:	f1bb 0f00 	cmp.w	fp, #0
 800f122:	f47f adb1 	bne.w	800ec88 <_dtoa_r+0x490>
 800f126:	4621      	mov	r1, r4
 800f128:	465b      	mov	r3, fp
 800f12a:	2205      	movs	r2, #5
 800f12c:	4648      	mov	r0, r9
 800f12e:	f000 fa95 	bl	800f65c <__multadd>
 800f132:	4601      	mov	r1, r0
 800f134:	4604      	mov	r4, r0
 800f136:	9802      	ldr	r0, [sp, #8]
 800f138:	f000 fca0 	bl	800fa7c <__mcmp>
 800f13c:	2800      	cmp	r0, #0
 800f13e:	f77f ada3 	ble.w	800ec88 <_dtoa_r+0x490>
 800f142:	4656      	mov	r6, sl
 800f144:	2331      	movs	r3, #49	@ 0x31
 800f146:	f806 3b01 	strb.w	r3, [r6], #1
 800f14a:	f108 0801 	add.w	r8, r8, #1
 800f14e:	e59f      	b.n	800ec90 <_dtoa_r+0x498>
 800f150:	9c03      	ldr	r4, [sp, #12]
 800f152:	46b8      	mov	r8, r7
 800f154:	4625      	mov	r5, r4
 800f156:	e7f4      	b.n	800f142 <_dtoa_r+0x94a>
 800f158:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f15c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f15e:	2b00      	cmp	r3, #0
 800f160:	f000 8101 	beq.w	800f366 <_dtoa_r+0xb6e>
 800f164:	2e00      	cmp	r6, #0
 800f166:	dd05      	ble.n	800f174 <_dtoa_r+0x97c>
 800f168:	4629      	mov	r1, r5
 800f16a:	4632      	mov	r2, r6
 800f16c:	4648      	mov	r0, r9
 800f16e:	f000 fc19 	bl	800f9a4 <__lshift>
 800f172:	4605      	mov	r5, r0
 800f174:	9b08      	ldr	r3, [sp, #32]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d05c      	beq.n	800f234 <_dtoa_r+0xa3c>
 800f17a:	6869      	ldr	r1, [r5, #4]
 800f17c:	4648      	mov	r0, r9
 800f17e:	f000 fa0b 	bl	800f598 <_Balloc>
 800f182:	4606      	mov	r6, r0
 800f184:	b928      	cbnz	r0, 800f192 <_dtoa_r+0x99a>
 800f186:	4b82      	ldr	r3, [pc, #520]	@ (800f390 <_dtoa_r+0xb98>)
 800f188:	4602      	mov	r2, r0
 800f18a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f18e:	f7ff bb4a 	b.w	800e826 <_dtoa_r+0x2e>
 800f192:	692a      	ldr	r2, [r5, #16]
 800f194:	3202      	adds	r2, #2
 800f196:	0092      	lsls	r2, r2, #2
 800f198:	f105 010c 	add.w	r1, r5, #12
 800f19c:	300c      	adds	r0, #12
 800f19e:	f7ff fa94 	bl	800e6ca <memcpy>
 800f1a2:	2201      	movs	r2, #1
 800f1a4:	4631      	mov	r1, r6
 800f1a6:	4648      	mov	r0, r9
 800f1a8:	f000 fbfc 	bl	800f9a4 <__lshift>
 800f1ac:	f10a 0301 	add.w	r3, sl, #1
 800f1b0:	9300      	str	r3, [sp, #0]
 800f1b2:	eb0a 030b 	add.w	r3, sl, fp
 800f1b6:	9308      	str	r3, [sp, #32]
 800f1b8:	9b04      	ldr	r3, [sp, #16]
 800f1ba:	f003 0301 	and.w	r3, r3, #1
 800f1be:	462f      	mov	r7, r5
 800f1c0:	9306      	str	r3, [sp, #24]
 800f1c2:	4605      	mov	r5, r0
 800f1c4:	9b00      	ldr	r3, [sp, #0]
 800f1c6:	9802      	ldr	r0, [sp, #8]
 800f1c8:	4621      	mov	r1, r4
 800f1ca:	f103 3bff 	add.w	fp, r3, #4294967295
 800f1ce:	f7ff fa8a 	bl	800e6e6 <quorem>
 800f1d2:	4603      	mov	r3, r0
 800f1d4:	3330      	adds	r3, #48	@ 0x30
 800f1d6:	9003      	str	r0, [sp, #12]
 800f1d8:	4639      	mov	r1, r7
 800f1da:	9802      	ldr	r0, [sp, #8]
 800f1dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1de:	f000 fc4d 	bl	800fa7c <__mcmp>
 800f1e2:	462a      	mov	r2, r5
 800f1e4:	9004      	str	r0, [sp, #16]
 800f1e6:	4621      	mov	r1, r4
 800f1e8:	4648      	mov	r0, r9
 800f1ea:	f000 fc63 	bl	800fab4 <__mdiff>
 800f1ee:	68c2      	ldr	r2, [r0, #12]
 800f1f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1f2:	4606      	mov	r6, r0
 800f1f4:	bb02      	cbnz	r2, 800f238 <_dtoa_r+0xa40>
 800f1f6:	4601      	mov	r1, r0
 800f1f8:	9802      	ldr	r0, [sp, #8]
 800f1fa:	f000 fc3f 	bl	800fa7c <__mcmp>
 800f1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f200:	4602      	mov	r2, r0
 800f202:	4631      	mov	r1, r6
 800f204:	4648      	mov	r0, r9
 800f206:	920c      	str	r2, [sp, #48]	@ 0x30
 800f208:	9309      	str	r3, [sp, #36]	@ 0x24
 800f20a:	f000 fa05 	bl	800f618 <_Bfree>
 800f20e:	9b07      	ldr	r3, [sp, #28]
 800f210:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f212:	9e00      	ldr	r6, [sp, #0]
 800f214:	ea42 0103 	orr.w	r1, r2, r3
 800f218:	9b06      	ldr	r3, [sp, #24]
 800f21a:	4319      	orrs	r1, r3
 800f21c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f21e:	d10d      	bne.n	800f23c <_dtoa_r+0xa44>
 800f220:	2b39      	cmp	r3, #57	@ 0x39
 800f222:	d027      	beq.n	800f274 <_dtoa_r+0xa7c>
 800f224:	9a04      	ldr	r2, [sp, #16]
 800f226:	2a00      	cmp	r2, #0
 800f228:	dd01      	ble.n	800f22e <_dtoa_r+0xa36>
 800f22a:	9b03      	ldr	r3, [sp, #12]
 800f22c:	3331      	adds	r3, #49	@ 0x31
 800f22e:	f88b 3000 	strb.w	r3, [fp]
 800f232:	e52e      	b.n	800ec92 <_dtoa_r+0x49a>
 800f234:	4628      	mov	r0, r5
 800f236:	e7b9      	b.n	800f1ac <_dtoa_r+0x9b4>
 800f238:	2201      	movs	r2, #1
 800f23a:	e7e2      	b.n	800f202 <_dtoa_r+0xa0a>
 800f23c:	9904      	ldr	r1, [sp, #16]
 800f23e:	2900      	cmp	r1, #0
 800f240:	db04      	blt.n	800f24c <_dtoa_r+0xa54>
 800f242:	9807      	ldr	r0, [sp, #28]
 800f244:	4301      	orrs	r1, r0
 800f246:	9806      	ldr	r0, [sp, #24]
 800f248:	4301      	orrs	r1, r0
 800f24a:	d120      	bne.n	800f28e <_dtoa_r+0xa96>
 800f24c:	2a00      	cmp	r2, #0
 800f24e:	ddee      	ble.n	800f22e <_dtoa_r+0xa36>
 800f250:	9902      	ldr	r1, [sp, #8]
 800f252:	9300      	str	r3, [sp, #0]
 800f254:	2201      	movs	r2, #1
 800f256:	4648      	mov	r0, r9
 800f258:	f000 fba4 	bl	800f9a4 <__lshift>
 800f25c:	4621      	mov	r1, r4
 800f25e:	9002      	str	r0, [sp, #8]
 800f260:	f000 fc0c 	bl	800fa7c <__mcmp>
 800f264:	2800      	cmp	r0, #0
 800f266:	9b00      	ldr	r3, [sp, #0]
 800f268:	dc02      	bgt.n	800f270 <_dtoa_r+0xa78>
 800f26a:	d1e0      	bne.n	800f22e <_dtoa_r+0xa36>
 800f26c:	07da      	lsls	r2, r3, #31
 800f26e:	d5de      	bpl.n	800f22e <_dtoa_r+0xa36>
 800f270:	2b39      	cmp	r3, #57	@ 0x39
 800f272:	d1da      	bne.n	800f22a <_dtoa_r+0xa32>
 800f274:	2339      	movs	r3, #57	@ 0x39
 800f276:	f88b 3000 	strb.w	r3, [fp]
 800f27a:	4633      	mov	r3, r6
 800f27c:	461e      	mov	r6, r3
 800f27e:	3b01      	subs	r3, #1
 800f280:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f284:	2a39      	cmp	r2, #57	@ 0x39
 800f286:	d04e      	beq.n	800f326 <_dtoa_r+0xb2e>
 800f288:	3201      	adds	r2, #1
 800f28a:	701a      	strb	r2, [r3, #0]
 800f28c:	e501      	b.n	800ec92 <_dtoa_r+0x49a>
 800f28e:	2a00      	cmp	r2, #0
 800f290:	dd03      	ble.n	800f29a <_dtoa_r+0xaa2>
 800f292:	2b39      	cmp	r3, #57	@ 0x39
 800f294:	d0ee      	beq.n	800f274 <_dtoa_r+0xa7c>
 800f296:	3301      	adds	r3, #1
 800f298:	e7c9      	b.n	800f22e <_dtoa_r+0xa36>
 800f29a:	9a00      	ldr	r2, [sp, #0]
 800f29c:	9908      	ldr	r1, [sp, #32]
 800f29e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f2a2:	428a      	cmp	r2, r1
 800f2a4:	d028      	beq.n	800f2f8 <_dtoa_r+0xb00>
 800f2a6:	9902      	ldr	r1, [sp, #8]
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	220a      	movs	r2, #10
 800f2ac:	4648      	mov	r0, r9
 800f2ae:	f000 f9d5 	bl	800f65c <__multadd>
 800f2b2:	42af      	cmp	r7, r5
 800f2b4:	9002      	str	r0, [sp, #8]
 800f2b6:	f04f 0300 	mov.w	r3, #0
 800f2ba:	f04f 020a 	mov.w	r2, #10
 800f2be:	4639      	mov	r1, r7
 800f2c0:	4648      	mov	r0, r9
 800f2c2:	d107      	bne.n	800f2d4 <_dtoa_r+0xadc>
 800f2c4:	f000 f9ca 	bl	800f65c <__multadd>
 800f2c8:	4607      	mov	r7, r0
 800f2ca:	4605      	mov	r5, r0
 800f2cc:	9b00      	ldr	r3, [sp, #0]
 800f2ce:	3301      	adds	r3, #1
 800f2d0:	9300      	str	r3, [sp, #0]
 800f2d2:	e777      	b.n	800f1c4 <_dtoa_r+0x9cc>
 800f2d4:	f000 f9c2 	bl	800f65c <__multadd>
 800f2d8:	4629      	mov	r1, r5
 800f2da:	4607      	mov	r7, r0
 800f2dc:	2300      	movs	r3, #0
 800f2de:	220a      	movs	r2, #10
 800f2e0:	4648      	mov	r0, r9
 800f2e2:	f000 f9bb 	bl	800f65c <__multadd>
 800f2e6:	4605      	mov	r5, r0
 800f2e8:	e7f0      	b.n	800f2cc <_dtoa_r+0xad4>
 800f2ea:	f1bb 0f00 	cmp.w	fp, #0
 800f2ee:	bfcc      	ite	gt
 800f2f0:	465e      	movgt	r6, fp
 800f2f2:	2601      	movle	r6, #1
 800f2f4:	4456      	add	r6, sl
 800f2f6:	2700      	movs	r7, #0
 800f2f8:	9902      	ldr	r1, [sp, #8]
 800f2fa:	9300      	str	r3, [sp, #0]
 800f2fc:	2201      	movs	r2, #1
 800f2fe:	4648      	mov	r0, r9
 800f300:	f000 fb50 	bl	800f9a4 <__lshift>
 800f304:	4621      	mov	r1, r4
 800f306:	9002      	str	r0, [sp, #8]
 800f308:	f000 fbb8 	bl	800fa7c <__mcmp>
 800f30c:	2800      	cmp	r0, #0
 800f30e:	dcb4      	bgt.n	800f27a <_dtoa_r+0xa82>
 800f310:	d102      	bne.n	800f318 <_dtoa_r+0xb20>
 800f312:	9b00      	ldr	r3, [sp, #0]
 800f314:	07db      	lsls	r3, r3, #31
 800f316:	d4b0      	bmi.n	800f27a <_dtoa_r+0xa82>
 800f318:	4633      	mov	r3, r6
 800f31a:	461e      	mov	r6, r3
 800f31c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f320:	2a30      	cmp	r2, #48	@ 0x30
 800f322:	d0fa      	beq.n	800f31a <_dtoa_r+0xb22>
 800f324:	e4b5      	b.n	800ec92 <_dtoa_r+0x49a>
 800f326:	459a      	cmp	sl, r3
 800f328:	d1a8      	bne.n	800f27c <_dtoa_r+0xa84>
 800f32a:	2331      	movs	r3, #49	@ 0x31
 800f32c:	f108 0801 	add.w	r8, r8, #1
 800f330:	f88a 3000 	strb.w	r3, [sl]
 800f334:	e4ad      	b.n	800ec92 <_dtoa_r+0x49a>
 800f336:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f338:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f394 <_dtoa_r+0xb9c>
 800f33c:	b11b      	cbz	r3, 800f346 <_dtoa_r+0xb4e>
 800f33e:	f10a 0308 	add.w	r3, sl, #8
 800f342:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f344:	6013      	str	r3, [r2, #0]
 800f346:	4650      	mov	r0, sl
 800f348:	b017      	add	sp, #92	@ 0x5c
 800f34a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f34e:	9b07      	ldr	r3, [sp, #28]
 800f350:	2b01      	cmp	r3, #1
 800f352:	f77f ae2e 	ble.w	800efb2 <_dtoa_r+0x7ba>
 800f356:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f358:	9308      	str	r3, [sp, #32]
 800f35a:	2001      	movs	r0, #1
 800f35c:	e64d      	b.n	800effa <_dtoa_r+0x802>
 800f35e:	f1bb 0f00 	cmp.w	fp, #0
 800f362:	f77f aed9 	ble.w	800f118 <_dtoa_r+0x920>
 800f366:	4656      	mov	r6, sl
 800f368:	9802      	ldr	r0, [sp, #8]
 800f36a:	4621      	mov	r1, r4
 800f36c:	f7ff f9bb 	bl	800e6e6 <quorem>
 800f370:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f374:	f806 3b01 	strb.w	r3, [r6], #1
 800f378:	eba6 020a 	sub.w	r2, r6, sl
 800f37c:	4593      	cmp	fp, r2
 800f37e:	ddb4      	ble.n	800f2ea <_dtoa_r+0xaf2>
 800f380:	9902      	ldr	r1, [sp, #8]
 800f382:	2300      	movs	r3, #0
 800f384:	220a      	movs	r2, #10
 800f386:	4648      	mov	r0, r9
 800f388:	f000 f968 	bl	800f65c <__multadd>
 800f38c:	9002      	str	r0, [sp, #8]
 800f38e:	e7eb      	b.n	800f368 <_dtoa_r+0xb70>
 800f390:	080117f0 	.word	0x080117f0
 800f394:	08011774 	.word	0x08011774

0800f398 <_free_r>:
 800f398:	b538      	push	{r3, r4, r5, lr}
 800f39a:	4605      	mov	r5, r0
 800f39c:	2900      	cmp	r1, #0
 800f39e:	d041      	beq.n	800f424 <_free_r+0x8c>
 800f3a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3a4:	1f0c      	subs	r4, r1, #4
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	bfb8      	it	lt
 800f3aa:	18e4      	addlt	r4, r4, r3
 800f3ac:	f000 f8e8 	bl	800f580 <__malloc_lock>
 800f3b0:	4a1d      	ldr	r2, [pc, #116]	@ (800f428 <_free_r+0x90>)
 800f3b2:	6813      	ldr	r3, [r2, #0]
 800f3b4:	b933      	cbnz	r3, 800f3c4 <_free_r+0x2c>
 800f3b6:	6063      	str	r3, [r4, #4]
 800f3b8:	6014      	str	r4, [r2, #0]
 800f3ba:	4628      	mov	r0, r5
 800f3bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f3c0:	f000 b8e4 	b.w	800f58c <__malloc_unlock>
 800f3c4:	42a3      	cmp	r3, r4
 800f3c6:	d908      	bls.n	800f3da <_free_r+0x42>
 800f3c8:	6820      	ldr	r0, [r4, #0]
 800f3ca:	1821      	adds	r1, r4, r0
 800f3cc:	428b      	cmp	r3, r1
 800f3ce:	bf01      	itttt	eq
 800f3d0:	6819      	ldreq	r1, [r3, #0]
 800f3d2:	685b      	ldreq	r3, [r3, #4]
 800f3d4:	1809      	addeq	r1, r1, r0
 800f3d6:	6021      	streq	r1, [r4, #0]
 800f3d8:	e7ed      	b.n	800f3b6 <_free_r+0x1e>
 800f3da:	461a      	mov	r2, r3
 800f3dc:	685b      	ldr	r3, [r3, #4]
 800f3de:	b10b      	cbz	r3, 800f3e4 <_free_r+0x4c>
 800f3e0:	42a3      	cmp	r3, r4
 800f3e2:	d9fa      	bls.n	800f3da <_free_r+0x42>
 800f3e4:	6811      	ldr	r1, [r2, #0]
 800f3e6:	1850      	adds	r0, r2, r1
 800f3e8:	42a0      	cmp	r0, r4
 800f3ea:	d10b      	bne.n	800f404 <_free_r+0x6c>
 800f3ec:	6820      	ldr	r0, [r4, #0]
 800f3ee:	4401      	add	r1, r0
 800f3f0:	1850      	adds	r0, r2, r1
 800f3f2:	4283      	cmp	r3, r0
 800f3f4:	6011      	str	r1, [r2, #0]
 800f3f6:	d1e0      	bne.n	800f3ba <_free_r+0x22>
 800f3f8:	6818      	ldr	r0, [r3, #0]
 800f3fa:	685b      	ldr	r3, [r3, #4]
 800f3fc:	6053      	str	r3, [r2, #4]
 800f3fe:	4408      	add	r0, r1
 800f400:	6010      	str	r0, [r2, #0]
 800f402:	e7da      	b.n	800f3ba <_free_r+0x22>
 800f404:	d902      	bls.n	800f40c <_free_r+0x74>
 800f406:	230c      	movs	r3, #12
 800f408:	602b      	str	r3, [r5, #0]
 800f40a:	e7d6      	b.n	800f3ba <_free_r+0x22>
 800f40c:	6820      	ldr	r0, [r4, #0]
 800f40e:	1821      	adds	r1, r4, r0
 800f410:	428b      	cmp	r3, r1
 800f412:	bf04      	itt	eq
 800f414:	6819      	ldreq	r1, [r3, #0]
 800f416:	685b      	ldreq	r3, [r3, #4]
 800f418:	6063      	str	r3, [r4, #4]
 800f41a:	bf04      	itt	eq
 800f41c:	1809      	addeq	r1, r1, r0
 800f41e:	6021      	streq	r1, [r4, #0]
 800f420:	6054      	str	r4, [r2, #4]
 800f422:	e7ca      	b.n	800f3ba <_free_r+0x22>
 800f424:	bd38      	pop	{r3, r4, r5, pc}
 800f426:	bf00      	nop
 800f428:	20001934 	.word	0x20001934

0800f42c <malloc>:
 800f42c:	4b02      	ldr	r3, [pc, #8]	@ (800f438 <malloc+0xc>)
 800f42e:	4601      	mov	r1, r0
 800f430:	6818      	ldr	r0, [r3, #0]
 800f432:	f000 b825 	b.w	800f480 <_malloc_r>
 800f436:	bf00      	nop
 800f438:	20000140 	.word	0x20000140

0800f43c <sbrk_aligned>:
 800f43c:	b570      	push	{r4, r5, r6, lr}
 800f43e:	4e0f      	ldr	r6, [pc, #60]	@ (800f47c <sbrk_aligned+0x40>)
 800f440:	460c      	mov	r4, r1
 800f442:	6831      	ldr	r1, [r6, #0]
 800f444:	4605      	mov	r5, r0
 800f446:	b911      	cbnz	r1, 800f44e <sbrk_aligned+0x12>
 800f448:	f001 f804 	bl	8010454 <_sbrk_r>
 800f44c:	6030      	str	r0, [r6, #0]
 800f44e:	4621      	mov	r1, r4
 800f450:	4628      	mov	r0, r5
 800f452:	f000 ffff 	bl	8010454 <_sbrk_r>
 800f456:	1c43      	adds	r3, r0, #1
 800f458:	d103      	bne.n	800f462 <sbrk_aligned+0x26>
 800f45a:	f04f 34ff 	mov.w	r4, #4294967295
 800f45e:	4620      	mov	r0, r4
 800f460:	bd70      	pop	{r4, r5, r6, pc}
 800f462:	1cc4      	adds	r4, r0, #3
 800f464:	f024 0403 	bic.w	r4, r4, #3
 800f468:	42a0      	cmp	r0, r4
 800f46a:	d0f8      	beq.n	800f45e <sbrk_aligned+0x22>
 800f46c:	1a21      	subs	r1, r4, r0
 800f46e:	4628      	mov	r0, r5
 800f470:	f000 fff0 	bl	8010454 <_sbrk_r>
 800f474:	3001      	adds	r0, #1
 800f476:	d1f2      	bne.n	800f45e <sbrk_aligned+0x22>
 800f478:	e7ef      	b.n	800f45a <sbrk_aligned+0x1e>
 800f47a:	bf00      	nop
 800f47c:	20001930 	.word	0x20001930

0800f480 <_malloc_r>:
 800f480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f484:	1ccd      	adds	r5, r1, #3
 800f486:	f025 0503 	bic.w	r5, r5, #3
 800f48a:	3508      	adds	r5, #8
 800f48c:	2d0c      	cmp	r5, #12
 800f48e:	bf38      	it	cc
 800f490:	250c      	movcc	r5, #12
 800f492:	2d00      	cmp	r5, #0
 800f494:	4606      	mov	r6, r0
 800f496:	db01      	blt.n	800f49c <_malloc_r+0x1c>
 800f498:	42a9      	cmp	r1, r5
 800f49a:	d904      	bls.n	800f4a6 <_malloc_r+0x26>
 800f49c:	230c      	movs	r3, #12
 800f49e:	6033      	str	r3, [r6, #0]
 800f4a0:	2000      	movs	r0, #0
 800f4a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f4a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f57c <_malloc_r+0xfc>
 800f4aa:	f000 f869 	bl	800f580 <__malloc_lock>
 800f4ae:	f8d8 3000 	ldr.w	r3, [r8]
 800f4b2:	461c      	mov	r4, r3
 800f4b4:	bb44      	cbnz	r4, 800f508 <_malloc_r+0x88>
 800f4b6:	4629      	mov	r1, r5
 800f4b8:	4630      	mov	r0, r6
 800f4ba:	f7ff ffbf 	bl	800f43c <sbrk_aligned>
 800f4be:	1c43      	adds	r3, r0, #1
 800f4c0:	4604      	mov	r4, r0
 800f4c2:	d158      	bne.n	800f576 <_malloc_r+0xf6>
 800f4c4:	f8d8 4000 	ldr.w	r4, [r8]
 800f4c8:	4627      	mov	r7, r4
 800f4ca:	2f00      	cmp	r7, #0
 800f4cc:	d143      	bne.n	800f556 <_malloc_r+0xd6>
 800f4ce:	2c00      	cmp	r4, #0
 800f4d0:	d04b      	beq.n	800f56a <_malloc_r+0xea>
 800f4d2:	6823      	ldr	r3, [r4, #0]
 800f4d4:	4639      	mov	r1, r7
 800f4d6:	4630      	mov	r0, r6
 800f4d8:	eb04 0903 	add.w	r9, r4, r3
 800f4dc:	f000 ffba 	bl	8010454 <_sbrk_r>
 800f4e0:	4581      	cmp	r9, r0
 800f4e2:	d142      	bne.n	800f56a <_malloc_r+0xea>
 800f4e4:	6821      	ldr	r1, [r4, #0]
 800f4e6:	1a6d      	subs	r5, r5, r1
 800f4e8:	4629      	mov	r1, r5
 800f4ea:	4630      	mov	r0, r6
 800f4ec:	f7ff ffa6 	bl	800f43c <sbrk_aligned>
 800f4f0:	3001      	adds	r0, #1
 800f4f2:	d03a      	beq.n	800f56a <_malloc_r+0xea>
 800f4f4:	6823      	ldr	r3, [r4, #0]
 800f4f6:	442b      	add	r3, r5
 800f4f8:	6023      	str	r3, [r4, #0]
 800f4fa:	f8d8 3000 	ldr.w	r3, [r8]
 800f4fe:	685a      	ldr	r2, [r3, #4]
 800f500:	bb62      	cbnz	r2, 800f55c <_malloc_r+0xdc>
 800f502:	f8c8 7000 	str.w	r7, [r8]
 800f506:	e00f      	b.n	800f528 <_malloc_r+0xa8>
 800f508:	6822      	ldr	r2, [r4, #0]
 800f50a:	1b52      	subs	r2, r2, r5
 800f50c:	d420      	bmi.n	800f550 <_malloc_r+0xd0>
 800f50e:	2a0b      	cmp	r2, #11
 800f510:	d917      	bls.n	800f542 <_malloc_r+0xc2>
 800f512:	1961      	adds	r1, r4, r5
 800f514:	42a3      	cmp	r3, r4
 800f516:	6025      	str	r5, [r4, #0]
 800f518:	bf18      	it	ne
 800f51a:	6059      	strne	r1, [r3, #4]
 800f51c:	6863      	ldr	r3, [r4, #4]
 800f51e:	bf08      	it	eq
 800f520:	f8c8 1000 	streq.w	r1, [r8]
 800f524:	5162      	str	r2, [r4, r5]
 800f526:	604b      	str	r3, [r1, #4]
 800f528:	4630      	mov	r0, r6
 800f52a:	f000 f82f 	bl	800f58c <__malloc_unlock>
 800f52e:	f104 000b 	add.w	r0, r4, #11
 800f532:	1d23      	adds	r3, r4, #4
 800f534:	f020 0007 	bic.w	r0, r0, #7
 800f538:	1ac2      	subs	r2, r0, r3
 800f53a:	bf1c      	itt	ne
 800f53c:	1a1b      	subne	r3, r3, r0
 800f53e:	50a3      	strne	r3, [r4, r2]
 800f540:	e7af      	b.n	800f4a2 <_malloc_r+0x22>
 800f542:	6862      	ldr	r2, [r4, #4]
 800f544:	42a3      	cmp	r3, r4
 800f546:	bf0c      	ite	eq
 800f548:	f8c8 2000 	streq.w	r2, [r8]
 800f54c:	605a      	strne	r2, [r3, #4]
 800f54e:	e7eb      	b.n	800f528 <_malloc_r+0xa8>
 800f550:	4623      	mov	r3, r4
 800f552:	6864      	ldr	r4, [r4, #4]
 800f554:	e7ae      	b.n	800f4b4 <_malloc_r+0x34>
 800f556:	463c      	mov	r4, r7
 800f558:	687f      	ldr	r7, [r7, #4]
 800f55a:	e7b6      	b.n	800f4ca <_malloc_r+0x4a>
 800f55c:	461a      	mov	r2, r3
 800f55e:	685b      	ldr	r3, [r3, #4]
 800f560:	42a3      	cmp	r3, r4
 800f562:	d1fb      	bne.n	800f55c <_malloc_r+0xdc>
 800f564:	2300      	movs	r3, #0
 800f566:	6053      	str	r3, [r2, #4]
 800f568:	e7de      	b.n	800f528 <_malloc_r+0xa8>
 800f56a:	230c      	movs	r3, #12
 800f56c:	6033      	str	r3, [r6, #0]
 800f56e:	4630      	mov	r0, r6
 800f570:	f000 f80c 	bl	800f58c <__malloc_unlock>
 800f574:	e794      	b.n	800f4a0 <_malloc_r+0x20>
 800f576:	6005      	str	r5, [r0, #0]
 800f578:	e7d6      	b.n	800f528 <_malloc_r+0xa8>
 800f57a:	bf00      	nop
 800f57c:	20001934 	.word	0x20001934

0800f580 <__malloc_lock>:
 800f580:	4801      	ldr	r0, [pc, #4]	@ (800f588 <__malloc_lock+0x8>)
 800f582:	f7ff b8a0 	b.w	800e6c6 <__retarget_lock_acquire_recursive>
 800f586:	bf00      	nop
 800f588:	2000192c 	.word	0x2000192c

0800f58c <__malloc_unlock>:
 800f58c:	4801      	ldr	r0, [pc, #4]	@ (800f594 <__malloc_unlock+0x8>)
 800f58e:	f7ff b89b 	b.w	800e6c8 <__retarget_lock_release_recursive>
 800f592:	bf00      	nop
 800f594:	2000192c 	.word	0x2000192c

0800f598 <_Balloc>:
 800f598:	b570      	push	{r4, r5, r6, lr}
 800f59a:	69c6      	ldr	r6, [r0, #28]
 800f59c:	4604      	mov	r4, r0
 800f59e:	460d      	mov	r5, r1
 800f5a0:	b976      	cbnz	r6, 800f5c0 <_Balloc+0x28>
 800f5a2:	2010      	movs	r0, #16
 800f5a4:	f7ff ff42 	bl	800f42c <malloc>
 800f5a8:	4602      	mov	r2, r0
 800f5aa:	61e0      	str	r0, [r4, #28]
 800f5ac:	b920      	cbnz	r0, 800f5b8 <_Balloc+0x20>
 800f5ae:	4b18      	ldr	r3, [pc, #96]	@ (800f610 <_Balloc+0x78>)
 800f5b0:	4818      	ldr	r0, [pc, #96]	@ (800f614 <_Balloc+0x7c>)
 800f5b2:	216b      	movs	r1, #107	@ 0x6b
 800f5b4:	f000 ff5e 	bl	8010474 <__assert_func>
 800f5b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f5bc:	6006      	str	r6, [r0, #0]
 800f5be:	60c6      	str	r6, [r0, #12]
 800f5c0:	69e6      	ldr	r6, [r4, #28]
 800f5c2:	68f3      	ldr	r3, [r6, #12]
 800f5c4:	b183      	cbz	r3, 800f5e8 <_Balloc+0x50>
 800f5c6:	69e3      	ldr	r3, [r4, #28]
 800f5c8:	68db      	ldr	r3, [r3, #12]
 800f5ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f5ce:	b9b8      	cbnz	r0, 800f600 <_Balloc+0x68>
 800f5d0:	2101      	movs	r1, #1
 800f5d2:	fa01 f605 	lsl.w	r6, r1, r5
 800f5d6:	1d72      	adds	r2, r6, #5
 800f5d8:	0092      	lsls	r2, r2, #2
 800f5da:	4620      	mov	r0, r4
 800f5dc:	f000 ff68 	bl	80104b0 <_calloc_r>
 800f5e0:	b160      	cbz	r0, 800f5fc <_Balloc+0x64>
 800f5e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f5e6:	e00e      	b.n	800f606 <_Balloc+0x6e>
 800f5e8:	2221      	movs	r2, #33	@ 0x21
 800f5ea:	2104      	movs	r1, #4
 800f5ec:	4620      	mov	r0, r4
 800f5ee:	f000 ff5f 	bl	80104b0 <_calloc_r>
 800f5f2:	69e3      	ldr	r3, [r4, #28]
 800f5f4:	60f0      	str	r0, [r6, #12]
 800f5f6:	68db      	ldr	r3, [r3, #12]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d1e4      	bne.n	800f5c6 <_Balloc+0x2e>
 800f5fc:	2000      	movs	r0, #0
 800f5fe:	bd70      	pop	{r4, r5, r6, pc}
 800f600:	6802      	ldr	r2, [r0, #0]
 800f602:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f606:	2300      	movs	r3, #0
 800f608:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f60c:	e7f7      	b.n	800f5fe <_Balloc+0x66>
 800f60e:	bf00      	nop
 800f610:	08011781 	.word	0x08011781
 800f614:	08011801 	.word	0x08011801

0800f618 <_Bfree>:
 800f618:	b570      	push	{r4, r5, r6, lr}
 800f61a:	69c6      	ldr	r6, [r0, #28]
 800f61c:	4605      	mov	r5, r0
 800f61e:	460c      	mov	r4, r1
 800f620:	b976      	cbnz	r6, 800f640 <_Bfree+0x28>
 800f622:	2010      	movs	r0, #16
 800f624:	f7ff ff02 	bl	800f42c <malloc>
 800f628:	4602      	mov	r2, r0
 800f62a:	61e8      	str	r0, [r5, #28]
 800f62c:	b920      	cbnz	r0, 800f638 <_Bfree+0x20>
 800f62e:	4b09      	ldr	r3, [pc, #36]	@ (800f654 <_Bfree+0x3c>)
 800f630:	4809      	ldr	r0, [pc, #36]	@ (800f658 <_Bfree+0x40>)
 800f632:	218f      	movs	r1, #143	@ 0x8f
 800f634:	f000 ff1e 	bl	8010474 <__assert_func>
 800f638:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f63c:	6006      	str	r6, [r0, #0]
 800f63e:	60c6      	str	r6, [r0, #12]
 800f640:	b13c      	cbz	r4, 800f652 <_Bfree+0x3a>
 800f642:	69eb      	ldr	r3, [r5, #28]
 800f644:	6862      	ldr	r2, [r4, #4]
 800f646:	68db      	ldr	r3, [r3, #12]
 800f648:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f64c:	6021      	str	r1, [r4, #0]
 800f64e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f652:	bd70      	pop	{r4, r5, r6, pc}
 800f654:	08011781 	.word	0x08011781
 800f658:	08011801 	.word	0x08011801

0800f65c <__multadd>:
 800f65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f660:	690d      	ldr	r5, [r1, #16]
 800f662:	4607      	mov	r7, r0
 800f664:	460c      	mov	r4, r1
 800f666:	461e      	mov	r6, r3
 800f668:	f101 0c14 	add.w	ip, r1, #20
 800f66c:	2000      	movs	r0, #0
 800f66e:	f8dc 3000 	ldr.w	r3, [ip]
 800f672:	b299      	uxth	r1, r3
 800f674:	fb02 6101 	mla	r1, r2, r1, r6
 800f678:	0c1e      	lsrs	r6, r3, #16
 800f67a:	0c0b      	lsrs	r3, r1, #16
 800f67c:	fb02 3306 	mla	r3, r2, r6, r3
 800f680:	b289      	uxth	r1, r1
 800f682:	3001      	adds	r0, #1
 800f684:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f688:	4285      	cmp	r5, r0
 800f68a:	f84c 1b04 	str.w	r1, [ip], #4
 800f68e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f692:	dcec      	bgt.n	800f66e <__multadd+0x12>
 800f694:	b30e      	cbz	r6, 800f6da <__multadd+0x7e>
 800f696:	68a3      	ldr	r3, [r4, #8]
 800f698:	42ab      	cmp	r3, r5
 800f69a:	dc19      	bgt.n	800f6d0 <__multadd+0x74>
 800f69c:	6861      	ldr	r1, [r4, #4]
 800f69e:	4638      	mov	r0, r7
 800f6a0:	3101      	adds	r1, #1
 800f6a2:	f7ff ff79 	bl	800f598 <_Balloc>
 800f6a6:	4680      	mov	r8, r0
 800f6a8:	b928      	cbnz	r0, 800f6b6 <__multadd+0x5a>
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	4b0c      	ldr	r3, [pc, #48]	@ (800f6e0 <__multadd+0x84>)
 800f6ae:	480d      	ldr	r0, [pc, #52]	@ (800f6e4 <__multadd+0x88>)
 800f6b0:	21ba      	movs	r1, #186	@ 0xba
 800f6b2:	f000 fedf 	bl	8010474 <__assert_func>
 800f6b6:	6922      	ldr	r2, [r4, #16]
 800f6b8:	3202      	adds	r2, #2
 800f6ba:	f104 010c 	add.w	r1, r4, #12
 800f6be:	0092      	lsls	r2, r2, #2
 800f6c0:	300c      	adds	r0, #12
 800f6c2:	f7ff f802 	bl	800e6ca <memcpy>
 800f6c6:	4621      	mov	r1, r4
 800f6c8:	4638      	mov	r0, r7
 800f6ca:	f7ff ffa5 	bl	800f618 <_Bfree>
 800f6ce:	4644      	mov	r4, r8
 800f6d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f6d4:	3501      	adds	r5, #1
 800f6d6:	615e      	str	r6, [r3, #20]
 800f6d8:	6125      	str	r5, [r4, #16]
 800f6da:	4620      	mov	r0, r4
 800f6dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6e0:	080117f0 	.word	0x080117f0
 800f6e4:	08011801 	.word	0x08011801

0800f6e8 <__hi0bits>:
 800f6e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f6ec:	4603      	mov	r3, r0
 800f6ee:	bf36      	itet	cc
 800f6f0:	0403      	lslcc	r3, r0, #16
 800f6f2:	2000      	movcs	r0, #0
 800f6f4:	2010      	movcc	r0, #16
 800f6f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f6fa:	bf3c      	itt	cc
 800f6fc:	021b      	lslcc	r3, r3, #8
 800f6fe:	3008      	addcc	r0, #8
 800f700:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f704:	bf3c      	itt	cc
 800f706:	011b      	lslcc	r3, r3, #4
 800f708:	3004      	addcc	r0, #4
 800f70a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f70e:	bf3c      	itt	cc
 800f710:	009b      	lslcc	r3, r3, #2
 800f712:	3002      	addcc	r0, #2
 800f714:	2b00      	cmp	r3, #0
 800f716:	db05      	blt.n	800f724 <__hi0bits+0x3c>
 800f718:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f71c:	f100 0001 	add.w	r0, r0, #1
 800f720:	bf08      	it	eq
 800f722:	2020      	moveq	r0, #32
 800f724:	4770      	bx	lr

0800f726 <__lo0bits>:
 800f726:	6803      	ldr	r3, [r0, #0]
 800f728:	4602      	mov	r2, r0
 800f72a:	f013 0007 	ands.w	r0, r3, #7
 800f72e:	d00b      	beq.n	800f748 <__lo0bits+0x22>
 800f730:	07d9      	lsls	r1, r3, #31
 800f732:	d421      	bmi.n	800f778 <__lo0bits+0x52>
 800f734:	0798      	lsls	r0, r3, #30
 800f736:	bf49      	itett	mi
 800f738:	085b      	lsrmi	r3, r3, #1
 800f73a:	089b      	lsrpl	r3, r3, #2
 800f73c:	2001      	movmi	r0, #1
 800f73e:	6013      	strmi	r3, [r2, #0]
 800f740:	bf5c      	itt	pl
 800f742:	6013      	strpl	r3, [r2, #0]
 800f744:	2002      	movpl	r0, #2
 800f746:	4770      	bx	lr
 800f748:	b299      	uxth	r1, r3
 800f74a:	b909      	cbnz	r1, 800f750 <__lo0bits+0x2a>
 800f74c:	0c1b      	lsrs	r3, r3, #16
 800f74e:	2010      	movs	r0, #16
 800f750:	b2d9      	uxtb	r1, r3
 800f752:	b909      	cbnz	r1, 800f758 <__lo0bits+0x32>
 800f754:	3008      	adds	r0, #8
 800f756:	0a1b      	lsrs	r3, r3, #8
 800f758:	0719      	lsls	r1, r3, #28
 800f75a:	bf04      	itt	eq
 800f75c:	091b      	lsreq	r3, r3, #4
 800f75e:	3004      	addeq	r0, #4
 800f760:	0799      	lsls	r1, r3, #30
 800f762:	bf04      	itt	eq
 800f764:	089b      	lsreq	r3, r3, #2
 800f766:	3002      	addeq	r0, #2
 800f768:	07d9      	lsls	r1, r3, #31
 800f76a:	d403      	bmi.n	800f774 <__lo0bits+0x4e>
 800f76c:	085b      	lsrs	r3, r3, #1
 800f76e:	f100 0001 	add.w	r0, r0, #1
 800f772:	d003      	beq.n	800f77c <__lo0bits+0x56>
 800f774:	6013      	str	r3, [r2, #0]
 800f776:	4770      	bx	lr
 800f778:	2000      	movs	r0, #0
 800f77a:	4770      	bx	lr
 800f77c:	2020      	movs	r0, #32
 800f77e:	4770      	bx	lr

0800f780 <__i2b>:
 800f780:	b510      	push	{r4, lr}
 800f782:	460c      	mov	r4, r1
 800f784:	2101      	movs	r1, #1
 800f786:	f7ff ff07 	bl	800f598 <_Balloc>
 800f78a:	4602      	mov	r2, r0
 800f78c:	b928      	cbnz	r0, 800f79a <__i2b+0x1a>
 800f78e:	4b05      	ldr	r3, [pc, #20]	@ (800f7a4 <__i2b+0x24>)
 800f790:	4805      	ldr	r0, [pc, #20]	@ (800f7a8 <__i2b+0x28>)
 800f792:	f240 1145 	movw	r1, #325	@ 0x145
 800f796:	f000 fe6d 	bl	8010474 <__assert_func>
 800f79a:	2301      	movs	r3, #1
 800f79c:	6144      	str	r4, [r0, #20]
 800f79e:	6103      	str	r3, [r0, #16]
 800f7a0:	bd10      	pop	{r4, pc}
 800f7a2:	bf00      	nop
 800f7a4:	080117f0 	.word	0x080117f0
 800f7a8:	08011801 	.word	0x08011801

0800f7ac <__multiply>:
 800f7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7b0:	4617      	mov	r7, r2
 800f7b2:	690a      	ldr	r2, [r1, #16]
 800f7b4:	693b      	ldr	r3, [r7, #16]
 800f7b6:	429a      	cmp	r2, r3
 800f7b8:	bfa8      	it	ge
 800f7ba:	463b      	movge	r3, r7
 800f7bc:	4689      	mov	r9, r1
 800f7be:	bfa4      	itt	ge
 800f7c0:	460f      	movge	r7, r1
 800f7c2:	4699      	movge	r9, r3
 800f7c4:	693d      	ldr	r5, [r7, #16]
 800f7c6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f7ca:	68bb      	ldr	r3, [r7, #8]
 800f7cc:	6879      	ldr	r1, [r7, #4]
 800f7ce:	eb05 060a 	add.w	r6, r5, sl
 800f7d2:	42b3      	cmp	r3, r6
 800f7d4:	b085      	sub	sp, #20
 800f7d6:	bfb8      	it	lt
 800f7d8:	3101      	addlt	r1, #1
 800f7da:	f7ff fedd 	bl	800f598 <_Balloc>
 800f7de:	b930      	cbnz	r0, 800f7ee <__multiply+0x42>
 800f7e0:	4602      	mov	r2, r0
 800f7e2:	4b41      	ldr	r3, [pc, #260]	@ (800f8e8 <__multiply+0x13c>)
 800f7e4:	4841      	ldr	r0, [pc, #260]	@ (800f8ec <__multiply+0x140>)
 800f7e6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f7ea:	f000 fe43 	bl	8010474 <__assert_func>
 800f7ee:	f100 0414 	add.w	r4, r0, #20
 800f7f2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f7f6:	4623      	mov	r3, r4
 800f7f8:	2200      	movs	r2, #0
 800f7fa:	4573      	cmp	r3, lr
 800f7fc:	d320      	bcc.n	800f840 <__multiply+0x94>
 800f7fe:	f107 0814 	add.w	r8, r7, #20
 800f802:	f109 0114 	add.w	r1, r9, #20
 800f806:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f80a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f80e:	9302      	str	r3, [sp, #8]
 800f810:	1beb      	subs	r3, r5, r7
 800f812:	3b15      	subs	r3, #21
 800f814:	f023 0303 	bic.w	r3, r3, #3
 800f818:	3304      	adds	r3, #4
 800f81a:	3715      	adds	r7, #21
 800f81c:	42bd      	cmp	r5, r7
 800f81e:	bf38      	it	cc
 800f820:	2304      	movcc	r3, #4
 800f822:	9301      	str	r3, [sp, #4]
 800f824:	9b02      	ldr	r3, [sp, #8]
 800f826:	9103      	str	r1, [sp, #12]
 800f828:	428b      	cmp	r3, r1
 800f82a:	d80c      	bhi.n	800f846 <__multiply+0x9a>
 800f82c:	2e00      	cmp	r6, #0
 800f82e:	dd03      	ble.n	800f838 <__multiply+0x8c>
 800f830:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f834:	2b00      	cmp	r3, #0
 800f836:	d055      	beq.n	800f8e4 <__multiply+0x138>
 800f838:	6106      	str	r6, [r0, #16]
 800f83a:	b005      	add	sp, #20
 800f83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f840:	f843 2b04 	str.w	r2, [r3], #4
 800f844:	e7d9      	b.n	800f7fa <__multiply+0x4e>
 800f846:	f8b1 a000 	ldrh.w	sl, [r1]
 800f84a:	f1ba 0f00 	cmp.w	sl, #0
 800f84e:	d01f      	beq.n	800f890 <__multiply+0xe4>
 800f850:	46c4      	mov	ip, r8
 800f852:	46a1      	mov	r9, r4
 800f854:	2700      	movs	r7, #0
 800f856:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f85a:	f8d9 3000 	ldr.w	r3, [r9]
 800f85e:	fa1f fb82 	uxth.w	fp, r2
 800f862:	b29b      	uxth	r3, r3
 800f864:	fb0a 330b 	mla	r3, sl, fp, r3
 800f868:	443b      	add	r3, r7
 800f86a:	f8d9 7000 	ldr.w	r7, [r9]
 800f86e:	0c12      	lsrs	r2, r2, #16
 800f870:	0c3f      	lsrs	r7, r7, #16
 800f872:	fb0a 7202 	mla	r2, sl, r2, r7
 800f876:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f87a:	b29b      	uxth	r3, r3
 800f87c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f880:	4565      	cmp	r5, ip
 800f882:	f849 3b04 	str.w	r3, [r9], #4
 800f886:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f88a:	d8e4      	bhi.n	800f856 <__multiply+0xaa>
 800f88c:	9b01      	ldr	r3, [sp, #4]
 800f88e:	50e7      	str	r7, [r4, r3]
 800f890:	9b03      	ldr	r3, [sp, #12]
 800f892:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f896:	3104      	adds	r1, #4
 800f898:	f1b9 0f00 	cmp.w	r9, #0
 800f89c:	d020      	beq.n	800f8e0 <__multiply+0x134>
 800f89e:	6823      	ldr	r3, [r4, #0]
 800f8a0:	4647      	mov	r7, r8
 800f8a2:	46a4      	mov	ip, r4
 800f8a4:	f04f 0a00 	mov.w	sl, #0
 800f8a8:	f8b7 b000 	ldrh.w	fp, [r7]
 800f8ac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f8b0:	fb09 220b 	mla	r2, r9, fp, r2
 800f8b4:	4452      	add	r2, sl
 800f8b6:	b29b      	uxth	r3, r3
 800f8b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f8bc:	f84c 3b04 	str.w	r3, [ip], #4
 800f8c0:	f857 3b04 	ldr.w	r3, [r7], #4
 800f8c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f8c8:	f8bc 3000 	ldrh.w	r3, [ip]
 800f8cc:	fb09 330a 	mla	r3, r9, sl, r3
 800f8d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f8d4:	42bd      	cmp	r5, r7
 800f8d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f8da:	d8e5      	bhi.n	800f8a8 <__multiply+0xfc>
 800f8dc:	9a01      	ldr	r2, [sp, #4]
 800f8de:	50a3      	str	r3, [r4, r2]
 800f8e0:	3404      	adds	r4, #4
 800f8e2:	e79f      	b.n	800f824 <__multiply+0x78>
 800f8e4:	3e01      	subs	r6, #1
 800f8e6:	e7a1      	b.n	800f82c <__multiply+0x80>
 800f8e8:	080117f0 	.word	0x080117f0
 800f8ec:	08011801 	.word	0x08011801

0800f8f0 <__pow5mult>:
 800f8f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8f4:	4615      	mov	r5, r2
 800f8f6:	f012 0203 	ands.w	r2, r2, #3
 800f8fa:	4607      	mov	r7, r0
 800f8fc:	460e      	mov	r6, r1
 800f8fe:	d007      	beq.n	800f910 <__pow5mult+0x20>
 800f900:	4c25      	ldr	r4, [pc, #148]	@ (800f998 <__pow5mult+0xa8>)
 800f902:	3a01      	subs	r2, #1
 800f904:	2300      	movs	r3, #0
 800f906:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f90a:	f7ff fea7 	bl	800f65c <__multadd>
 800f90e:	4606      	mov	r6, r0
 800f910:	10ad      	asrs	r5, r5, #2
 800f912:	d03d      	beq.n	800f990 <__pow5mult+0xa0>
 800f914:	69fc      	ldr	r4, [r7, #28]
 800f916:	b97c      	cbnz	r4, 800f938 <__pow5mult+0x48>
 800f918:	2010      	movs	r0, #16
 800f91a:	f7ff fd87 	bl	800f42c <malloc>
 800f91e:	4602      	mov	r2, r0
 800f920:	61f8      	str	r0, [r7, #28]
 800f922:	b928      	cbnz	r0, 800f930 <__pow5mult+0x40>
 800f924:	4b1d      	ldr	r3, [pc, #116]	@ (800f99c <__pow5mult+0xac>)
 800f926:	481e      	ldr	r0, [pc, #120]	@ (800f9a0 <__pow5mult+0xb0>)
 800f928:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f92c:	f000 fda2 	bl	8010474 <__assert_func>
 800f930:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f934:	6004      	str	r4, [r0, #0]
 800f936:	60c4      	str	r4, [r0, #12]
 800f938:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f93c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f940:	b94c      	cbnz	r4, 800f956 <__pow5mult+0x66>
 800f942:	f240 2171 	movw	r1, #625	@ 0x271
 800f946:	4638      	mov	r0, r7
 800f948:	f7ff ff1a 	bl	800f780 <__i2b>
 800f94c:	2300      	movs	r3, #0
 800f94e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f952:	4604      	mov	r4, r0
 800f954:	6003      	str	r3, [r0, #0]
 800f956:	f04f 0900 	mov.w	r9, #0
 800f95a:	07eb      	lsls	r3, r5, #31
 800f95c:	d50a      	bpl.n	800f974 <__pow5mult+0x84>
 800f95e:	4631      	mov	r1, r6
 800f960:	4622      	mov	r2, r4
 800f962:	4638      	mov	r0, r7
 800f964:	f7ff ff22 	bl	800f7ac <__multiply>
 800f968:	4631      	mov	r1, r6
 800f96a:	4680      	mov	r8, r0
 800f96c:	4638      	mov	r0, r7
 800f96e:	f7ff fe53 	bl	800f618 <_Bfree>
 800f972:	4646      	mov	r6, r8
 800f974:	106d      	asrs	r5, r5, #1
 800f976:	d00b      	beq.n	800f990 <__pow5mult+0xa0>
 800f978:	6820      	ldr	r0, [r4, #0]
 800f97a:	b938      	cbnz	r0, 800f98c <__pow5mult+0x9c>
 800f97c:	4622      	mov	r2, r4
 800f97e:	4621      	mov	r1, r4
 800f980:	4638      	mov	r0, r7
 800f982:	f7ff ff13 	bl	800f7ac <__multiply>
 800f986:	6020      	str	r0, [r4, #0]
 800f988:	f8c0 9000 	str.w	r9, [r0]
 800f98c:	4604      	mov	r4, r0
 800f98e:	e7e4      	b.n	800f95a <__pow5mult+0x6a>
 800f990:	4630      	mov	r0, r6
 800f992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f996:	bf00      	nop
 800f998:	080118b4 	.word	0x080118b4
 800f99c:	08011781 	.word	0x08011781
 800f9a0:	08011801 	.word	0x08011801

0800f9a4 <__lshift>:
 800f9a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9a8:	460c      	mov	r4, r1
 800f9aa:	6849      	ldr	r1, [r1, #4]
 800f9ac:	6923      	ldr	r3, [r4, #16]
 800f9ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f9b2:	68a3      	ldr	r3, [r4, #8]
 800f9b4:	4607      	mov	r7, r0
 800f9b6:	4691      	mov	r9, r2
 800f9b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f9bc:	f108 0601 	add.w	r6, r8, #1
 800f9c0:	42b3      	cmp	r3, r6
 800f9c2:	db0b      	blt.n	800f9dc <__lshift+0x38>
 800f9c4:	4638      	mov	r0, r7
 800f9c6:	f7ff fde7 	bl	800f598 <_Balloc>
 800f9ca:	4605      	mov	r5, r0
 800f9cc:	b948      	cbnz	r0, 800f9e2 <__lshift+0x3e>
 800f9ce:	4602      	mov	r2, r0
 800f9d0:	4b28      	ldr	r3, [pc, #160]	@ (800fa74 <__lshift+0xd0>)
 800f9d2:	4829      	ldr	r0, [pc, #164]	@ (800fa78 <__lshift+0xd4>)
 800f9d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f9d8:	f000 fd4c 	bl	8010474 <__assert_func>
 800f9dc:	3101      	adds	r1, #1
 800f9de:	005b      	lsls	r3, r3, #1
 800f9e0:	e7ee      	b.n	800f9c0 <__lshift+0x1c>
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	f100 0114 	add.w	r1, r0, #20
 800f9e8:	f100 0210 	add.w	r2, r0, #16
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	4553      	cmp	r3, sl
 800f9f0:	db33      	blt.n	800fa5a <__lshift+0xb6>
 800f9f2:	6920      	ldr	r0, [r4, #16]
 800f9f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f9f8:	f104 0314 	add.w	r3, r4, #20
 800f9fc:	f019 091f 	ands.w	r9, r9, #31
 800fa00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fa04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fa08:	d02b      	beq.n	800fa62 <__lshift+0xbe>
 800fa0a:	f1c9 0e20 	rsb	lr, r9, #32
 800fa0e:	468a      	mov	sl, r1
 800fa10:	2200      	movs	r2, #0
 800fa12:	6818      	ldr	r0, [r3, #0]
 800fa14:	fa00 f009 	lsl.w	r0, r0, r9
 800fa18:	4310      	orrs	r0, r2
 800fa1a:	f84a 0b04 	str.w	r0, [sl], #4
 800fa1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa22:	459c      	cmp	ip, r3
 800fa24:	fa22 f20e 	lsr.w	r2, r2, lr
 800fa28:	d8f3      	bhi.n	800fa12 <__lshift+0x6e>
 800fa2a:	ebac 0304 	sub.w	r3, ip, r4
 800fa2e:	3b15      	subs	r3, #21
 800fa30:	f023 0303 	bic.w	r3, r3, #3
 800fa34:	3304      	adds	r3, #4
 800fa36:	f104 0015 	add.w	r0, r4, #21
 800fa3a:	4560      	cmp	r0, ip
 800fa3c:	bf88      	it	hi
 800fa3e:	2304      	movhi	r3, #4
 800fa40:	50ca      	str	r2, [r1, r3]
 800fa42:	b10a      	cbz	r2, 800fa48 <__lshift+0xa4>
 800fa44:	f108 0602 	add.w	r6, r8, #2
 800fa48:	3e01      	subs	r6, #1
 800fa4a:	4638      	mov	r0, r7
 800fa4c:	612e      	str	r6, [r5, #16]
 800fa4e:	4621      	mov	r1, r4
 800fa50:	f7ff fde2 	bl	800f618 <_Bfree>
 800fa54:	4628      	mov	r0, r5
 800fa56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa5a:	f842 0f04 	str.w	r0, [r2, #4]!
 800fa5e:	3301      	adds	r3, #1
 800fa60:	e7c5      	b.n	800f9ee <__lshift+0x4a>
 800fa62:	3904      	subs	r1, #4
 800fa64:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa68:	f841 2f04 	str.w	r2, [r1, #4]!
 800fa6c:	459c      	cmp	ip, r3
 800fa6e:	d8f9      	bhi.n	800fa64 <__lshift+0xc0>
 800fa70:	e7ea      	b.n	800fa48 <__lshift+0xa4>
 800fa72:	bf00      	nop
 800fa74:	080117f0 	.word	0x080117f0
 800fa78:	08011801 	.word	0x08011801

0800fa7c <__mcmp>:
 800fa7c:	690a      	ldr	r2, [r1, #16]
 800fa7e:	4603      	mov	r3, r0
 800fa80:	6900      	ldr	r0, [r0, #16]
 800fa82:	1a80      	subs	r0, r0, r2
 800fa84:	b530      	push	{r4, r5, lr}
 800fa86:	d10e      	bne.n	800faa6 <__mcmp+0x2a>
 800fa88:	3314      	adds	r3, #20
 800fa8a:	3114      	adds	r1, #20
 800fa8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fa90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fa94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fa98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fa9c:	4295      	cmp	r5, r2
 800fa9e:	d003      	beq.n	800faa8 <__mcmp+0x2c>
 800faa0:	d205      	bcs.n	800faae <__mcmp+0x32>
 800faa2:	f04f 30ff 	mov.w	r0, #4294967295
 800faa6:	bd30      	pop	{r4, r5, pc}
 800faa8:	42a3      	cmp	r3, r4
 800faaa:	d3f3      	bcc.n	800fa94 <__mcmp+0x18>
 800faac:	e7fb      	b.n	800faa6 <__mcmp+0x2a>
 800faae:	2001      	movs	r0, #1
 800fab0:	e7f9      	b.n	800faa6 <__mcmp+0x2a>
	...

0800fab4 <__mdiff>:
 800fab4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fab8:	4689      	mov	r9, r1
 800faba:	4606      	mov	r6, r0
 800fabc:	4611      	mov	r1, r2
 800fabe:	4648      	mov	r0, r9
 800fac0:	4614      	mov	r4, r2
 800fac2:	f7ff ffdb 	bl	800fa7c <__mcmp>
 800fac6:	1e05      	subs	r5, r0, #0
 800fac8:	d112      	bne.n	800faf0 <__mdiff+0x3c>
 800faca:	4629      	mov	r1, r5
 800facc:	4630      	mov	r0, r6
 800face:	f7ff fd63 	bl	800f598 <_Balloc>
 800fad2:	4602      	mov	r2, r0
 800fad4:	b928      	cbnz	r0, 800fae2 <__mdiff+0x2e>
 800fad6:	4b3f      	ldr	r3, [pc, #252]	@ (800fbd4 <__mdiff+0x120>)
 800fad8:	f240 2137 	movw	r1, #567	@ 0x237
 800fadc:	483e      	ldr	r0, [pc, #248]	@ (800fbd8 <__mdiff+0x124>)
 800fade:	f000 fcc9 	bl	8010474 <__assert_func>
 800fae2:	2301      	movs	r3, #1
 800fae4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fae8:	4610      	mov	r0, r2
 800faea:	b003      	add	sp, #12
 800faec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800faf0:	bfbc      	itt	lt
 800faf2:	464b      	movlt	r3, r9
 800faf4:	46a1      	movlt	r9, r4
 800faf6:	4630      	mov	r0, r6
 800faf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fafc:	bfba      	itte	lt
 800fafe:	461c      	movlt	r4, r3
 800fb00:	2501      	movlt	r5, #1
 800fb02:	2500      	movge	r5, #0
 800fb04:	f7ff fd48 	bl	800f598 <_Balloc>
 800fb08:	4602      	mov	r2, r0
 800fb0a:	b918      	cbnz	r0, 800fb14 <__mdiff+0x60>
 800fb0c:	4b31      	ldr	r3, [pc, #196]	@ (800fbd4 <__mdiff+0x120>)
 800fb0e:	f240 2145 	movw	r1, #581	@ 0x245
 800fb12:	e7e3      	b.n	800fadc <__mdiff+0x28>
 800fb14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fb18:	6926      	ldr	r6, [r4, #16]
 800fb1a:	60c5      	str	r5, [r0, #12]
 800fb1c:	f109 0310 	add.w	r3, r9, #16
 800fb20:	f109 0514 	add.w	r5, r9, #20
 800fb24:	f104 0e14 	add.w	lr, r4, #20
 800fb28:	f100 0b14 	add.w	fp, r0, #20
 800fb2c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fb30:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fb34:	9301      	str	r3, [sp, #4]
 800fb36:	46d9      	mov	r9, fp
 800fb38:	f04f 0c00 	mov.w	ip, #0
 800fb3c:	9b01      	ldr	r3, [sp, #4]
 800fb3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fb42:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fb46:	9301      	str	r3, [sp, #4]
 800fb48:	fa1f f38a 	uxth.w	r3, sl
 800fb4c:	4619      	mov	r1, r3
 800fb4e:	b283      	uxth	r3, r0
 800fb50:	1acb      	subs	r3, r1, r3
 800fb52:	0c00      	lsrs	r0, r0, #16
 800fb54:	4463      	add	r3, ip
 800fb56:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fb5a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fb5e:	b29b      	uxth	r3, r3
 800fb60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fb64:	4576      	cmp	r6, lr
 800fb66:	f849 3b04 	str.w	r3, [r9], #4
 800fb6a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fb6e:	d8e5      	bhi.n	800fb3c <__mdiff+0x88>
 800fb70:	1b33      	subs	r3, r6, r4
 800fb72:	3b15      	subs	r3, #21
 800fb74:	f023 0303 	bic.w	r3, r3, #3
 800fb78:	3415      	adds	r4, #21
 800fb7a:	3304      	adds	r3, #4
 800fb7c:	42a6      	cmp	r6, r4
 800fb7e:	bf38      	it	cc
 800fb80:	2304      	movcc	r3, #4
 800fb82:	441d      	add	r5, r3
 800fb84:	445b      	add	r3, fp
 800fb86:	461e      	mov	r6, r3
 800fb88:	462c      	mov	r4, r5
 800fb8a:	4544      	cmp	r4, r8
 800fb8c:	d30e      	bcc.n	800fbac <__mdiff+0xf8>
 800fb8e:	f108 0103 	add.w	r1, r8, #3
 800fb92:	1b49      	subs	r1, r1, r5
 800fb94:	f021 0103 	bic.w	r1, r1, #3
 800fb98:	3d03      	subs	r5, #3
 800fb9a:	45a8      	cmp	r8, r5
 800fb9c:	bf38      	it	cc
 800fb9e:	2100      	movcc	r1, #0
 800fba0:	440b      	add	r3, r1
 800fba2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fba6:	b191      	cbz	r1, 800fbce <__mdiff+0x11a>
 800fba8:	6117      	str	r7, [r2, #16]
 800fbaa:	e79d      	b.n	800fae8 <__mdiff+0x34>
 800fbac:	f854 1b04 	ldr.w	r1, [r4], #4
 800fbb0:	46e6      	mov	lr, ip
 800fbb2:	0c08      	lsrs	r0, r1, #16
 800fbb4:	fa1c fc81 	uxtah	ip, ip, r1
 800fbb8:	4471      	add	r1, lr
 800fbba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fbbe:	b289      	uxth	r1, r1
 800fbc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fbc4:	f846 1b04 	str.w	r1, [r6], #4
 800fbc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fbcc:	e7dd      	b.n	800fb8a <__mdiff+0xd6>
 800fbce:	3f01      	subs	r7, #1
 800fbd0:	e7e7      	b.n	800fba2 <__mdiff+0xee>
 800fbd2:	bf00      	nop
 800fbd4:	080117f0 	.word	0x080117f0
 800fbd8:	08011801 	.word	0x08011801

0800fbdc <__d2b>:
 800fbdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fbe0:	460f      	mov	r7, r1
 800fbe2:	2101      	movs	r1, #1
 800fbe4:	ec59 8b10 	vmov	r8, r9, d0
 800fbe8:	4616      	mov	r6, r2
 800fbea:	f7ff fcd5 	bl	800f598 <_Balloc>
 800fbee:	4604      	mov	r4, r0
 800fbf0:	b930      	cbnz	r0, 800fc00 <__d2b+0x24>
 800fbf2:	4602      	mov	r2, r0
 800fbf4:	4b23      	ldr	r3, [pc, #140]	@ (800fc84 <__d2b+0xa8>)
 800fbf6:	4824      	ldr	r0, [pc, #144]	@ (800fc88 <__d2b+0xac>)
 800fbf8:	f240 310f 	movw	r1, #783	@ 0x30f
 800fbfc:	f000 fc3a 	bl	8010474 <__assert_func>
 800fc00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fc04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fc08:	b10d      	cbz	r5, 800fc0e <__d2b+0x32>
 800fc0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fc0e:	9301      	str	r3, [sp, #4]
 800fc10:	f1b8 0300 	subs.w	r3, r8, #0
 800fc14:	d023      	beq.n	800fc5e <__d2b+0x82>
 800fc16:	4668      	mov	r0, sp
 800fc18:	9300      	str	r3, [sp, #0]
 800fc1a:	f7ff fd84 	bl	800f726 <__lo0bits>
 800fc1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fc22:	b1d0      	cbz	r0, 800fc5a <__d2b+0x7e>
 800fc24:	f1c0 0320 	rsb	r3, r0, #32
 800fc28:	fa02 f303 	lsl.w	r3, r2, r3
 800fc2c:	430b      	orrs	r3, r1
 800fc2e:	40c2      	lsrs	r2, r0
 800fc30:	6163      	str	r3, [r4, #20]
 800fc32:	9201      	str	r2, [sp, #4]
 800fc34:	9b01      	ldr	r3, [sp, #4]
 800fc36:	61a3      	str	r3, [r4, #24]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	bf0c      	ite	eq
 800fc3c:	2201      	moveq	r2, #1
 800fc3e:	2202      	movne	r2, #2
 800fc40:	6122      	str	r2, [r4, #16]
 800fc42:	b1a5      	cbz	r5, 800fc6e <__d2b+0x92>
 800fc44:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fc48:	4405      	add	r5, r0
 800fc4a:	603d      	str	r5, [r7, #0]
 800fc4c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fc50:	6030      	str	r0, [r6, #0]
 800fc52:	4620      	mov	r0, r4
 800fc54:	b003      	add	sp, #12
 800fc56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc5a:	6161      	str	r1, [r4, #20]
 800fc5c:	e7ea      	b.n	800fc34 <__d2b+0x58>
 800fc5e:	a801      	add	r0, sp, #4
 800fc60:	f7ff fd61 	bl	800f726 <__lo0bits>
 800fc64:	9b01      	ldr	r3, [sp, #4]
 800fc66:	6163      	str	r3, [r4, #20]
 800fc68:	3020      	adds	r0, #32
 800fc6a:	2201      	movs	r2, #1
 800fc6c:	e7e8      	b.n	800fc40 <__d2b+0x64>
 800fc6e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fc72:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fc76:	6038      	str	r0, [r7, #0]
 800fc78:	6918      	ldr	r0, [r3, #16]
 800fc7a:	f7ff fd35 	bl	800f6e8 <__hi0bits>
 800fc7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fc82:	e7e5      	b.n	800fc50 <__d2b+0x74>
 800fc84:	080117f0 	.word	0x080117f0
 800fc88:	08011801 	.word	0x08011801

0800fc8c <__ssputs_r>:
 800fc8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc90:	688e      	ldr	r6, [r1, #8]
 800fc92:	461f      	mov	r7, r3
 800fc94:	42be      	cmp	r6, r7
 800fc96:	680b      	ldr	r3, [r1, #0]
 800fc98:	4682      	mov	sl, r0
 800fc9a:	460c      	mov	r4, r1
 800fc9c:	4690      	mov	r8, r2
 800fc9e:	d82d      	bhi.n	800fcfc <__ssputs_r+0x70>
 800fca0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fca4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fca8:	d026      	beq.n	800fcf8 <__ssputs_r+0x6c>
 800fcaa:	6965      	ldr	r5, [r4, #20]
 800fcac:	6909      	ldr	r1, [r1, #16]
 800fcae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fcb2:	eba3 0901 	sub.w	r9, r3, r1
 800fcb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fcba:	1c7b      	adds	r3, r7, #1
 800fcbc:	444b      	add	r3, r9
 800fcbe:	106d      	asrs	r5, r5, #1
 800fcc0:	429d      	cmp	r5, r3
 800fcc2:	bf38      	it	cc
 800fcc4:	461d      	movcc	r5, r3
 800fcc6:	0553      	lsls	r3, r2, #21
 800fcc8:	d527      	bpl.n	800fd1a <__ssputs_r+0x8e>
 800fcca:	4629      	mov	r1, r5
 800fccc:	f7ff fbd8 	bl	800f480 <_malloc_r>
 800fcd0:	4606      	mov	r6, r0
 800fcd2:	b360      	cbz	r0, 800fd2e <__ssputs_r+0xa2>
 800fcd4:	6921      	ldr	r1, [r4, #16]
 800fcd6:	464a      	mov	r2, r9
 800fcd8:	f7fe fcf7 	bl	800e6ca <memcpy>
 800fcdc:	89a3      	ldrh	r3, [r4, #12]
 800fcde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fce2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fce6:	81a3      	strh	r3, [r4, #12]
 800fce8:	6126      	str	r6, [r4, #16]
 800fcea:	6165      	str	r5, [r4, #20]
 800fcec:	444e      	add	r6, r9
 800fcee:	eba5 0509 	sub.w	r5, r5, r9
 800fcf2:	6026      	str	r6, [r4, #0]
 800fcf4:	60a5      	str	r5, [r4, #8]
 800fcf6:	463e      	mov	r6, r7
 800fcf8:	42be      	cmp	r6, r7
 800fcfa:	d900      	bls.n	800fcfe <__ssputs_r+0x72>
 800fcfc:	463e      	mov	r6, r7
 800fcfe:	6820      	ldr	r0, [r4, #0]
 800fd00:	4632      	mov	r2, r6
 800fd02:	4641      	mov	r1, r8
 800fd04:	f000 fb6a 	bl	80103dc <memmove>
 800fd08:	68a3      	ldr	r3, [r4, #8]
 800fd0a:	1b9b      	subs	r3, r3, r6
 800fd0c:	60a3      	str	r3, [r4, #8]
 800fd0e:	6823      	ldr	r3, [r4, #0]
 800fd10:	4433      	add	r3, r6
 800fd12:	6023      	str	r3, [r4, #0]
 800fd14:	2000      	movs	r0, #0
 800fd16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd1a:	462a      	mov	r2, r5
 800fd1c:	f000 fbee 	bl	80104fc <_realloc_r>
 800fd20:	4606      	mov	r6, r0
 800fd22:	2800      	cmp	r0, #0
 800fd24:	d1e0      	bne.n	800fce8 <__ssputs_r+0x5c>
 800fd26:	6921      	ldr	r1, [r4, #16]
 800fd28:	4650      	mov	r0, sl
 800fd2a:	f7ff fb35 	bl	800f398 <_free_r>
 800fd2e:	230c      	movs	r3, #12
 800fd30:	f8ca 3000 	str.w	r3, [sl]
 800fd34:	89a3      	ldrh	r3, [r4, #12]
 800fd36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd3a:	81a3      	strh	r3, [r4, #12]
 800fd3c:	f04f 30ff 	mov.w	r0, #4294967295
 800fd40:	e7e9      	b.n	800fd16 <__ssputs_r+0x8a>
	...

0800fd44 <_svfiprintf_r>:
 800fd44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd48:	4698      	mov	r8, r3
 800fd4a:	898b      	ldrh	r3, [r1, #12]
 800fd4c:	061b      	lsls	r3, r3, #24
 800fd4e:	b09d      	sub	sp, #116	@ 0x74
 800fd50:	4607      	mov	r7, r0
 800fd52:	460d      	mov	r5, r1
 800fd54:	4614      	mov	r4, r2
 800fd56:	d510      	bpl.n	800fd7a <_svfiprintf_r+0x36>
 800fd58:	690b      	ldr	r3, [r1, #16]
 800fd5a:	b973      	cbnz	r3, 800fd7a <_svfiprintf_r+0x36>
 800fd5c:	2140      	movs	r1, #64	@ 0x40
 800fd5e:	f7ff fb8f 	bl	800f480 <_malloc_r>
 800fd62:	6028      	str	r0, [r5, #0]
 800fd64:	6128      	str	r0, [r5, #16]
 800fd66:	b930      	cbnz	r0, 800fd76 <_svfiprintf_r+0x32>
 800fd68:	230c      	movs	r3, #12
 800fd6a:	603b      	str	r3, [r7, #0]
 800fd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800fd70:	b01d      	add	sp, #116	@ 0x74
 800fd72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd76:	2340      	movs	r3, #64	@ 0x40
 800fd78:	616b      	str	r3, [r5, #20]
 800fd7a:	2300      	movs	r3, #0
 800fd7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd7e:	2320      	movs	r3, #32
 800fd80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fd84:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd88:	2330      	movs	r3, #48	@ 0x30
 800fd8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ff28 <_svfiprintf_r+0x1e4>
 800fd8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fd92:	f04f 0901 	mov.w	r9, #1
 800fd96:	4623      	mov	r3, r4
 800fd98:	469a      	mov	sl, r3
 800fd9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd9e:	b10a      	cbz	r2, 800fda4 <_svfiprintf_r+0x60>
 800fda0:	2a25      	cmp	r2, #37	@ 0x25
 800fda2:	d1f9      	bne.n	800fd98 <_svfiprintf_r+0x54>
 800fda4:	ebba 0b04 	subs.w	fp, sl, r4
 800fda8:	d00b      	beq.n	800fdc2 <_svfiprintf_r+0x7e>
 800fdaa:	465b      	mov	r3, fp
 800fdac:	4622      	mov	r2, r4
 800fdae:	4629      	mov	r1, r5
 800fdb0:	4638      	mov	r0, r7
 800fdb2:	f7ff ff6b 	bl	800fc8c <__ssputs_r>
 800fdb6:	3001      	adds	r0, #1
 800fdb8:	f000 80a7 	beq.w	800ff0a <_svfiprintf_r+0x1c6>
 800fdbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fdbe:	445a      	add	r2, fp
 800fdc0:	9209      	str	r2, [sp, #36]	@ 0x24
 800fdc2:	f89a 3000 	ldrb.w	r3, [sl]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	f000 809f 	beq.w	800ff0a <_svfiprintf_r+0x1c6>
 800fdcc:	2300      	movs	r3, #0
 800fdce:	f04f 32ff 	mov.w	r2, #4294967295
 800fdd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fdd6:	f10a 0a01 	add.w	sl, sl, #1
 800fdda:	9304      	str	r3, [sp, #16]
 800fddc:	9307      	str	r3, [sp, #28]
 800fdde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fde2:	931a      	str	r3, [sp, #104]	@ 0x68
 800fde4:	4654      	mov	r4, sl
 800fde6:	2205      	movs	r2, #5
 800fde8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdec:	484e      	ldr	r0, [pc, #312]	@ (800ff28 <_svfiprintf_r+0x1e4>)
 800fdee:	f7f0 f9ef 	bl	80001d0 <memchr>
 800fdf2:	9a04      	ldr	r2, [sp, #16]
 800fdf4:	b9d8      	cbnz	r0, 800fe2e <_svfiprintf_r+0xea>
 800fdf6:	06d0      	lsls	r0, r2, #27
 800fdf8:	bf44      	itt	mi
 800fdfa:	2320      	movmi	r3, #32
 800fdfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe00:	0711      	lsls	r1, r2, #28
 800fe02:	bf44      	itt	mi
 800fe04:	232b      	movmi	r3, #43	@ 0x2b
 800fe06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe0a:	f89a 3000 	ldrb.w	r3, [sl]
 800fe0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe10:	d015      	beq.n	800fe3e <_svfiprintf_r+0xfa>
 800fe12:	9a07      	ldr	r2, [sp, #28]
 800fe14:	4654      	mov	r4, sl
 800fe16:	2000      	movs	r0, #0
 800fe18:	f04f 0c0a 	mov.w	ip, #10
 800fe1c:	4621      	mov	r1, r4
 800fe1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe22:	3b30      	subs	r3, #48	@ 0x30
 800fe24:	2b09      	cmp	r3, #9
 800fe26:	d94b      	bls.n	800fec0 <_svfiprintf_r+0x17c>
 800fe28:	b1b0      	cbz	r0, 800fe58 <_svfiprintf_r+0x114>
 800fe2a:	9207      	str	r2, [sp, #28]
 800fe2c:	e014      	b.n	800fe58 <_svfiprintf_r+0x114>
 800fe2e:	eba0 0308 	sub.w	r3, r0, r8
 800fe32:	fa09 f303 	lsl.w	r3, r9, r3
 800fe36:	4313      	orrs	r3, r2
 800fe38:	9304      	str	r3, [sp, #16]
 800fe3a:	46a2      	mov	sl, r4
 800fe3c:	e7d2      	b.n	800fde4 <_svfiprintf_r+0xa0>
 800fe3e:	9b03      	ldr	r3, [sp, #12]
 800fe40:	1d19      	adds	r1, r3, #4
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	9103      	str	r1, [sp, #12]
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	bfbb      	ittet	lt
 800fe4a:	425b      	neglt	r3, r3
 800fe4c:	f042 0202 	orrlt.w	r2, r2, #2
 800fe50:	9307      	strge	r3, [sp, #28]
 800fe52:	9307      	strlt	r3, [sp, #28]
 800fe54:	bfb8      	it	lt
 800fe56:	9204      	strlt	r2, [sp, #16]
 800fe58:	7823      	ldrb	r3, [r4, #0]
 800fe5a:	2b2e      	cmp	r3, #46	@ 0x2e
 800fe5c:	d10a      	bne.n	800fe74 <_svfiprintf_r+0x130>
 800fe5e:	7863      	ldrb	r3, [r4, #1]
 800fe60:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe62:	d132      	bne.n	800feca <_svfiprintf_r+0x186>
 800fe64:	9b03      	ldr	r3, [sp, #12]
 800fe66:	1d1a      	adds	r2, r3, #4
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	9203      	str	r2, [sp, #12]
 800fe6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fe70:	3402      	adds	r4, #2
 800fe72:	9305      	str	r3, [sp, #20]
 800fe74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ff38 <_svfiprintf_r+0x1f4>
 800fe78:	7821      	ldrb	r1, [r4, #0]
 800fe7a:	2203      	movs	r2, #3
 800fe7c:	4650      	mov	r0, sl
 800fe7e:	f7f0 f9a7 	bl	80001d0 <memchr>
 800fe82:	b138      	cbz	r0, 800fe94 <_svfiprintf_r+0x150>
 800fe84:	9b04      	ldr	r3, [sp, #16]
 800fe86:	eba0 000a 	sub.w	r0, r0, sl
 800fe8a:	2240      	movs	r2, #64	@ 0x40
 800fe8c:	4082      	lsls	r2, r0
 800fe8e:	4313      	orrs	r3, r2
 800fe90:	3401      	adds	r4, #1
 800fe92:	9304      	str	r3, [sp, #16]
 800fe94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe98:	4824      	ldr	r0, [pc, #144]	@ (800ff2c <_svfiprintf_r+0x1e8>)
 800fe9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fe9e:	2206      	movs	r2, #6
 800fea0:	f7f0 f996 	bl	80001d0 <memchr>
 800fea4:	2800      	cmp	r0, #0
 800fea6:	d036      	beq.n	800ff16 <_svfiprintf_r+0x1d2>
 800fea8:	4b21      	ldr	r3, [pc, #132]	@ (800ff30 <_svfiprintf_r+0x1ec>)
 800feaa:	bb1b      	cbnz	r3, 800fef4 <_svfiprintf_r+0x1b0>
 800feac:	9b03      	ldr	r3, [sp, #12]
 800feae:	3307      	adds	r3, #7
 800feb0:	f023 0307 	bic.w	r3, r3, #7
 800feb4:	3308      	adds	r3, #8
 800feb6:	9303      	str	r3, [sp, #12]
 800feb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feba:	4433      	add	r3, r6
 800febc:	9309      	str	r3, [sp, #36]	@ 0x24
 800febe:	e76a      	b.n	800fd96 <_svfiprintf_r+0x52>
 800fec0:	fb0c 3202 	mla	r2, ip, r2, r3
 800fec4:	460c      	mov	r4, r1
 800fec6:	2001      	movs	r0, #1
 800fec8:	e7a8      	b.n	800fe1c <_svfiprintf_r+0xd8>
 800feca:	2300      	movs	r3, #0
 800fecc:	3401      	adds	r4, #1
 800fece:	9305      	str	r3, [sp, #20]
 800fed0:	4619      	mov	r1, r3
 800fed2:	f04f 0c0a 	mov.w	ip, #10
 800fed6:	4620      	mov	r0, r4
 800fed8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fedc:	3a30      	subs	r2, #48	@ 0x30
 800fede:	2a09      	cmp	r2, #9
 800fee0:	d903      	bls.n	800feea <_svfiprintf_r+0x1a6>
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d0c6      	beq.n	800fe74 <_svfiprintf_r+0x130>
 800fee6:	9105      	str	r1, [sp, #20]
 800fee8:	e7c4      	b.n	800fe74 <_svfiprintf_r+0x130>
 800feea:	fb0c 2101 	mla	r1, ip, r1, r2
 800feee:	4604      	mov	r4, r0
 800fef0:	2301      	movs	r3, #1
 800fef2:	e7f0      	b.n	800fed6 <_svfiprintf_r+0x192>
 800fef4:	ab03      	add	r3, sp, #12
 800fef6:	9300      	str	r3, [sp, #0]
 800fef8:	462a      	mov	r2, r5
 800fefa:	4b0e      	ldr	r3, [pc, #56]	@ (800ff34 <_svfiprintf_r+0x1f0>)
 800fefc:	a904      	add	r1, sp, #16
 800fefe:	4638      	mov	r0, r7
 800ff00:	f7fd fd3c 	bl	800d97c <_printf_float>
 800ff04:	1c42      	adds	r2, r0, #1
 800ff06:	4606      	mov	r6, r0
 800ff08:	d1d6      	bne.n	800feb8 <_svfiprintf_r+0x174>
 800ff0a:	89ab      	ldrh	r3, [r5, #12]
 800ff0c:	065b      	lsls	r3, r3, #25
 800ff0e:	f53f af2d 	bmi.w	800fd6c <_svfiprintf_r+0x28>
 800ff12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff14:	e72c      	b.n	800fd70 <_svfiprintf_r+0x2c>
 800ff16:	ab03      	add	r3, sp, #12
 800ff18:	9300      	str	r3, [sp, #0]
 800ff1a:	462a      	mov	r2, r5
 800ff1c:	4b05      	ldr	r3, [pc, #20]	@ (800ff34 <_svfiprintf_r+0x1f0>)
 800ff1e:	a904      	add	r1, sp, #16
 800ff20:	4638      	mov	r0, r7
 800ff22:	f7fd ffc3 	bl	800deac <_printf_i>
 800ff26:	e7ed      	b.n	800ff04 <_svfiprintf_r+0x1c0>
 800ff28:	0801185a 	.word	0x0801185a
 800ff2c:	08011864 	.word	0x08011864
 800ff30:	0800d97d 	.word	0x0800d97d
 800ff34:	0800fc8d 	.word	0x0800fc8d
 800ff38:	08011860 	.word	0x08011860

0800ff3c <__sfputc_r>:
 800ff3c:	6893      	ldr	r3, [r2, #8]
 800ff3e:	3b01      	subs	r3, #1
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	b410      	push	{r4}
 800ff44:	6093      	str	r3, [r2, #8]
 800ff46:	da08      	bge.n	800ff5a <__sfputc_r+0x1e>
 800ff48:	6994      	ldr	r4, [r2, #24]
 800ff4a:	42a3      	cmp	r3, r4
 800ff4c:	db01      	blt.n	800ff52 <__sfputc_r+0x16>
 800ff4e:	290a      	cmp	r1, #10
 800ff50:	d103      	bne.n	800ff5a <__sfputc_r+0x1e>
 800ff52:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff56:	f7fe ba94 	b.w	800e482 <__swbuf_r>
 800ff5a:	6813      	ldr	r3, [r2, #0]
 800ff5c:	1c58      	adds	r0, r3, #1
 800ff5e:	6010      	str	r0, [r2, #0]
 800ff60:	7019      	strb	r1, [r3, #0]
 800ff62:	4608      	mov	r0, r1
 800ff64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff68:	4770      	bx	lr

0800ff6a <__sfputs_r>:
 800ff6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff6c:	4606      	mov	r6, r0
 800ff6e:	460f      	mov	r7, r1
 800ff70:	4614      	mov	r4, r2
 800ff72:	18d5      	adds	r5, r2, r3
 800ff74:	42ac      	cmp	r4, r5
 800ff76:	d101      	bne.n	800ff7c <__sfputs_r+0x12>
 800ff78:	2000      	movs	r0, #0
 800ff7a:	e007      	b.n	800ff8c <__sfputs_r+0x22>
 800ff7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff80:	463a      	mov	r2, r7
 800ff82:	4630      	mov	r0, r6
 800ff84:	f7ff ffda 	bl	800ff3c <__sfputc_r>
 800ff88:	1c43      	adds	r3, r0, #1
 800ff8a:	d1f3      	bne.n	800ff74 <__sfputs_r+0xa>
 800ff8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ff90 <_vfiprintf_r>:
 800ff90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff94:	460d      	mov	r5, r1
 800ff96:	b09d      	sub	sp, #116	@ 0x74
 800ff98:	4614      	mov	r4, r2
 800ff9a:	4698      	mov	r8, r3
 800ff9c:	4606      	mov	r6, r0
 800ff9e:	b118      	cbz	r0, 800ffa8 <_vfiprintf_r+0x18>
 800ffa0:	6a03      	ldr	r3, [r0, #32]
 800ffa2:	b90b      	cbnz	r3, 800ffa8 <_vfiprintf_r+0x18>
 800ffa4:	f7fe f92c 	bl	800e200 <__sinit>
 800ffa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ffaa:	07d9      	lsls	r1, r3, #31
 800ffac:	d405      	bmi.n	800ffba <_vfiprintf_r+0x2a>
 800ffae:	89ab      	ldrh	r3, [r5, #12]
 800ffb0:	059a      	lsls	r2, r3, #22
 800ffb2:	d402      	bmi.n	800ffba <_vfiprintf_r+0x2a>
 800ffb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ffb6:	f7fe fb86 	bl	800e6c6 <__retarget_lock_acquire_recursive>
 800ffba:	89ab      	ldrh	r3, [r5, #12]
 800ffbc:	071b      	lsls	r3, r3, #28
 800ffbe:	d501      	bpl.n	800ffc4 <_vfiprintf_r+0x34>
 800ffc0:	692b      	ldr	r3, [r5, #16]
 800ffc2:	b99b      	cbnz	r3, 800ffec <_vfiprintf_r+0x5c>
 800ffc4:	4629      	mov	r1, r5
 800ffc6:	4630      	mov	r0, r6
 800ffc8:	f7fe fa9a 	bl	800e500 <__swsetup_r>
 800ffcc:	b170      	cbz	r0, 800ffec <_vfiprintf_r+0x5c>
 800ffce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ffd0:	07dc      	lsls	r4, r3, #31
 800ffd2:	d504      	bpl.n	800ffde <_vfiprintf_r+0x4e>
 800ffd4:	f04f 30ff 	mov.w	r0, #4294967295
 800ffd8:	b01d      	add	sp, #116	@ 0x74
 800ffda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffde:	89ab      	ldrh	r3, [r5, #12]
 800ffe0:	0598      	lsls	r0, r3, #22
 800ffe2:	d4f7      	bmi.n	800ffd4 <_vfiprintf_r+0x44>
 800ffe4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ffe6:	f7fe fb6f 	bl	800e6c8 <__retarget_lock_release_recursive>
 800ffea:	e7f3      	b.n	800ffd4 <_vfiprintf_r+0x44>
 800ffec:	2300      	movs	r3, #0
 800ffee:	9309      	str	r3, [sp, #36]	@ 0x24
 800fff0:	2320      	movs	r3, #32
 800fff2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fff6:	f8cd 800c 	str.w	r8, [sp, #12]
 800fffa:	2330      	movs	r3, #48	@ 0x30
 800fffc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80101ac <_vfiprintf_r+0x21c>
 8010000:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010004:	f04f 0901 	mov.w	r9, #1
 8010008:	4623      	mov	r3, r4
 801000a:	469a      	mov	sl, r3
 801000c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010010:	b10a      	cbz	r2, 8010016 <_vfiprintf_r+0x86>
 8010012:	2a25      	cmp	r2, #37	@ 0x25
 8010014:	d1f9      	bne.n	801000a <_vfiprintf_r+0x7a>
 8010016:	ebba 0b04 	subs.w	fp, sl, r4
 801001a:	d00b      	beq.n	8010034 <_vfiprintf_r+0xa4>
 801001c:	465b      	mov	r3, fp
 801001e:	4622      	mov	r2, r4
 8010020:	4629      	mov	r1, r5
 8010022:	4630      	mov	r0, r6
 8010024:	f7ff ffa1 	bl	800ff6a <__sfputs_r>
 8010028:	3001      	adds	r0, #1
 801002a:	f000 80a7 	beq.w	801017c <_vfiprintf_r+0x1ec>
 801002e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010030:	445a      	add	r2, fp
 8010032:	9209      	str	r2, [sp, #36]	@ 0x24
 8010034:	f89a 3000 	ldrb.w	r3, [sl]
 8010038:	2b00      	cmp	r3, #0
 801003a:	f000 809f 	beq.w	801017c <_vfiprintf_r+0x1ec>
 801003e:	2300      	movs	r3, #0
 8010040:	f04f 32ff 	mov.w	r2, #4294967295
 8010044:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010048:	f10a 0a01 	add.w	sl, sl, #1
 801004c:	9304      	str	r3, [sp, #16]
 801004e:	9307      	str	r3, [sp, #28]
 8010050:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010054:	931a      	str	r3, [sp, #104]	@ 0x68
 8010056:	4654      	mov	r4, sl
 8010058:	2205      	movs	r2, #5
 801005a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801005e:	4853      	ldr	r0, [pc, #332]	@ (80101ac <_vfiprintf_r+0x21c>)
 8010060:	f7f0 f8b6 	bl	80001d0 <memchr>
 8010064:	9a04      	ldr	r2, [sp, #16]
 8010066:	b9d8      	cbnz	r0, 80100a0 <_vfiprintf_r+0x110>
 8010068:	06d1      	lsls	r1, r2, #27
 801006a:	bf44      	itt	mi
 801006c:	2320      	movmi	r3, #32
 801006e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010072:	0713      	lsls	r3, r2, #28
 8010074:	bf44      	itt	mi
 8010076:	232b      	movmi	r3, #43	@ 0x2b
 8010078:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801007c:	f89a 3000 	ldrb.w	r3, [sl]
 8010080:	2b2a      	cmp	r3, #42	@ 0x2a
 8010082:	d015      	beq.n	80100b0 <_vfiprintf_r+0x120>
 8010084:	9a07      	ldr	r2, [sp, #28]
 8010086:	4654      	mov	r4, sl
 8010088:	2000      	movs	r0, #0
 801008a:	f04f 0c0a 	mov.w	ip, #10
 801008e:	4621      	mov	r1, r4
 8010090:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010094:	3b30      	subs	r3, #48	@ 0x30
 8010096:	2b09      	cmp	r3, #9
 8010098:	d94b      	bls.n	8010132 <_vfiprintf_r+0x1a2>
 801009a:	b1b0      	cbz	r0, 80100ca <_vfiprintf_r+0x13a>
 801009c:	9207      	str	r2, [sp, #28]
 801009e:	e014      	b.n	80100ca <_vfiprintf_r+0x13a>
 80100a0:	eba0 0308 	sub.w	r3, r0, r8
 80100a4:	fa09 f303 	lsl.w	r3, r9, r3
 80100a8:	4313      	orrs	r3, r2
 80100aa:	9304      	str	r3, [sp, #16]
 80100ac:	46a2      	mov	sl, r4
 80100ae:	e7d2      	b.n	8010056 <_vfiprintf_r+0xc6>
 80100b0:	9b03      	ldr	r3, [sp, #12]
 80100b2:	1d19      	adds	r1, r3, #4
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	9103      	str	r1, [sp, #12]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	bfbb      	ittet	lt
 80100bc:	425b      	neglt	r3, r3
 80100be:	f042 0202 	orrlt.w	r2, r2, #2
 80100c2:	9307      	strge	r3, [sp, #28]
 80100c4:	9307      	strlt	r3, [sp, #28]
 80100c6:	bfb8      	it	lt
 80100c8:	9204      	strlt	r2, [sp, #16]
 80100ca:	7823      	ldrb	r3, [r4, #0]
 80100cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80100ce:	d10a      	bne.n	80100e6 <_vfiprintf_r+0x156>
 80100d0:	7863      	ldrb	r3, [r4, #1]
 80100d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80100d4:	d132      	bne.n	801013c <_vfiprintf_r+0x1ac>
 80100d6:	9b03      	ldr	r3, [sp, #12]
 80100d8:	1d1a      	adds	r2, r3, #4
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	9203      	str	r2, [sp, #12]
 80100de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80100e2:	3402      	adds	r4, #2
 80100e4:	9305      	str	r3, [sp, #20]
 80100e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80101bc <_vfiprintf_r+0x22c>
 80100ea:	7821      	ldrb	r1, [r4, #0]
 80100ec:	2203      	movs	r2, #3
 80100ee:	4650      	mov	r0, sl
 80100f0:	f7f0 f86e 	bl	80001d0 <memchr>
 80100f4:	b138      	cbz	r0, 8010106 <_vfiprintf_r+0x176>
 80100f6:	9b04      	ldr	r3, [sp, #16]
 80100f8:	eba0 000a 	sub.w	r0, r0, sl
 80100fc:	2240      	movs	r2, #64	@ 0x40
 80100fe:	4082      	lsls	r2, r0
 8010100:	4313      	orrs	r3, r2
 8010102:	3401      	adds	r4, #1
 8010104:	9304      	str	r3, [sp, #16]
 8010106:	f814 1b01 	ldrb.w	r1, [r4], #1
 801010a:	4829      	ldr	r0, [pc, #164]	@ (80101b0 <_vfiprintf_r+0x220>)
 801010c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010110:	2206      	movs	r2, #6
 8010112:	f7f0 f85d 	bl	80001d0 <memchr>
 8010116:	2800      	cmp	r0, #0
 8010118:	d03f      	beq.n	801019a <_vfiprintf_r+0x20a>
 801011a:	4b26      	ldr	r3, [pc, #152]	@ (80101b4 <_vfiprintf_r+0x224>)
 801011c:	bb1b      	cbnz	r3, 8010166 <_vfiprintf_r+0x1d6>
 801011e:	9b03      	ldr	r3, [sp, #12]
 8010120:	3307      	adds	r3, #7
 8010122:	f023 0307 	bic.w	r3, r3, #7
 8010126:	3308      	adds	r3, #8
 8010128:	9303      	str	r3, [sp, #12]
 801012a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801012c:	443b      	add	r3, r7
 801012e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010130:	e76a      	b.n	8010008 <_vfiprintf_r+0x78>
 8010132:	fb0c 3202 	mla	r2, ip, r2, r3
 8010136:	460c      	mov	r4, r1
 8010138:	2001      	movs	r0, #1
 801013a:	e7a8      	b.n	801008e <_vfiprintf_r+0xfe>
 801013c:	2300      	movs	r3, #0
 801013e:	3401      	adds	r4, #1
 8010140:	9305      	str	r3, [sp, #20]
 8010142:	4619      	mov	r1, r3
 8010144:	f04f 0c0a 	mov.w	ip, #10
 8010148:	4620      	mov	r0, r4
 801014a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801014e:	3a30      	subs	r2, #48	@ 0x30
 8010150:	2a09      	cmp	r2, #9
 8010152:	d903      	bls.n	801015c <_vfiprintf_r+0x1cc>
 8010154:	2b00      	cmp	r3, #0
 8010156:	d0c6      	beq.n	80100e6 <_vfiprintf_r+0x156>
 8010158:	9105      	str	r1, [sp, #20]
 801015a:	e7c4      	b.n	80100e6 <_vfiprintf_r+0x156>
 801015c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010160:	4604      	mov	r4, r0
 8010162:	2301      	movs	r3, #1
 8010164:	e7f0      	b.n	8010148 <_vfiprintf_r+0x1b8>
 8010166:	ab03      	add	r3, sp, #12
 8010168:	9300      	str	r3, [sp, #0]
 801016a:	462a      	mov	r2, r5
 801016c:	4b12      	ldr	r3, [pc, #72]	@ (80101b8 <_vfiprintf_r+0x228>)
 801016e:	a904      	add	r1, sp, #16
 8010170:	4630      	mov	r0, r6
 8010172:	f7fd fc03 	bl	800d97c <_printf_float>
 8010176:	4607      	mov	r7, r0
 8010178:	1c78      	adds	r0, r7, #1
 801017a:	d1d6      	bne.n	801012a <_vfiprintf_r+0x19a>
 801017c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801017e:	07d9      	lsls	r1, r3, #31
 8010180:	d405      	bmi.n	801018e <_vfiprintf_r+0x1fe>
 8010182:	89ab      	ldrh	r3, [r5, #12]
 8010184:	059a      	lsls	r2, r3, #22
 8010186:	d402      	bmi.n	801018e <_vfiprintf_r+0x1fe>
 8010188:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801018a:	f7fe fa9d 	bl	800e6c8 <__retarget_lock_release_recursive>
 801018e:	89ab      	ldrh	r3, [r5, #12]
 8010190:	065b      	lsls	r3, r3, #25
 8010192:	f53f af1f 	bmi.w	800ffd4 <_vfiprintf_r+0x44>
 8010196:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010198:	e71e      	b.n	800ffd8 <_vfiprintf_r+0x48>
 801019a:	ab03      	add	r3, sp, #12
 801019c:	9300      	str	r3, [sp, #0]
 801019e:	462a      	mov	r2, r5
 80101a0:	4b05      	ldr	r3, [pc, #20]	@ (80101b8 <_vfiprintf_r+0x228>)
 80101a2:	a904      	add	r1, sp, #16
 80101a4:	4630      	mov	r0, r6
 80101a6:	f7fd fe81 	bl	800deac <_printf_i>
 80101aa:	e7e4      	b.n	8010176 <_vfiprintf_r+0x1e6>
 80101ac:	0801185a 	.word	0x0801185a
 80101b0:	08011864 	.word	0x08011864
 80101b4:	0800d97d 	.word	0x0800d97d
 80101b8:	0800ff6b 	.word	0x0800ff6b
 80101bc:	08011860 	.word	0x08011860

080101c0 <__sflush_r>:
 80101c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80101c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101c8:	0716      	lsls	r6, r2, #28
 80101ca:	4605      	mov	r5, r0
 80101cc:	460c      	mov	r4, r1
 80101ce:	d454      	bmi.n	801027a <__sflush_r+0xba>
 80101d0:	684b      	ldr	r3, [r1, #4]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	dc02      	bgt.n	80101dc <__sflush_r+0x1c>
 80101d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80101d8:	2b00      	cmp	r3, #0
 80101da:	dd48      	ble.n	801026e <__sflush_r+0xae>
 80101dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80101de:	2e00      	cmp	r6, #0
 80101e0:	d045      	beq.n	801026e <__sflush_r+0xae>
 80101e2:	2300      	movs	r3, #0
 80101e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80101e8:	682f      	ldr	r7, [r5, #0]
 80101ea:	6a21      	ldr	r1, [r4, #32]
 80101ec:	602b      	str	r3, [r5, #0]
 80101ee:	d030      	beq.n	8010252 <__sflush_r+0x92>
 80101f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80101f2:	89a3      	ldrh	r3, [r4, #12]
 80101f4:	0759      	lsls	r1, r3, #29
 80101f6:	d505      	bpl.n	8010204 <__sflush_r+0x44>
 80101f8:	6863      	ldr	r3, [r4, #4]
 80101fa:	1ad2      	subs	r2, r2, r3
 80101fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80101fe:	b10b      	cbz	r3, 8010204 <__sflush_r+0x44>
 8010200:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010202:	1ad2      	subs	r2, r2, r3
 8010204:	2300      	movs	r3, #0
 8010206:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010208:	6a21      	ldr	r1, [r4, #32]
 801020a:	4628      	mov	r0, r5
 801020c:	47b0      	blx	r6
 801020e:	1c43      	adds	r3, r0, #1
 8010210:	89a3      	ldrh	r3, [r4, #12]
 8010212:	d106      	bne.n	8010222 <__sflush_r+0x62>
 8010214:	6829      	ldr	r1, [r5, #0]
 8010216:	291d      	cmp	r1, #29
 8010218:	d82b      	bhi.n	8010272 <__sflush_r+0xb2>
 801021a:	4a2a      	ldr	r2, [pc, #168]	@ (80102c4 <__sflush_r+0x104>)
 801021c:	40ca      	lsrs	r2, r1
 801021e:	07d6      	lsls	r6, r2, #31
 8010220:	d527      	bpl.n	8010272 <__sflush_r+0xb2>
 8010222:	2200      	movs	r2, #0
 8010224:	6062      	str	r2, [r4, #4]
 8010226:	04d9      	lsls	r1, r3, #19
 8010228:	6922      	ldr	r2, [r4, #16]
 801022a:	6022      	str	r2, [r4, #0]
 801022c:	d504      	bpl.n	8010238 <__sflush_r+0x78>
 801022e:	1c42      	adds	r2, r0, #1
 8010230:	d101      	bne.n	8010236 <__sflush_r+0x76>
 8010232:	682b      	ldr	r3, [r5, #0]
 8010234:	b903      	cbnz	r3, 8010238 <__sflush_r+0x78>
 8010236:	6560      	str	r0, [r4, #84]	@ 0x54
 8010238:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801023a:	602f      	str	r7, [r5, #0]
 801023c:	b1b9      	cbz	r1, 801026e <__sflush_r+0xae>
 801023e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010242:	4299      	cmp	r1, r3
 8010244:	d002      	beq.n	801024c <__sflush_r+0x8c>
 8010246:	4628      	mov	r0, r5
 8010248:	f7ff f8a6 	bl	800f398 <_free_r>
 801024c:	2300      	movs	r3, #0
 801024e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010250:	e00d      	b.n	801026e <__sflush_r+0xae>
 8010252:	2301      	movs	r3, #1
 8010254:	4628      	mov	r0, r5
 8010256:	47b0      	blx	r6
 8010258:	4602      	mov	r2, r0
 801025a:	1c50      	adds	r0, r2, #1
 801025c:	d1c9      	bne.n	80101f2 <__sflush_r+0x32>
 801025e:	682b      	ldr	r3, [r5, #0]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d0c6      	beq.n	80101f2 <__sflush_r+0x32>
 8010264:	2b1d      	cmp	r3, #29
 8010266:	d001      	beq.n	801026c <__sflush_r+0xac>
 8010268:	2b16      	cmp	r3, #22
 801026a:	d11e      	bne.n	80102aa <__sflush_r+0xea>
 801026c:	602f      	str	r7, [r5, #0]
 801026e:	2000      	movs	r0, #0
 8010270:	e022      	b.n	80102b8 <__sflush_r+0xf8>
 8010272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010276:	b21b      	sxth	r3, r3
 8010278:	e01b      	b.n	80102b2 <__sflush_r+0xf2>
 801027a:	690f      	ldr	r7, [r1, #16]
 801027c:	2f00      	cmp	r7, #0
 801027e:	d0f6      	beq.n	801026e <__sflush_r+0xae>
 8010280:	0793      	lsls	r3, r2, #30
 8010282:	680e      	ldr	r6, [r1, #0]
 8010284:	bf08      	it	eq
 8010286:	694b      	ldreq	r3, [r1, #20]
 8010288:	600f      	str	r7, [r1, #0]
 801028a:	bf18      	it	ne
 801028c:	2300      	movne	r3, #0
 801028e:	eba6 0807 	sub.w	r8, r6, r7
 8010292:	608b      	str	r3, [r1, #8]
 8010294:	f1b8 0f00 	cmp.w	r8, #0
 8010298:	dde9      	ble.n	801026e <__sflush_r+0xae>
 801029a:	6a21      	ldr	r1, [r4, #32]
 801029c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801029e:	4643      	mov	r3, r8
 80102a0:	463a      	mov	r2, r7
 80102a2:	4628      	mov	r0, r5
 80102a4:	47b0      	blx	r6
 80102a6:	2800      	cmp	r0, #0
 80102a8:	dc08      	bgt.n	80102bc <__sflush_r+0xfc>
 80102aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102b2:	81a3      	strh	r3, [r4, #12]
 80102b4:	f04f 30ff 	mov.w	r0, #4294967295
 80102b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102bc:	4407      	add	r7, r0
 80102be:	eba8 0800 	sub.w	r8, r8, r0
 80102c2:	e7e7      	b.n	8010294 <__sflush_r+0xd4>
 80102c4:	20400001 	.word	0x20400001

080102c8 <_fflush_r>:
 80102c8:	b538      	push	{r3, r4, r5, lr}
 80102ca:	690b      	ldr	r3, [r1, #16]
 80102cc:	4605      	mov	r5, r0
 80102ce:	460c      	mov	r4, r1
 80102d0:	b913      	cbnz	r3, 80102d8 <_fflush_r+0x10>
 80102d2:	2500      	movs	r5, #0
 80102d4:	4628      	mov	r0, r5
 80102d6:	bd38      	pop	{r3, r4, r5, pc}
 80102d8:	b118      	cbz	r0, 80102e2 <_fflush_r+0x1a>
 80102da:	6a03      	ldr	r3, [r0, #32]
 80102dc:	b90b      	cbnz	r3, 80102e2 <_fflush_r+0x1a>
 80102de:	f7fd ff8f 	bl	800e200 <__sinit>
 80102e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d0f3      	beq.n	80102d2 <_fflush_r+0xa>
 80102ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80102ec:	07d0      	lsls	r0, r2, #31
 80102ee:	d404      	bmi.n	80102fa <_fflush_r+0x32>
 80102f0:	0599      	lsls	r1, r3, #22
 80102f2:	d402      	bmi.n	80102fa <_fflush_r+0x32>
 80102f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80102f6:	f7fe f9e6 	bl	800e6c6 <__retarget_lock_acquire_recursive>
 80102fa:	4628      	mov	r0, r5
 80102fc:	4621      	mov	r1, r4
 80102fe:	f7ff ff5f 	bl	80101c0 <__sflush_r>
 8010302:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010304:	07da      	lsls	r2, r3, #31
 8010306:	4605      	mov	r5, r0
 8010308:	d4e4      	bmi.n	80102d4 <_fflush_r+0xc>
 801030a:	89a3      	ldrh	r3, [r4, #12]
 801030c:	059b      	lsls	r3, r3, #22
 801030e:	d4e1      	bmi.n	80102d4 <_fflush_r+0xc>
 8010310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010312:	f7fe f9d9 	bl	800e6c8 <__retarget_lock_release_recursive>
 8010316:	e7dd      	b.n	80102d4 <_fflush_r+0xc>

08010318 <__swhatbuf_r>:
 8010318:	b570      	push	{r4, r5, r6, lr}
 801031a:	460c      	mov	r4, r1
 801031c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010320:	2900      	cmp	r1, #0
 8010322:	b096      	sub	sp, #88	@ 0x58
 8010324:	4615      	mov	r5, r2
 8010326:	461e      	mov	r6, r3
 8010328:	da0d      	bge.n	8010346 <__swhatbuf_r+0x2e>
 801032a:	89a3      	ldrh	r3, [r4, #12]
 801032c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010330:	f04f 0100 	mov.w	r1, #0
 8010334:	bf14      	ite	ne
 8010336:	2340      	movne	r3, #64	@ 0x40
 8010338:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801033c:	2000      	movs	r0, #0
 801033e:	6031      	str	r1, [r6, #0]
 8010340:	602b      	str	r3, [r5, #0]
 8010342:	b016      	add	sp, #88	@ 0x58
 8010344:	bd70      	pop	{r4, r5, r6, pc}
 8010346:	466a      	mov	r2, sp
 8010348:	f000 f862 	bl	8010410 <_fstat_r>
 801034c:	2800      	cmp	r0, #0
 801034e:	dbec      	blt.n	801032a <__swhatbuf_r+0x12>
 8010350:	9901      	ldr	r1, [sp, #4]
 8010352:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010356:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801035a:	4259      	negs	r1, r3
 801035c:	4159      	adcs	r1, r3
 801035e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010362:	e7eb      	b.n	801033c <__swhatbuf_r+0x24>

08010364 <__smakebuf_r>:
 8010364:	898b      	ldrh	r3, [r1, #12]
 8010366:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010368:	079d      	lsls	r5, r3, #30
 801036a:	4606      	mov	r6, r0
 801036c:	460c      	mov	r4, r1
 801036e:	d507      	bpl.n	8010380 <__smakebuf_r+0x1c>
 8010370:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010374:	6023      	str	r3, [r4, #0]
 8010376:	6123      	str	r3, [r4, #16]
 8010378:	2301      	movs	r3, #1
 801037a:	6163      	str	r3, [r4, #20]
 801037c:	b003      	add	sp, #12
 801037e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010380:	ab01      	add	r3, sp, #4
 8010382:	466a      	mov	r2, sp
 8010384:	f7ff ffc8 	bl	8010318 <__swhatbuf_r>
 8010388:	9f00      	ldr	r7, [sp, #0]
 801038a:	4605      	mov	r5, r0
 801038c:	4639      	mov	r1, r7
 801038e:	4630      	mov	r0, r6
 8010390:	f7ff f876 	bl	800f480 <_malloc_r>
 8010394:	b948      	cbnz	r0, 80103aa <__smakebuf_r+0x46>
 8010396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801039a:	059a      	lsls	r2, r3, #22
 801039c:	d4ee      	bmi.n	801037c <__smakebuf_r+0x18>
 801039e:	f023 0303 	bic.w	r3, r3, #3
 80103a2:	f043 0302 	orr.w	r3, r3, #2
 80103a6:	81a3      	strh	r3, [r4, #12]
 80103a8:	e7e2      	b.n	8010370 <__smakebuf_r+0xc>
 80103aa:	89a3      	ldrh	r3, [r4, #12]
 80103ac:	6020      	str	r0, [r4, #0]
 80103ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103b2:	81a3      	strh	r3, [r4, #12]
 80103b4:	9b01      	ldr	r3, [sp, #4]
 80103b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80103ba:	b15b      	cbz	r3, 80103d4 <__smakebuf_r+0x70>
 80103bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80103c0:	4630      	mov	r0, r6
 80103c2:	f000 f837 	bl	8010434 <_isatty_r>
 80103c6:	b128      	cbz	r0, 80103d4 <__smakebuf_r+0x70>
 80103c8:	89a3      	ldrh	r3, [r4, #12]
 80103ca:	f023 0303 	bic.w	r3, r3, #3
 80103ce:	f043 0301 	orr.w	r3, r3, #1
 80103d2:	81a3      	strh	r3, [r4, #12]
 80103d4:	89a3      	ldrh	r3, [r4, #12]
 80103d6:	431d      	orrs	r5, r3
 80103d8:	81a5      	strh	r5, [r4, #12]
 80103da:	e7cf      	b.n	801037c <__smakebuf_r+0x18>

080103dc <memmove>:
 80103dc:	4288      	cmp	r0, r1
 80103de:	b510      	push	{r4, lr}
 80103e0:	eb01 0402 	add.w	r4, r1, r2
 80103e4:	d902      	bls.n	80103ec <memmove+0x10>
 80103e6:	4284      	cmp	r4, r0
 80103e8:	4623      	mov	r3, r4
 80103ea:	d807      	bhi.n	80103fc <memmove+0x20>
 80103ec:	1e43      	subs	r3, r0, #1
 80103ee:	42a1      	cmp	r1, r4
 80103f0:	d008      	beq.n	8010404 <memmove+0x28>
 80103f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80103f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80103fa:	e7f8      	b.n	80103ee <memmove+0x12>
 80103fc:	4402      	add	r2, r0
 80103fe:	4601      	mov	r1, r0
 8010400:	428a      	cmp	r2, r1
 8010402:	d100      	bne.n	8010406 <memmove+0x2a>
 8010404:	bd10      	pop	{r4, pc}
 8010406:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801040a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801040e:	e7f7      	b.n	8010400 <memmove+0x24>

08010410 <_fstat_r>:
 8010410:	b538      	push	{r3, r4, r5, lr}
 8010412:	4d07      	ldr	r5, [pc, #28]	@ (8010430 <_fstat_r+0x20>)
 8010414:	2300      	movs	r3, #0
 8010416:	4604      	mov	r4, r0
 8010418:	4608      	mov	r0, r1
 801041a:	4611      	mov	r1, r2
 801041c:	602b      	str	r3, [r5, #0]
 801041e:	f7f4 fb49 	bl	8004ab4 <_fstat>
 8010422:	1c43      	adds	r3, r0, #1
 8010424:	d102      	bne.n	801042c <_fstat_r+0x1c>
 8010426:	682b      	ldr	r3, [r5, #0]
 8010428:	b103      	cbz	r3, 801042c <_fstat_r+0x1c>
 801042a:	6023      	str	r3, [r4, #0]
 801042c:	bd38      	pop	{r3, r4, r5, pc}
 801042e:	bf00      	nop
 8010430:	20001928 	.word	0x20001928

08010434 <_isatty_r>:
 8010434:	b538      	push	{r3, r4, r5, lr}
 8010436:	4d06      	ldr	r5, [pc, #24]	@ (8010450 <_isatty_r+0x1c>)
 8010438:	2300      	movs	r3, #0
 801043a:	4604      	mov	r4, r0
 801043c:	4608      	mov	r0, r1
 801043e:	602b      	str	r3, [r5, #0]
 8010440:	f7f4 fb48 	bl	8004ad4 <_isatty>
 8010444:	1c43      	adds	r3, r0, #1
 8010446:	d102      	bne.n	801044e <_isatty_r+0x1a>
 8010448:	682b      	ldr	r3, [r5, #0]
 801044a:	b103      	cbz	r3, 801044e <_isatty_r+0x1a>
 801044c:	6023      	str	r3, [r4, #0]
 801044e:	bd38      	pop	{r3, r4, r5, pc}
 8010450:	20001928 	.word	0x20001928

08010454 <_sbrk_r>:
 8010454:	b538      	push	{r3, r4, r5, lr}
 8010456:	4d06      	ldr	r5, [pc, #24]	@ (8010470 <_sbrk_r+0x1c>)
 8010458:	2300      	movs	r3, #0
 801045a:	4604      	mov	r4, r0
 801045c:	4608      	mov	r0, r1
 801045e:	602b      	str	r3, [r5, #0]
 8010460:	f7f4 fb50 	bl	8004b04 <_sbrk>
 8010464:	1c43      	adds	r3, r0, #1
 8010466:	d102      	bne.n	801046e <_sbrk_r+0x1a>
 8010468:	682b      	ldr	r3, [r5, #0]
 801046a:	b103      	cbz	r3, 801046e <_sbrk_r+0x1a>
 801046c:	6023      	str	r3, [r4, #0]
 801046e:	bd38      	pop	{r3, r4, r5, pc}
 8010470:	20001928 	.word	0x20001928

08010474 <__assert_func>:
 8010474:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010476:	4614      	mov	r4, r2
 8010478:	461a      	mov	r2, r3
 801047a:	4b09      	ldr	r3, [pc, #36]	@ (80104a0 <__assert_func+0x2c>)
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	4605      	mov	r5, r0
 8010480:	68d8      	ldr	r0, [r3, #12]
 8010482:	b14c      	cbz	r4, 8010498 <__assert_func+0x24>
 8010484:	4b07      	ldr	r3, [pc, #28]	@ (80104a4 <__assert_func+0x30>)
 8010486:	9100      	str	r1, [sp, #0]
 8010488:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801048c:	4906      	ldr	r1, [pc, #24]	@ (80104a8 <__assert_func+0x34>)
 801048e:	462b      	mov	r3, r5
 8010490:	f000 f870 	bl	8010574 <fiprintf>
 8010494:	f000 f880 	bl	8010598 <abort>
 8010498:	4b04      	ldr	r3, [pc, #16]	@ (80104ac <__assert_func+0x38>)
 801049a:	461c      	mov	r4, r3
 801049c:	e7f3      	b.n	8010486 <__assert_func+0x12>
 801049e:	bf00      	nop
 80104a0:	20000140 	.word	0x20000140
 80104a4:	08011875 	.word	0x08011875
 80104a8:	08011882 	.word	0x08011882
 80104ac:	080118b0 	.word	0x080118b0

080104b0 <_calloc_r>:
 80104b0:	b570      	push	{r4, r5, r6, lr}
 80104b2:	fba1 5402 	umull	r5, r4, r1, r2
 80104b6:	b934      	cbnz	r4, 80104c6 <_calloc_r+0x16>
 80104b8:	4629      	mov	r1, r5
 80104ba:	f7fe ffe1 	bl	800f480 <_malloc_r>
 80104be:	4606      	mov	r6, r0
 80104c0:	b928      	cbnz	r0, 80104ce <_calloc_r+0x1e>
 80104c2:	4630      	mov	r0, r6
 80104c4:	bd70      	pop	{r4, r5, r6, pc}
 80104c6:	220c      	movs	r2, #12
 80104c8:	6002      	str	r2, [r0, #0]
 80104ca:	2600      	movs	r6, #0
 80104cc:	e7f9      	b.n	80104c2 <_calloc_r+0x12>
 80104ce:	462a      	mov	r2, r5
 80104d0:	4621      	mov	r1, r4
 80104d2:	f7fe f87b 	bl	800e5cc <memset>
 80104d6:	e7f4      	b.n	80104c2 <_calloc_r+0x12>

080104d8 <__ascii_mbtowc>:
 80104d8:	b082      	sub	sp, #8
 80104da:	b901      	cbnz	r1, 80104de <__ascii_mbtowc+0x6>
 80104dc:	a901      	add	r1, sp, #4
 80104de:	b142      	cbz	r2, 80104f2 <__ascii_mbtowc+0x1a>
 80104e0:	b14b      	cbz	r3, 80104f6 <__ascii_mbtowc+0x1e>
 80104e2:	7813      	ldrb	r3, [r2, #0]
 80104e4:	600b      	str	r3, [r1, #0]
 80104e6:	7812      	ldrb	r2, [r2, #0]
 80104e8:	1e10      	subs	r0, r2, #0
 80104ea:	bf18      	it	ne
 80104ec:	2001      	movne	r0, #1
 80104ee:	b002      	add	sp, #8
 80104f0:	4770      	bx	lr
 80104f2:	4610      	mov	r0, r2
 80104f4:	e7fb      	b.n	80104ee <__ascii_mbtowc+0x16>
 80104f6:	f06f 0001 	mvn.w	r0, #1
 80104fa:	e7f8      	b.n	80104ee <__ascii_mbtowc+0x16>

080104fc <_realloc_r>:
 80104fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010500:	4607      	mov	r7, r0
 8010502:	4614      	mov	r4, r2
 8010504:	460d      	mov	r5, r1
 8010506:	b921      	cbnz	r1, 8010512 <_realloc_r+0x16>
 8010508:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801050c:	4611      	mov	r1, r2
 801050e:	f7fe bfb7 	b.w	800f480 <_malloc_r>
 8010512:	b92a      	cbnz	r2, 8010520 <_realloc_r+0x24>
 8010514:	f7fe ff40 	bl	800f398 <_free_r>
 8010518:	4625      	mov	r5, r4
 801051a:	4628      	mov	r0, r5
 801051c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010520:	f000 f841 	bl	80105a6 <_malloc_usable_size_r>
 8010524:	4284      	cmp	r4, r0
 8010526:	4606      	mov	r6, r0
 8010528:	d802      	bhi.n	8010530 <_realloc_r+0x34>
 801052a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801052e:	d8f4      	bhi.n	801051a <_realloc_r+0x1e>
 8010530:	4621      	mov	r1, r4
 8010532:	4638      	mov	r0, r7
 8010534:	f7fe ffa4 	bl	800f480 <_malloc_r>
 8010538:	4680      	mov	r8, r0
 801053a:	b908      	cbnz	r0, 8010540 <_realloc_r+0x44>
 801053c:	4645      	mov	r5, r8
 801053e:	e7ec      	b.n	801051a <_realloc_r+0x1e>
 8010540:	42b4      	cmp	r4, r6
 8010542:	4622      	mov	r2, r4
 8010544:	4629      	mov	r1, r5
 8010546:	bf28      	it	cs
 8010548:	4632      	movcs	r2, r6
 801054a:	f7fe f8be 	bl	800e6ca <memcpy>
 801054e:	4629      	mov	r1, r5
 8010550:	4638      	mov	r0, r7
 8010552:	f7fe ff21 	bl	800f398 <_free_r>
 8010556:	e7f1      	b.n	801053c <_realloc_r+0x40>

08010558 <__ascii_wctomb>:
 8010558:	4603      	mov	r3, r0
 801055a:	4608      	mov	r0, r1
 801055c:	b141      	cbz	r1, 8010570 <__ascii_wctomb+0x18>
 801055e:	2aff      	cmp	r2, #255	@ 0xff
 8010560:	d904      	bls.n	801056c <__ascii_wctomb+0x14>
 8010562:	228a      	movs	r2, #138	@ 0x8a
 8010564:	601a      	str	r2, [r3, #0]
 8010566:	f04f 30ff 	mov.w	r0, #4294967295
 801056a:	4770      	bx	lr
 801056c:	700a      	strb	r2, [r1, #0]
 801056e:	2001      	movs	r0, #1
 8010570:	4770      	bx	lr
	...

08010574 <fiprintf>:
 8010574:	b40e      	push	{r1, r2, r3}
 8010576:	b503      	push	{r0, r1, lr}
 8010578:	4601      	mov	r1, r0
 801057a:	ab03      	add	r3, sp, #12
 801057c:	4805      	ldr	r0, [pc, #20]	@ (8010594 <fiprintf+0x20>)
 801057e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010582:	6800      	ldr	r0, [r0, #0]
 8010584:	9301      	str	r3, [sp, #4]
 8010586:	f7ff fd03 	bl	800ff90 <_vfiprintf_r>
 801058a:	b002      	add	sp, #8
 801058c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010590:	b003      	add	sp, #12
 8010592:	4770      	bx	lr
 8010594:	20000140 	.word	0x20000140

08010598 <abort>:
 8010598:	b508      	push	{r3, lr}
 801059a:	2006      	movs	r0, #6
 801059c:	f000 f834 	bl	8010608 <raise>
 80105a0:	2001      	movs	r0, #1
 80105a2:	f7f4 fa37 	bl	8004a14 <_exit>

080105a6 <_malloc_usable_size_r>:
 80105a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80105aa:	1f18      	subs	r0, r3, #4
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	bfbc      	itt	lt
 80105b0:	580b      	ldrlt	r3, [r1, r0]
 80105b2:	18c0      	addlt	r0, r0, r3
 80105b4:	4770      	bx	lr

080105b6 <_raise_r>:
 80105b6:	291f      	cmp	r1, #31
 80105b8:	b538      	push	{r3, r4, r5, lr}
 80105ba:	4605      	mov	r5, r0
 80105bc:	460c      	mov	r4, r1
 80105be:	d904      	bls.n	80105ca <_raise_r+0x14>
 80105c0:	2316      	movs	r3, #22
 80105c2:	6003      	str	r3, [r0, #0]
 80105c4:	f04f 30ff 	mov.w	r0, #4294967295
 80105c8:	bd38      	pop	{r3, r4, r5, pc}
 80105ca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80105cc:	b112      	cbz	r2, 80105d4 <_raise_r+0x1e>
 80105ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80105d2:	b94b      	cbnz	r3, 80105e8 <_raise_r+0x32>
 80105d4:	4628      	mov	r0, r5
 80105d6:	f000 f831 	bl	801063c <_getpid_r>
 80105da:	4622      	mov	r2, r4
 80105dc:	4601      	mov	r1, r0
 80105de:	4628      	mov	r0, r5
 80105e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80105e4:	f000 b818 	b.w	8010618 <_kill_r>
 80105e8:	2b01      	cmp	r3, #1
 80105ea:	d00a      	beq.n	8010602 <_raise_r+0x4c>
 80105ec:	1c59      	adds	r1, r3, #1
 80105ee:	d103      	bne.n	80105f8 <_raise_r+0x42>
 80105f0:	2316      	movs	r3, #22
 80105f2:	6003      	str	r3, [r0, #0]
 80105f4:	2001      	movs	r0, #1
 80105f6:	e7e7      	b.n	80105c8 <_raise_r+0x12>
 80105f8:	2100      	movs	r1, #0
 80105fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80105fe:	4620      	mov	r0, r4
 8010600:	4798      	blx	r3
 8010602:	2000      	movs	r0, #0
 8010604:	e7e0      	b.n	80105c8 <_raise_r+0x12>
	...

08010608 <raise>:
 8010608:	4b02      	ldr	r3, [pc, #8]	@ (8010614 <raise+0xc>)
 801060a:	4601      	mov	r1, r0
 801060c:	6818      	ldr	r0, [r3, #0]
 801060e:	f7ff bfd2 	b.w	80105b6 <_raise_r>
 8010612:	bf00      	nop
 8010614:	20000140 	.word	0x20000140

08010618 <_kill_r>:
 8010618:	b538      	push	{r3, r4, r5, lr}
 801061a:	4d07      	ldr	r5, [pc, #28]	@ (8010638 <_kill_r+0x20>)
 801061c:	2300      	movs	r3, #0
 801061e:	4604      	mov	r4, r0
 8010620:	4608      	mov	r0, r1
 8010622:	4611      	mov	r1, r2
 8010624:	602b      	str	r3, [r5, #0]
 8010626:	f7f4 f9e5 	bl	80049f4 <_kill>
 801062a:	1c43      	adds	r3, r0, #1
 801062c:	d102      	bne.n	8010634 <_kill_r+0x1c>
 801062e:	682b      	ldr	r3, [r5, #0]
 8010630:	b103      	cbz	r3, 8010634 <_kill_r+0x1c>
 8010632:	6023      	str	r3, [r4, #0]
 8010634:	bd38      	pop	{r3, r4, r5, pc}
 8010636:	bf00      	nop
 8010638:	20001928 	.word	0x20001928

0801063c <_getpid_r>:
 801063c:	f7f4 b9d2 	b.w	80049e4 <_getpid>

08010640 <powf>:
 8010640:	b508      	push	{r3, lr}
 8010642:	ed2d 8b04 	vpush	{d8-d9}
 8010646:	eeb0 8a60 	vmov.f32	s16, s1
 801064a:	eeb0 9a40 	vmov.f32	s18, s0
 801064e:	f000 f859 	bl	8010704 <__ieee754_powf>
 8010652:	eeb4 8a48 	vcmp.f32	s16, s16
 8010656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801065a:	eef0 8a40 	vmov.f32	s17, s0
 801065e:	d63e      	bvs.n	80106de <powf+0x9e>
 8010660:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8010664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010668:	d112      	bne.n	8010690 <powf+0x50>
 801066a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801066e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010672:	d039      	beq.n	80106e8 <powf+0xa8>
 8010674:	eeb0 0a48 	vmov.f32	s0, s16
 8010678:	f000 f839 	bl	80106ee <finitef>
 801067c:	b378      	cbz	r0, 80106de <powf+0x9e>
 801067e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010686:	d52a      	bpl.n	80106de <powf+0x9e>
 8010688:	f7fd fff2 	bl	800e670 <__errno>
 801068c:	2322      	movs	r3, #34	@ 0x22
 801068e:	e014      	b.n	80106ba <powf+0x7a>
 8010690:	f000 f82d 	bl	80106ee <finitef>
 8010694:	b998      	cbnz	r0, 80106be <powf+0x7e>
 8010696:	eeb0 0a49 	vmov.f32	s0, s18
 801069a:	f000 f828 	bl	80106ee <finitef>
 801069e:	b170      	cbz	r0, 80106be <powf+0x7e>
 80106a0:	eeb0 0a48 	vmov.f32	s0, s16
 80106a4:	f000 f823 	bl	80106ee <finitef>
 80106a8:	b148      	cbz	r0, 80106be <powf+0x7e>
 80106aa:	eef4 8a68 	vcmp.f32	s17, s17
 80106ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106b2:	d7e9      	bvc.n	8010688 <powf+0x48>
 80106b4:	f7fd ffdc 	bl	800e670 <__errno>
 80106b8:	2321      	movs	r3, #33	@ 0x21
 80106ba:	6003      	str	r3, [r0, #0]
 80106bc:	e00f      	b.n	80106de <powf+0x9e>
 80106be:	eef5 8a40 	vcmp.f32	s17, #0.0
 80106c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106c6:	d10a      	bne.n	80106de <powf+0x9e>
 80106c8:	eeb0 0a49 	vmov.f32	s0, s18
 80106cc:	f000 f80f 	bl	80106ee <finitef>
 80106d0:	b128      	cbz	r0, 80106de <powf+0x9e>
 80106d2:	eeb0 0a48 	vmov.f32	s0, s16
 80106d6:	f000 f80a 	bl	80106ee <finitef>
 80106da:	2800      	cmp	r0, #0
 80106dc:	d1d4      	bne.n	8010688 <powf+0x48>
 80106de:	eeb0 0a68 	vmov.f32	s0, s17
 80106e2:	ecbd 8b04 	vpop	{d8-d9}
 80106e6:	bd08      	pop	{r3, pc}
 80106e8:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80106ec:	e7f7      	b.n	80106de <powf+0x9e>

080106ee <finitef>:
 80106ee:	ee10 3a10 	vmov	r3, s0
 80106f2:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80106f6:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80106fa:	bfac      	ite	ge
 80106fc:	2000      	movge	r0, #0
 80106fe:	2001      	movlt	r0, #1
 8010700:	4770      	bx	lr
	...

08010704 <__ieee754_powf>:
 8010704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010708:	ee10 4a90 	vmov	r4, s1
 801070c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8010710:	ed2d 8b02 	vpush	{d8}
 8010714:	ee10 6a10 	vmov	r6, s0
 8010718:	eeb0 8a40 	vmov.f32	s16, s0
 801071c:	eef0 8a60 	vmov.f32	s17, s1
 8010720:	d10c      	bne.n	801073c <__ieee754_powf+0x38>
 8010722:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8010726:	0076      	lsls	r6, r6, #1
 8010728:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 801072c:	f240 8274 	bls.w	8010c18 <__ieee754_powf+0x514>
 8010730:	ee38 0a28 	vadd.f32	s0, s16, s17
 8010734:	ecbd 8b02 	vpop	{d8}
 8010738:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801073c:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8010740:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8010744:	d802      	bhi.n	801074c <__ieee754_powf+0x48>
 8010746:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801074a:	d908      	bls.n	801075e <__ieee754_powf+0x5a>
 801074c:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8010750:	d1ee      	bne.n	8010730 <__ieee754_powf+0x2c>
 8010752:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8010756:	0064      	lsls	r4, r4, #1
 8010758:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 801075c:	e7e6      	b.n	801072c <__ieee754_powf+0x28>
 801075e:	2e00      	cmp	r6, #0
 8010760:	da1f      	bge.n	80107a2 <__ieee754_powf+0x9e>
 8010762:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8010766:	f080 8260 	bcs.w	8010c2a <__ieee754_powf+0x526>
 801076a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 801076e:	d32f      	bcc.n	80107d0 <__ieee754_powf+0xcc>
 8010770:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8010774:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8010778:	fa49 f503 	asr.w	r5, r9, r3
 801077c:	fa05 f303 	lsl.w	r3, r5, r3
 8010780:	454b      	cmp	r3, r9
 8010782:	d123      	bne.n	80107cc <__ieee754_powf+0xc8>
 8010784:	f005 0501 	and.w	r5, r5, #1
 8010788:	f1c5 0502 	rsb	r5, r5, #2
 801078c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8010790:	d11f      	bne.n	80107d2 <__ieee754_powf+0xce>
 8010792:	2c00      	cmp	r4, #0
 8010794:	f280 8246 	bge.w	8010c24 <__ieee754_powf+0x520>
 8010798:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801079c:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80107a0:	e7c8      	b.n	8010734 <__ieee754_powf+0x30>
 80107a2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80107a6:	d111      	bne.n	80107cc <__ieee754_powf+0xc8>
 80107a8:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80107ac:	f000 8234 	beq.w	8010c18 <__ieee754_powf+0x514>
 80107b0:	d906      	bls.n	80107c0 <__ieee754_powf+0xbc>
 80107b2:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8010ac8 <__ieee754_powf+0x3c4>
 80107b6:	2c00      	cmp	r4, #0
 80107b8:	bfa8      	it	ge
 80107ba:	eeb0 0a68 	vmovge.f32	s0, s17
 80107be:	e7b9      	b.n	8010734 <__ieee754_powf+0x30>
 80107c0:	2c00      	cmp	r4, #0
 80107c2:	f280 822c 	bge.w	8010c1e <__ieee754_powf+0x51a>
 80107c6:	eeb1 0a68 	vneg.f32	s0, s17
 80107ca:	e7b3      	b.n	8010734 <__ieee754_powf+0x30>
 80107cc:	2500      	movs	r5, #0
 80107ce:	e7dd      	b.n	801078c <__ieee754_powf+0x88>
 80107d0:	2500      	movs	r5, #0
 80107d2:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80107d6:	d102      	bne.n	80107de <__ieee754_powf+0xda>
 80107d8:	ee28 0a08 	vmul.f32	s0, s16, s16
 80107dc:	e7aa      	b.n	8010734 <__ieee754_powf+0x30>
 80107de:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80107e2:	f040 8227 	bne.w	8010c34 <__ieee754_powf+0x530>
 80107e6:	2e00      	cmp	r6, #0
 80107e8:	f2c0 8224 	blt.w	8010c34 <__ieee754_powf+0x530>
 80107ec:	eeb0 0a48 	vmov.f32	s0, s16
 80107f0:	ecbd 8b02 	vpop	{d8}
 80107f4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80107f8:	f000 bae6 	b.w	8010dc8 <__ieee754_sqrtf>
 80107fc:	2d01      	cmp	r5, #1
 80107fe:	d199      	bne.n	8010734 <__ieee754_powf+0x30>
 8010800:	eeb1 0a40 	vneg.f32	s0, s0
 8010804:	e796      	b.n	8010734 <__ieee754_powf+0x30>
 8010806:	0ff0      	lsrs	r0, r6, #31
 8010808:	3801      	subs	r0, #1
 801080a:	ea55 0300 	orrs.w	r3, r5, r0
 801080e:	d104      	bne.n	801081a <__ieee754_powf+0x116>
 8010810:	ee38 8a48 	vsub.f32	s16, s16, s16
 8010814:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8010818:	e78c      	b.n	8010734 <__ieee754_powf+0x30>
 801081a:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 801081e:	d96d      	bls.n	80108fc <__ieee754_powf+0x1f8>
 8010820:	4baa      	ldr	r3, [pc, #680]	@ (8010acc <__ieee754_powf+0x3c8>)
 8010822:	4598      	cmp	r8, r3
 8010824:	d808      	bhi.n	8010838 <__ieee754_powf+0x134>
 8010826:	2c00      	cmp	r4, #0
 8010828:	da0b      	bge.n	8010842 <__ieee754_powf+0x13e>
 801082a:	2000      	movs	r0, #0
 801082c:	ecbd 8b02 	vpop	{d8}
 8010830:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010834:	f000 bac2 	b.w	8010dbc <__math_oflowf>
 8010838:	4ba5      	ldr	r3, [pc, #660]	@ (8010ad0 <__ieee754_powf+0x3cc>)
 801083a:	4598      	cmp	r8, r3
 801083c:	d908      	bls.n	8010850 <__ieee754_powf+0x14c>
 801083e:	2c00      	cmp	r4, #0
 8010840:	dcf3      	bgt.n	801082a <__ieee754_powf+0x126>
 8010842:	2000      	movs	r0, #0
 8010844:	ecbd 8b02 	vpop	{d8}
 8010848:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801084c:	f000 bab0 	b.w	8010db0 <__math_uflowf>
 8010850:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010854:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010858:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8010ad4 <__ieee754_powf+0x3d0>
 801085c:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8010860:	eee0 6a67 	vfms.f32	s13, s0, s15
 8010864:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010868:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801086c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010870:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8010ad8 <__ieee754_powf+0x3d4>
 8010874:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010878:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8010adc <__ieee754_powf+0x3d8>
 801087c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8010880:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8010ae0 <__ieee754_powf+0x3dc>
 8010884:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010888:	eeb0 7a67 	vmov.f32	s14, s15
 801088c:	eea0 7a26 	vfma.f32	s14, s0, s13
 8010890:	ee17 3a10 	vmov	r3, s14
 8010894:	f36f 030b 	bfc	r3, #0, #12
 8010898:	ee07 3a10 	vmov	s14, r3
 801089c:	eeb0 6a47 	vmov.f32	s12, s14
 80108a0:	eea0 6a66 	vfms.f32	s12, s0, s13
 80108a4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80108a8:	3d01      	subs	r5, #1
 80108aa:	4305      	orrs	r5, r0
 80108ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80108b0:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80108b4:	f36f 040b 	bfc	r4, #0, #12
 80108b8:	bf18      	it	ne
 80108ba:	eeb0 8a66 	vmovne.f32	s16, s13
 80108be:	ee06 4a90 	vmov	s13, r4
 80108c2:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80108c6:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80108ca:	ee67 7a26 	vmul.f32	s15, s14, s13
 80108ce:	eee6 0a07 	vfma.f32	s1, s12, s14
 80108d2:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80108d6:	ee17 1a10 	vmov	r1, s14
 80108da:	2900      	cmp	r1, #0
 80108dc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80108e0:	f340 80dd 	ble.w	8010a9e <__ieee754_powf+0x39a>
 80108e4:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80108e8:	f240 80ca 	bls.w	8010a80 <__ieee754_powf+0x37c>
 80108ec:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80108f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108f4:	bf4c      	ite	mi
 80108f6:	2001      	movmi	r0, #1
 80108f8:	2000      	movpl	r0, #0
 80108fa:	e797      	b.n	801082c <__ieee754_powf+0x128>
 80108fc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8010900:	bf01      	itttt	eq
 8010902:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8010ae4 <__ieee754_powf+0x3e0>
 8010906:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 801090a:	f06f 0317 	mvneq.w	r3, #23
 801090e:	ee17 7a90 	vmoveq	r7, s15
 8010912:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8010916:	bf18      	it	ne
 8010918:	2300      	movne	r3, #0
 801091a:	3a7f      	subs	r2, #127	@ 0x7f
 801091c:	441a      	add	r2, r3
 801091e:	4b72      	ldr	r3, [pc, #456]	@ (8010ae8 <__ieee754_powf+0x3e4>)
 8010920:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8010924:	429f      	cmp	r7, r3
 8010926:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 801092a:	dd06      	ble.n	801093a <__ieee754_powf+0x236>
 801092c:	4b6f      	ldr	r3, [pc, #444]	@ (8010aec <__ieee754_powf+0x3e8>)
 801092e:	429f      	cmp	r7, r3
 8010930:	f340 80a4 	ble.w	8010a7c <__ieee754_powf+0x378>
 8010934:	3201      	adds	r2, #1
 8010936:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 801093a:	2600      	movs	r6, #0
 801093c:	4b6c      	ldr	r3, [pc, #432]	@ (8010af0 <__ieee754_powf+0x3ec>)
 801093e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8010942:	ee07 1a10 	vmov	s14, r1
 8010946:	edd3 5a00 	vldr	s11, [r3]
 801094a:	4b6a      	ldr	r3, [pc, #424]	@ (8010af4 <__ieee754_powf+0x3f0>)
 801094c:	ee75 7a87 	vadd.f32	s15, s11, s14
 8010950:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010954:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8010958:	1049      	asrs	r1, r1, #1
 801095a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 801095e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8010962:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8010966:	ee37 6a65 	vsub.f32	s12, s14, s11
 801096a:	ee07 1a90 	vmov	s15, r1
 801096e:	ee26 5a24 	vmul.f32	s10, s12, s9
 8010972:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8010976:	ee15 7a10 	vmov	r7, s10
 801097a:	401f      	ands	r7, r3
 801097c:	ee06 7a90 	vmov	s13, r7
 8010980:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8010984:	ee37 7a65 	vsub.f32	s14, s14, s11
 8010988:	ee65 7a05 	vmul.f32	s15, s10, s10
 801098c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8010990:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8010af8 <__ieee754_powf+0x3f4>
 8010994:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8010afc <__ieee754_powf+0x3f8>
 8010998:	eee7 5a87 	vfma.f32	s11, s15, s14
 801099c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8010b00 <__ieee754_powf+0x3fc>
 80109a0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80109a4:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8010ad4 <__ieee754_powf+0x3d0>
 80109a8:	eee7 5a27 	vfma.f32	s11, s14, s15
 80109ac:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8010b04 <__ieee754_powf+0x400>
 80109b0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80109b4:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8010b08 <__ieee754_powf+0x404>
 80109b8:	ee26 6a24 	vmul.f32	s12, s12, s9
 80109bc:	eee7 5a27 	vfma.f32	s11, s14, s15
 80109c0:	ee35 7a26 	vadd.f32	s14, s10, s13
 80109c4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80109c8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80109cc:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80109d0:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80109d4:	eef0 5a67 	vmov.f32	s11, s15
 80109d8:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80109dc:	ee75 5a87 	vadd.f32	s11, s11, s14
 80109e0:	ee15 1a90 	vmov	r1, s11
 80109e4:	4019      	ands	r1, r3
 80109e6:	ee05 1a90 	vmov	s11, r1
 80109ea:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80109ee:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80109f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80109f6:	ee67 7a85 	vmul.f32	s15, s15, s10
 80109fa:	eee6 7a25 	vfma.f32	s15, s12, s11
 80109fe:	eeb0 6a67 	vmov.f32	s12, s15
 8010a02:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8010a06:	ee16 1a10 	vmov	r1, s12
 8010a0a:	4019      	ands	r1, r3
 8010a0c:	ee06 1a10 	vmov	s12, r1
 8010a10:	eeb0 7a46 	vmov.f32	s14, s12
 8010a14:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8010a18:	493c      	ldr	r1, [pc, #240]	@ (8010b0c <__ieee754_powf+0x408>)
 8010a1a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8010a1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a22:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8010b10 <__ieee754_powf+0x40c>
 8010a26:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8010b14 <__ieee754_powf+0x410>
 8010a2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010a2e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8010b18 <__ieee754_powf+0x414>
 8010a32:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010a36:	ed91 7a00 	vldr	s14, [r1]
 8010a3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a3e:	ee07 2a10 	vmov	s14, r2
 8010a42:	4a36      	ldr	r2, [pc, #216]	@ (8010b1c <__ieee754_powf+0x418>)
 8010a44:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8010a48:	eeb0 7a67 	vmov.f32	s14, s15
 8010a4c:	eea6 7a25 	vfma.f32	s14, s12, s11
 8010a50:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8010a54:	ed92 5a00 	vldr	s10, [r2]
 8010a58:	ee37 7a05 	vadd.f32	s14, s14, s10
 8010a5c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8010a60:	ee17 2a10 	vmov	r2, s14
 8010a64:	401a      	ands	r2, r3
 8010a66:	ee07 2a10 	vmov	s14, r2
 8010a6a:	ee77 6a66 	vsub.f32	s13, s14, s13
 8010a6e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8010a72:	eee6 6a65 	vfms.f32	s13, s12, s11
 8010a76:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010a7a:	e715      	b.n	80108a8 <__ieee754_powf+0x1a4>
 8010a7c:	2601      	movs	r6, #1
 8010a7e:	e75d      	b.n	801093c <__ieee754_powf+0x238>
 8010a80:	d152      	bne.n	8010b28 <__ieee754_powf+0x424>
 8010a82:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8010b20 <__ieee754_powf+0x41c>
 8010a86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010a8a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8010a8e:	eef4 6ac7 	vcmpe.f32	s13, s14
 8010a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a96:	f73f af29 	bgt.w	80108ec <__ieee754_powf+0x1e8>
 8010a9a:	2386      	movs	r3, #134	@ 0x86
 8010a9c:	e048      	b.n	8010b30 <__ieee754_powf+0x42c>
 8010a9e:	4a21      	ldr	r2, [pc, #132]	@ (8010b24 <__ieee754_powf+0x420>)
 8010aa0:	4293      	cmp	r3, r2
 8010aa2:	d907      	bls.n	8010ab4 <__ieee754_powf+0x3b0>
 8010aa4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aac:	bf4c      	ite	mi
 8010aae:	2001      	movmi	r0, #1
 8010ab0:	2000      	movpl	r0, #0
 8010ab2:	e6c7      	b.n	8010844 <__ieee754_powf+0x140>
 8010ab4:	d138      	bne.n	8010b28 <__ieee754_powf+0x424>
 8010ab6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010aba:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8010abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ac2:	dbea      	blt.n	8010a9a <__ieee754_powf+0x396>
 8010ac4:	e7ee      	b.n	8010aa4 <__ieee754_powf+0x3a0>
 8010ac6:	bf00      	nop
 8010ac8:	00000000 	.word	0x00000000
 8010acc:	3f7ffff3 	.word	0x3f7ffff3
 8010ad0:	3f800007 	.word	0x3f800007
 8010ad4:	3eaaaaab 	.word	0x3eaaaaab
 8010ad8:	3fb8aa00 	.word	0x3fb8aa00
 8010adc:	3fb8aa3b 	.word	0x3fb8aa3b
 8010ae0:	36eca570 	.word	0x36eca570
 8010ae4:	4b800000 	.word	0x4b800000
 8010ae8:	001cc471 	.word	0x001cc471
 8010aec:	005db3d6 	.word	0x005db3d6
 8010af0:	08011ac4 	.word	0x08011ac4
 8010af4:	fffff000 	.word	0xfffff000
 8010af8:	3e6c3255 	.word	0x3e6c3255
 8010afc:	3e53f142 	.word	0x3e53f142
 8010b00:	3e8ba305 	.word	0x3e8ba305
 8010b04:	3edb6db7 	.word	0x3edb6db7
 8010b08:	3f19999a 	.word	0x3f19999a
 8010b0c:	08011ab4 	.word	0x08011ab4
 8010b10:	3f76384f 	.word	0x3f76384f
 8010b14:	3f763800 	.word	0x3f763800
 8010b18:	369dc3a0 	.word	0x369dc3a0
 8010b1c:	08011abc 	.word	0x08011abc
 8010b20:	3338aa3c 	.word	0x3338aa3c
 8010b24:	43160000 	.word	0x43160000
 8010b28:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8010b2c:	d96f      	bls.n	8010c0e <__ieee754_powf+0x50a>
 8010b2e:	15db      	asrs	r3, r3, #23
 8010b30:	3b7e      	subs	r3, #126	@ 0x7e
 8010b32:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8010b36:	4118      	asrs	r0, r3
 8010b38:	4408      	add	r0, r1
 8010b3a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8010b3e:	4a4e      	ldr	r2, [pc, #312]	@ (8010c78 <__ieee754_powf+0x574>)
 8010b40:	3b7f      	subs	r3, #127	@ 0x7f
 8010b42:	411a      	asrs	r2, r3
 8010b44:	4002      	ands	r2, r0
 8010b46:	ee07 2a10 	vmov	s14, r2
 8010b4a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8010b4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8010b52:	f1c3 0317 	rsb	r3, r3, #23
 8010b56:	4118      	asrs	r0, r3
 8010b58:	2900      	cmp	r1, #0
 8010b5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b5e:	bfb8      	it	lt
 8010b60:	4240      	neglt	r0, r0
 8010b62:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8010b66:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8010c7c <__ieee754_powf+0x578>
 8010b6a:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8010c80 <__ieee754_powf+0x57c>
 8010b6e:	ee16 3a90 	vmov	r3, s13
 8010b72:	f36f 030b 	bfc	r3, #0, #12
 8010b76:	ee06 3a90 	vmov	s13, r3
 8010b7a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010b7e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010b82:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8010b86:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8010c84 <__ieee754_powf+0x580>
 8010b8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010b8e:	eee0 7a87 	vfma.f32	s15, s1, s14
 8010b92:	eeb0 7a67 	vmov.f32	s14, s15
 8010b96:	eea6 7a86 	vfma.f32	s14, s13, s12
 8010b9a:	eef0 5a47 	vmov.f32	s11, s14
 8010b9e:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8010ba2:	ee67 6a07 	vmul.f32	s13, s14, s14
 8010ba6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8010baa:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8010c88 <__ieee754_powf+0x584>
 8010bae:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8010c8c <__ieee754_powf+0x588>
 8010bb2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8010bb6:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8010c90 <__ieee754_powf+0x58c>
 8010bba:	eee6 5a26 	vfma.f32	s11, s12, s13
 8010bbe:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8010c94 <__ieee754_powf+0x590>
 8010bc2:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8010bc6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010c98 <__ieee754_powf+0x594>
 8010bca:	eee6 5a26 	vfma.f32	s11, s12, s13
 8010bce:	eeb0 6a47 	vmov.f32	s12, s14
 8010bd2:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8010bd6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010bda:	ee67 5a06 	vmul.f32	s11, s14, s12
 8010bde:	ee36 6a66 	vsub.f32	s12, s12, s13
 8010be2:	eee7 7a27 	vfma.f32	s15, s14, s15
 8010be6:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8010bea:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010bee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010bf2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010bf6:	ee10 3a10 	vmov	r3, s0
 8010bfa:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8010bfe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010c02:	da06      	bge.n	8010c12 <__ieee754_powf+0x50e>
 8010c04:	f000 f854 	bl	8010cb0 <scalbnf>
 8010c08:	ee20 0a08 	vmul.f32	s0, s0, s16
 8010c0c:	e592      	b.n	8010734 <__ieee754_powf+0x30>
 8010c0e:	2000      	movs	r0, #0
 8010c10:	e7a7      	b.n	8010b62 <__ieee754_powf+0x45e>
 8010c12:	ee00 3a10 	vmov	s0, r3
 8010c16:	e7f7      	b.n	8010c08 <__ieee754_powf+0x504>
 8010c18:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010c1c:	e58a      	b.n	8010734 <__ieee754_powf+0x30>
 8010c1e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8010c9c <__ieee754_powf+0x598>
 8010c22:	e587      	b.n	8010734 <__ieee754_powf+0x30>
 8010c24:	eeb0 0a48 	vmov.f32	s0, s16
 8010c28:	e584      	b.n	8010734 <__ieee754_powf+0x30>
 8010c2a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010c2e:	f43f adbb 	beq.w	80107a8 <__ieee754_powf+0xa4>
 8010c32:	2502      	movs	r5, #2
 8010c34:	eeb0 0a48 	vmov.f32	s0, s16
 8010c38:	f000 f832 	bl	8010ca0 <fabsf>
 8010c3c:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8010c40:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8010c44:	4647      	mov	r7, r8
 8010c46:	d003      	beq.n	8010c50 <__ieee754_powf+0x54c>
 8010c48:	f1b8 0f00 	cmp.w	r8, #0
 8010c4c:	f47f addb 	bne.w	8010806 <__ieee754_powf+0x102>
 8010c50:	2c00      	cmp	r4, #0
 8010c52:	bfbc      	itt	lt
 8010c54:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8010c58:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8010c5c:	2e00      	cmp	r6, #0
 8010c5e:	f6bf ad69 	bge.w	8010734 <__ieee754_powf+0x30>
 8010c62:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8010c66:	ea58 0805 	orrs.w	r8, r8, r5
 8010c6a:	f47f adc7 	bne.w	80107fc <__ieee754_powf+0xf8>
 8010c6e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010c72:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8010c76:	e55d      	b.n	8010734 <__ieee754_powf+0x30>
 8010c78:	ff800000 	.word	0xff800000
 8010c7c:	3f317218 	.word	0x3f317218
 8010c80:	3f317200 	.word	0x3f317200
 8010c84:	35bfbe8c 	.word	0x35bfbe8c
 8010c88:	b5ddea0e 	.word	0xb5ddea0e
 8010c8c:	3331bb4c 	.word	0x3331bb4c
 8010c90:	388ab355 	.word	0x388ab355
 8010c94:	bb360b61 	.word	0xbb360b61
 8010c98:	3e2aaaab 	.word	0x3e2aaaab
 8010c9c:	00000000 	.word	0x00000000

08010ca0 <fabsf>:
 8010ca0:	ee10 3a10 	vmov	r3, s0
 8010ca4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010ca8:	ee00 3a10 	vmov	s0, r3
 8010cac:	4770      	bx	lr
	...

08010cb0 <scalbnf>:
 8010cb0:	ee10 3a10 	vmov	r3, s0
 8010cb4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010cb8:	d02b      	beq.n	8010d12 <scalbnf+0x62>
 8010cba:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8010cbe:	d302      	bcc.n	8010cc6 <scalbnf+0x16>
 8010cc0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010cc4:	4770      	bx	lr
 8010cc6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8010cca:	d123      	bne.n	8010d14 <scalbnf+0x64>
 8010ccc:	4b24      	ldr	r3, [pc, #144]	@ (8010d60 <scalbnf+0xb0>)
 8010cce:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010d64 <scalbnf+0xb4>
 8010cd2:	4298      	cmp	r0, r3
 8010cd4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010cd8:	db17      	blt.n	8010d0a <scalbnf+0x5a>
 8010cda:	ee10 3a10 	vmov	r3, s0
 8010cde:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010ce2:	3a19      	subs	r2, #25
 8010ce4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010ce8:	4288      	cmp	r0, r1
 8010cea:	dd15      	ble.n	8010d18 <scalbnf+0x68>
 8010cec:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010d68 <scalbnf+0xb8>
 8010cf0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010d6c <scalbnf+0xbc>
 8010cf4:	ee10 3a10 	vmov	r3, s0
 8010cf8:	eeb0 7a67 	vmov.f32	s14, s15
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	bfb8      	it	lt
 8010d00:	eef0 7a66 	vmovlt.f32	s15, s13
 8010d04:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010d08:	4770      	bx	lr
 8010d0a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010d70 <scalbnf+0xc0>
 8010d0e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010d12:	4770      	bx	lr
 8010d14:	0dd2      	lsrs	r2, r2, #23
 8010d16:	e7e5      	b.n	8010ce4 <scalbnf+0x34>
 8010d18:	4410      	add	r0, r2
 8010d1a:	28fe      	cmp	r0, #254	@ 0xfe
 8010d1c:	dce6      	bgt.n	8010cec <scalbnf+0x3c>
 8010d1e:	2800      	cmp	r0, #0
 8010d20:	dd06      	ble.n	8010d30 <scalbnf+0x80>
 8010d22:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010d26:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010d2a:	ee00 3a10 	vmov	s0, r3
 8010d2e:	4770      	bx	lr
 8010d30:	f110 0f16 	cmn.w	r0, #22
 8010d34:	da09      	bge.n	8010d4a <scalbnf+0x9a>
 8010d36:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010d70 <scalbnf+0xc0>
 8010d3a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010d74 <scalbnf+0xc4>
 8010d3e:	ee10 3a10 	vmov	r3, s0
 8010d42:	eeb0 7a67 	vmov.f32	s14, s15
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	e7d9      	b.n	8010cfe <scalbnf+0x4e>
 8010d4a:	3019      	adds	r0, #25
 8010d4c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010d50:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010d54:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010d78 <scalbnf+0xc8>
 8010d58:	ee07 3a90 	vmov	s15, r3
 8010d5c:	e7d7      	b.n	8010d0e <scalbnf+0x5e>
 8010d5e:	bf00      	nop
 8010d60:	ffff3cb0 	.word	0xffff3cb0
 8010d64:	4c000000 	.word	0x4c000000
 8010d68:	7149f2ca 	.word	0x7149f2ca
 8010d6c:	f149f2ca 	.word	0xf149f2ca
 8010d70:	0da24260 	.word	0x0da24260
 8010d74:	8da24260 	.word	0x8da24260
 8010d78:	33000000 	.word	0x33000000

08010d7c <with_errnof>:
 8010d7c:	b510      	push	{r4, lr}
 8010d7e:	ed2d 8b02 	vpush	{d8}
 8010d82:	eeb0 8a40 	vmov.f32	s16, s0
 8010d86:	4604      	mov	r4, r0
 8010d88:	f7fd fc72 	bl	800e670 <__errno>
 8010d8c:	eeb0 0a48 	vmov.f32	s0, s16
 8010d90:	ecbd 8b02 	vpop	{d8}
 8010d94:	6004      	str	r4, [r0, #0]
 8010d96:	bd10      	pop	{r4, pc}

08010d98 <xflowf>:
 8010d98:	b130      	cbz	r0, 8010da8 <xflowf+0x10>
 8010d9a:	eef1 7a40 	vneg.f32	s15, s0
 8010d9e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010da2:	2022      	movs	r0, #34	@ 0x22
 8010da4:	f7ff bfea 	b.w	8010d7c <with_errnof>
 8010da8:	eef0 7a40 	vmov.f32	s15, s0
 8010dac:	e7f7      	b.n	8010d9e <xflowf+0x6>
	...

08010db0 <__math_uflowf>:
 8010db0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010db8 <__math_uflowf+0x8>
 8010db4:	f7ff bff0 	b.w	8010d98 <xflowf>
 8010db8:	10000000 	.word	0x10000000

08010dbc <__math_oflowf>:
 8010dbc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010dc4 <__math_oflowf+0x8>
 8010dc0:	f7ff bfea 	b.w	8010d98 <xflowf>
 8010dc4:	70000000 	.word	0x70000000

08010dc8 <__ieee754_sqrtf>:
 8010dc8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010dcc:	4770      	bx	lr
	...

08010dd0 <_init>:
 8010dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dd2:	bf00      	nop
 8010dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010dd6:	bc08      	pop	{r3}
 8010dd8:	469e      	mov	lr, r3
 8010dda:	4770      	bx	lr

08010ddc <_fini>:
 8010ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dde:	bf00      	nop
 8010de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010de2:	bc08      	pop	{r3}
 8010de4:	469e      	mov	lr, r3
 8010de6:	4770      	bx	lr
