#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dfaae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dc9320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dd0c80 .functor NOT 1, L_0x1e261f0, C4<0>, C4<0>, C4<0>;
L_0x1e25fd0 .functor XOR 2, L_0x1e25e70, L_0x1e25f30, C4<00>, C4<00>;
L_0x1e260e0 .functor XOR 2, L_0x1e25fd0, L_0x1e26040, C4<00>, C4<00>;
v0x1e22ae0_0 .net *"_ivl_10", 1 0, L_0x1e26040;  1 drivers
v0x1e22be0_0 .net *"_ivl_12", 1 0, L_0x1e260e0;  1 drivers
v0x1e22cc0_0 .net *"_ivl_2", 1 0, L_0x1e25dd0;  1 drivers
v0x1e22d80_0 .net *"_ivl_4", 1 0, L_0x1e25e70;  1 drivers
v0x1e22e60_0 .net *"_ivl_6", 1 0, L_0x1e25f30;  1 drivers
v0x1e22f90_0 .net *"_ivl_8", 1 0, L_0x1e25fd0;  1 drivers
v0x1e23070_0 .net "a", 0 0, v0x1e20c00_0;  1 drivers
v0x1e23110_0 .net "b", 0 0, v0x1e20ca0_0;  1 drivers
v0x1e231b0_0 .net "c", 0 0, v0x1e20d40_0;  1 drivers
v0x1e23250_0 .var "clk", 0 0;
v0x1e232f0_0 .net "d", 0 0, v0x1e20e80_0;  1 drivers
v0x1e23390_0 .net "out_pos_dut", 0 0, L_0x1e25c40;  1 drivers
v0x1e23430_0 .net "out_pos_ref", 0 0, L_0x1e24a70;  1 drivers
v0x1e234d0_0 .net "out_sop_dut", 0 0, L_0x1e25430;  1 drivers
v0x1e23570_0 .net "out_sop_ref", 0 0, L_0x1dfbff0;  1 drivers
v0x1e23610_0 .var/2u "stats1", 223 0;
v0x1e236b0_0 .var/2u "strobe", 0 0;
v0x1e23860_0 .net "tb_match", 0 0, L_0x1e261f0;  1 drivers
v0x1e23930_0 .net "tb_mismatch", 0 0, L_0x1dd0c80;  1 drivers
v0x1e239d0_0 .net "wavedrom_enable", 0 0, v0x1e21150_0;  1 drivers
v0x1e23aa0_0 .net "wavedrom_title", 511 0, v0x1e211f0_0;  1 drivers
L_0x1e25dd0 .concat [ 1 1 0 0], L_0x1e24a70, L_0x1dfbff0;
L_0x1e25e70 .concat [ 1 1 0 0], L_0x1e24a70, L_0x1dfbff0;
L_0x1e25f30 .concat [ 1 1 0 0], L_0x1e25c40, L_0x1e25430;
L_0x1e26040 .concat [ 1 1 0 0], L_0x1e24a70, L_0x1dfbff0;
L_0x1e261f0 .cmp/eeq 2, L_0x1e25dd0, L_0x1e260e0;
S_0x1dcd9b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1dc9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dd1060 .functor AND 1, v0x1e20d40_0, v0x1e20e80_0, C4<1>, C4<1>;
L_0x1dd1440 .functor NOT 1, v0x1e20c00_0, C4<0>, C4<0>, C4<0>;
L_0x1dd1820 .functor NOT 1, v0x1e20ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd1aa0 .functor AND 1, L_0x1dd1440, L_0x1dd1820, C4<1>, C4<1>;
L_0x1de8bd0 .functor AND 1, L_0x1dd1aa0, v0x1e20d40_0, C4<1>, C4<1>;
L_0x1dfbff0 .functor OR 1, L_0x1dd1060, L_0x1de8bd0, C4<0>, C4<0>;
L_0x1e23ef0 .functor NOT 1, v0x1e20ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e23f60 .functor OR 1, L_0x1e23ef0, v0x1e20e80_0, C4<0>, C4<0>;
L_0x1e24070 .functor AND 1, v0x1e20d40_0, L_0x1e23f60, C4<1>, C4<1>;
L_0x1e24130 .functor NOT 1, v0x1e20c00_0, C4<0>, C4<0>, C4<0>;
L_0x1e24200 .functor OR 1, L_0x1e24130, v0x1e20ca0_0, C4<0>, C4<0>;
L_0x1e24270 .functor AND 1, L_0x1e24070, L_0x1e24200, C4<1>, C4<1>;
L_0x1e243f0 .functor NOT 1, v0x1e20ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e24460 .functor OR 1, L_0x1e243f0, v0x1e20e80_0, C4<0>, C4<0>;
L_0x1e24380 .functor AND 1, v0x1e20d40_0, L_0x1e24460, C4<1>, C4<1>;
L_0x1e245f0 .functor NOT 1, v0x1e20c00_0, C4<0>, C4<0>, C4<0>;
L_0x1e246f0 .functor OR 1, L_0x1e245f0, v0x1e20e80_0, C4<0>, C4<0>;
L_0x1e247b0 .functor AND 1, L_0x1e24380, L_0x1e246f0, C4<1>, C4<1>;
L_0x1e24960 .functor XNOR 1, L_0x1e24270, L_0x1e247b0, C4<0>, C4<0>;
v0x1dd05b0_0 .net *"_ivl_0", 0 0, L_0x1dd1060;  1 drivers
v0x1dd09b0_0 .net *"_ivl_12", 0 0, L_0x1e23ef0;  1 drivers
v0x1dd0d90_0 .net *"_ivl_14", 0 0, L_0x1e23f60;  1 drivers
v0x1dd1170_0 .net *"_ivl_16", 0 0, L_0x1e24070;  1 drivers
v0x1dd1550_0 .net *"_ivl_18", 0 0, L_0x1e24130;  1 drivers
v0x1dd1930_0 .net *"_ivl_2", 0 0, L_0x1dd1440;  1 drivers
v0x1dd1bb0_0 .net *"_ivl_20", 0 0, L_0x1e24200;  1 drivers
v0x1e1f170_0 .net *"_ivl_24", 0 0, L_0x1e243f0;  1 drivers
v0x1e1f250_0 .net *"_ivl_26", 0 0, L_0x1e24460;  1 drivers
v0x1e1f330_0 .net *"_ivl_28", 0 0, L_0x1e24380;  1 drivers
v0x1e1f410_0 .net *"_ivl_30", 0 0, L_0x1e245f0;  1 drivers
v0x1e1f4f0_0 .net *"_ivl_32", 0 0, L_0x1e246f0;  1 drivers
v0x1e1f5d0_0 .net *"_ivl_36", 0 0, L_0x1e24960;  1 drivers
L_0x7fbbe342d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e1f690_0 .net *"_ivl_38", 0 0, L_0x7fbbe342d018;  1 drivers
v0x1e1f770_0 .net *"_ivl_4", 0 0, L_0x1dd1820;  1 drivers
v0x1e1f850_0 .net *"_ivl_6", 0 0, L_0x1dd1aa0;  1 drivers
v0x1e1f930_0 .net *"_ivl_8", 0 0, L_0x1de8bd0;  1 drivers
v0x1e1fa10_0 .net "a", 0 0, v0x1e20c00_0;  alias, 1 drivers
v0x1e1fad0_0 .net "b", 0 0, v0x1e20ca0_0;  alias, 1 drivers
v0x1e1fb90_0 .net "c", 0 0, v0x1e20d40_0;  alias, 1 drivers
v0x1e1fc50_0 .net "d", 0 0, v0x1e20e80_0;  alias, 1 drivers
v0x1e1fd10_0 .net "out_pos", 0 0, L_0x1e24a70;  alias, 1 drivers
v0x1e1fdd0_0 .net "out_sop", 0 0, L_0x1dfbff0;  alias, 1 drivers
v0x1e1fe90_0 .net "pos0", 0 0, L_0x1e24270;  1 drivers
v0x1e1ff50_0 .net "pos1", 0 0, L_0x1e247b0;  1 drivers
L_0x1e24a70 .functor MUXZ 1, L_0x7fbbe342d018, L_0x1e24270, L_0x1e24960, C4<>;
S_0x1e200d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1dc9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e20c00_0 .var "a", 0 0;
v0x1e20ca0_0 .var "b", 0 0;
v0x1e20d40_0 .var "c", 0 0;
v0x1e20de0_0 .net "clk", 0 0, v0x1e23250_0;  1 drivers
v0x1e20e80_0 .var "d", 0 0;
v0x1e20f70_0 .var/2u "fail", 0 0;
v0x1e21010_0 .var/2u "fail1", 0 0;
v0x1e210b0_0 .net "tb_match", 0 0, L_0x1e261f0;  alias, 1 drivers
v0x1e21150_0 .var "wavedrom_enable", 0 0;
v0x1e211f0_0 .var "wavedrom_title", 511 0;
E_0x1ddc500/0 .event negedge, v0x1e20de0_0;
E_0x1ddc500/1 .event posedge, v0x1e20de0_0;
E_0x1ddc500 .event/or E_0x1ddc500/0, E_0x1ddc500/1;
S_0x1e20400 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e200d0;
 .timescale -12 -12;
v0x1e20640_0 .var/2s "i", 31 0;
E_0x1ddc3a0 .event posedge, v0x1e20de0_0;
S_0x1e20740 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e200d0;
 .timescale -12 -12;
v0x1e20940_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e20a20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e200d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e213d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1dc9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e24c20 .functor AND 1, v0x1e20d40_0, v0x1e20e80_0, C4<1>, C4<1>;
L_0x1e24ed0 .functor NOT 1, v0x1e20c00_0, C4<0>, C4<0>, C4<0>;
L_0x1e24f60 .functor NOT 1, v0x1e20ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e250e0 .functor AND 1, L_0x1e24ed0, L_0x1e24f60, C4<1>, C4<1>;
L_0x1e25220 .functor AND 1, L_0x1e250e0, v0x1e20d40_0, C4<1>, C4<1>;
L_0x1e252e0 .functor OR 1, L_0x1e24c20, L_0x1e25220, C4<0>, C4<0>;
L_0x1e25430 .functor BUFZ 1, L_0x1e252e0, C4<0>, C4<0>, C4<0>;
L_0x1e25540 .functor NOT 1, v0x1e20ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e25600 .functor OR 1, L_0x1e25540, v0x1e20e80_0, C4<0>, C4<0>;
L_0x1e256c0 .functor AND 1, v0x1e20d40_0, L_0x1e25600, C4<1>, C4<1>;
L_0x1e257e0 .functor NOT 1, v0x1e20c00_0, C4<0>, C4<0>, C4<0>;
L_0x1e25960 .functor OR 1, L_0x1e257e0, v0x1e20ca0_0, C4<0>, C4<0>;
L_0x1e25a40 .functor AND 1, v0x1e20d40_0, L_0x1e25960, C4<1>, C4<1>;
v0x1e21590_0 .net *"_ivl_14", 0 0, L_0x1e25540;  1 drivers
v0x1e21670_0 .net *"_ivl_16", 0 0, L_0x1e25600;  1 drivers
v0x1e21750_0 .net *"_ivl_2", 0 0, L_0x1e24ed0;  1 drivers
v0x1e21840_0 .net *"_ivl_20", 0 0, L_0x1e257e0;  1 drivers
v0x1e21920_0 .net *"_ivl_22", 0 0, L_0x1e25960;  1 drivers
v0x1e21a50_0 .net *"_ivl_26", 0 0, L_0x1e25b00;  1 drivers
L_0x7fbbe342d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e21b10_0 .net *"_ivl_28", 0 0, L_0x7fbbe342d060;  1 drivers
v0x1e21bf0_0 .net *"_ivl_4", 0 0, L_0x1e24f60;  1 drivers
v0x1e21cd0_0 .net *"_ivl_6", 0 0, L_0x1e250e0;  1 drivers
v0x1e21e40_0 .net "a", 0 0, v0x1e20c00_0;  alias, 1 drivers
v0x1e21ee0_0 .net "b", 0 0, v0x1e20ca0_0;  alias, 1 drivers
v0x1e21fd0_0 .net "c", 0 0, v0x1e20d40_0;  alias, 1 drivers
v0x1e220c0_0 .net "d", 0 0, v0x1e20e80_0;  alias, 1 drivers
v0x1e221b0_0 .net "out_pos", 0 0, L_0x1e25c40;  alias, 1 drivers
v0x1e22270_0 .net "out_sop", 0 0, L_0x1e25430;  alias, 1 drivers
v0x1e22330_0 .net "pos0", 0 0, L_0x1e256c0;  1 drivers
v0x1e223f0_0 .net "pos1", 0 0, L_0x1e25a40;  1 drivers
v0x1e225c0_0 .net "sop0", 0 0, L_0x1e24c20;  1 drivers
v0x1e22680_0 .net "sop1", 0 0, L_0x1e25220;  1 drivers
v0x1e22740_0 .net "sop2", 0 0, L_0x1e252e0;  1 drivers
L_0x1e25b00 .cmp/eeq 1, L_0x1e256c0, L_0x1e25a40;
L_0x1e25c40 .functor MUXZ 1, L_0x7fbbe342d060, L_0x1e256c0, L_0x1e25b00, C4<>;
S_0x1e228c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1dc9320;
 .timescale -12 -12;
E_0x1dc59f0 .event anyedge, v0x1e236b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e236b0_0;
    %nor/r;
    %assign/vec4 v0x1e236b0_0, 0;
    %wait E_0x1dc59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e200d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e20f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e21010_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e200d0;
T_4 ;
    %wait E_0x1ddc500;
    %load/vec4 v0x1e210b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e20f70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e200d0;
T_5 ;
    %wait E_0x1ddc3a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %wait E_0x1ddc3a0;
    %load/vec4 v0x1e20f70_0;
    %store/vec4 v0x1e21010_0, 0, 1;
    %fork t_1, S_0x1e20400;
    %jmp t_0;
    .scope S_0x1e20400;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e20640_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e20640_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ddc3a0;
    %load/vec4 v0x1e20640_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e20640_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e20640_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e200d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ddc500;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e20e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e20ca0_0, 0;
    %assign/vec4 v0x1e20c00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e20f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e21010_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1dc9320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e23250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e236b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1dc9320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e23250_0;
    %inv;
    %store/vec4 v0x1e23250_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1dc9320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e20de0_0, v0x1e23930_0, v0x1e23070_0, v0x1e23110_0, v0x1e231b0_0, v0x1e232f0_0, v0x1e23570_0, v0x1e234d0_0, v0x1e23430_0, v0x1e23390_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1dc9320;
T_9 ;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1dc9320;
T_10 ;
    %wait E_0x1ddc500;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e23610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e23610_0, 4, 32;
    %load/vec4 v0x1e23860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e23610_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e23610_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e23610_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e23570_0;
    %load/vec4 v0x1e23570_0;
    %load/vec4 v0x1e234d0_0;
    %xor;
    %load/vec4 v0x1e23570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e23610_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e23610_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e23430_0;
    %load/vec4 v0x1e23430_0;
    %load/vec4 v0x1e23390_0;
    %xor;
    %load/vec4 v0x1e23430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e23610_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e23610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e23610_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/ece241_2013_q2/iter0/response0/top_module.sv";
