Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/ise/ise_projects/cache_controller/test_bench_isim_beh.exe" -prj "/home/ise/ise_projects/cache_controller/test_bench_beh.prj" "work.test_bench" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_projects/cache_controller/processor.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/cache_controller/main_mem_module.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/cache_controller/cache_module.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/cache_controller/main.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/cache_controller/test_bench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94940 KB
Fuse CPU Usage: 1450 ms
Compiling module cache_module
Compiling module main_mem_module
Compiling module processor
Compiling module main
Compiling module test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable /home/ise/ise_projects/cache_controller/test_bench_isim_beh.exe
Fuse Memory Usage: 98492 KB
Fuse CPU Usage: 1540 ms
GCC CPU Usage: 190 ms
