# Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model tx_top
.inputs clk btnc btnu sw[0] sw[1] sw[2] sw[3] sw[4] sw[5] sw[6] sw[7]
.outputs led_TMR_0[0] led_TMR_0[1] led_TMR_0[2] led_TMR_0[3] led_TMR_0[4] led_TMR_0[5] led_TMR_0[6] led_TMR_0[7] led_TMR_1[0] led_TMR_1[1] led_TMR_1[2] led_TMR_1[3] led_TMR_1[4] led_TMR_1[5] led_TMR_1[6] led_TMR_1[7] led_TMR_2[0] led_TMR_2[1] led_TMR_2[2] led_TMR_2[3] led_TMR_2[4] led_TMR_2[5] led_TMR_2[6] led_TMR_2[7] tx_out_TMR_0 tx_out_TMR_1 tx_out_TMR_2
.names $false
.names $true
1
.names $undef
.subckt INV I=\$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_0 O=reset_TMR_0
.subckt INV I=\$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_1 O=reset_TMR_1
.subckt INV I=\$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_2 O=reset_TMR_2
.subckt INV I=\$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_0 O=\$0\btnc_r[0:0]_TMR_0
.subckt INV I=\$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_1 O=\$0\btnc_r[0:0]_TMR_1
.subckt INV I=\$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_2 O=\$0\btnc_r[0:0]_TMR_2
.subckt INV I=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_0 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[0]_TMR_0
.subckt INV I=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_1 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[0]_TMR_1
.subckt INV I=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_2 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[0]_TMR_2
.subckt INV I=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_0 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[1]_TMR_0
.subckt INV I=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_1 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[1]_TMR_1
.subckt INV I=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_2 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[1]_TMR_2
.subckt INV I=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_0 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[2]_TMR_0
.subckt INV I=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_1 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[2]_TMR_1
.subckt INV I=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_2 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[2]_TMR_2
.subckt INV I=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_0 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[3]_TMR_0
.subckt INV I=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_1 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[3]_TMR_1
.subckt INV I=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_2 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[3]_TMR_2
.subckt INV I=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_0 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[4]_TMR_0
.subckt INV I=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_1 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[4]_TMR_1
.subckt INV I=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_2 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[4]_TMR_2
.subckt INV I=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_0 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[5]_TMR_0
.subckt INV I=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_1 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[5]_TMR_1
.subckt INV I=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_2 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[5]_TMR_2
.subckt INV I=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_0 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[6]_TMR_0
.subckt INV I=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_1 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[6]_TMR_1
.subckt INV I=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_2 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[6]_TMR_2
.subckt INV I=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_0 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[7]_TMR_0
.subckt INV I=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_1 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[7]_TMR_1
.subckt INV I=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_2 O=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[7]_TMR_2
.subckt BUFG I=\$auto$clkbufmap.cc:262:execute$3415_TMR_0 O=\$iopadmap$clk_TMR_0
.subckt BUFG I=\$auto$clkbufmap.cc:262:execute$3415_TMR_1 O=\$iopadmap$clk_TMR_1
.subckt BUFG I=\$auto$clkbufmap.cc:262:execute$3415_TMR_2 O=\$iopadmap$clk_TMR_2
.subckt FDRE C=\$iopadmap$clk_TMR_0 CE=$true D=\$0\btnc_r[0:0]_TMR_0 Q=btnc_r_TMR_0 R=$false
.subckt FDRE C=\$iopadmap$clk_TMR_1 CE=$true D=\$0\btnc_r[0:0]_TMR_1 Q=btnc_r_TMR_1 R=$false
.subckt FDRE C=\$iopadmap$clk_TMR_2 CE=$true D=\$0\btnc_r[0:0]_TMR_2 Q=btnc_r_TMR_2 R=$false
.subckt FDRE C=\$iopadmap$clk_TMR_0 CE=$true D=btnc_r_0_VOTER_wire_TMR_0 Q=btnc_r2_TMR_0 R=$false
.subckt FDRE C=\$iopadmap$clk_TMR_1 CE=$true D=btnc_r_0_VOTER_wire_TMR_1 Q=btnc_r2_TMR_1 R=$false
.subckt FDRE C=\$iopadmap$clk_TMR_2 CE=$true D=btnc_r_0_VOTER_wire_TMR_2 Q=btnc_r2_TMR_2 R=$false
.subckt IBUF I=btnc O=\$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_0
.subckt IBUF I=btnc O=\$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_1
.subckt IBUF I=btnc O=\$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A_TMR_2
.subckt IBUF I=btnu O=\$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_0
.subckt IBUF I=btnu O=\$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_1
.subckt IBUF I=btnu O=\$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A_TMR_2
.subckt IBUF I=clk O=\$auto$clkbufmap.cc:262:execute$3415_TMR_0
.subckt IBUF I=clk O=\$auto$clkbufmap.cc:262:execute$3415_TMR_1
.subckt IBUF I=clk O=\$auto$clkbufmap.cc:262:execute$3415_TMR_2
.subckt OBUF I=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_0 O=led_TMR_0[1]
.subckt OBUF I=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_1 O=led_TMR_1[1]
.subckt OBUF I=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_2 O=led_TMR_2[1]
.subckt OBUF I=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_0 O=led_TMR_0[2]
.subckt OBUF I=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_1 O=led_TMR_1[2]
.subckt OBUF I=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_2 O=led_TMR_2[2]
.subckt OBUF I=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_0 O=led_TMR_0[3]
.subckt OBUF I=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_1 O=led_TMR_1[3]
.subckt OBUF I=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_2 O=led_TMR_2[3]
.subckt OBUF I=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_0 O=led_TMR_0[4]
.subckt OBUF I=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_1 O=led_TMR_1[4]
.subckt OBUF I=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_2 O=led_TMR_2[4]
.subckt OBUF I=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_0 O=led_TMR_0[5]
.subckt OBUF I=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_1 O=led_TMR_1[5]
.subckt OBUF I=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_2 O=led_TMR_2[5]
.subckt OBUF I=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_0 O=led_TMR_0[6]
.subckt OBUF I=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_1 O=led_TMR_1[6]
.subckt OBUF I=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_2 O=led_TMR_2[6]
.subckt OBUF I=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_0 O=led_TMR_0[7]
.subckt OBUF I=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_1 O=led_TMR_1[7]
.subckt OBUF I=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_2 O=led_TMR_2[7]
.subckt OBUF I=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_0 O=led_TMR_0[0]
.subckt OBUF I=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_1 O=led_TMR_1[0]
.subckt OBUF I=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_2 O=led_TMR_2[0]
.subckt IBUF I=sw[1] O=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_0
.subckt IBUF I=sw[1] O=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_1
.subckt IBUF I=sw[1] O=\$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A_TMR_2
.subckt IBUF I=sw[2] O=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_0
.subckt IBUF I=sw[2] O=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_1
.subckt IBUF I=sw[2] O=\$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A_TMR_2
.subckt IBUF I=sw[3] O=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_0
.subckt IBUF I=sw[3] O=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_1
.subckt IBUF I=sw[3] O=\$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A_TMR_2
.subckt IBUF I=sw[4] O=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_0
.subckt IBUF I=sw[4] O=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_1
.subckt IBUF I=sw[4] O=\$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A_TMR_2
.subckt IBUF I=sw[5] O=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_0
.subckt IBUF I=sw[5] O=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_1
.subckt IBUF I=sw[5] O=\$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A_TMR_2
.subckt IBUF I=sw[6] O=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_0
.subckt IBUF I=sw[6] O=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_1
.subckt IBUF I=sw[6] O=\$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A_TMR_2
.subckt IBUF I=sw[7] O=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_0
.subckt IBUF I=sw[7] O=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_1
.subckt IBUF I=sw[7] O=\$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A_TMR_2
.subckt IBUF I=sw[0] O=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_0
.subckt IBUF I=sw[0] O=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_1
.subckt IBUF I=sw[0] O=\$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A_TMR_2
.subckt OBUF I=\$iopadmap$tx_out_TMR_0 O=tx_out_TMR_0
.subckt OBUF I=\$iopadmap$tx_out_TMR_1 O=tx_out_TMR_1
.subckt OBUF I=\$iopadmap$tx_out_TMR_2 O=tx_out_TMR_2
.subckt LUT3 I0=btnc_r2_TMR_0 I1=btnc_r2_TMR_1 I2=btnc_r2_TMR_2 O=btnc_r2_0_VOTER_wire_TMR_0
.subckt LUT3 I0=btnc_r2_TMR_0 I1=btnc_r2_TMR_1 I2=btnc_r2_TMR_2 O=btnc_r2_0_VOTER_wire_TMR_1
.subckt LUT3 I0=btnc_r2_TMR_0 I1=btnc_r2_TMR_1 I2=btnc_r2_TMR_2 O=btnc_r2_0_VOTER_wire_TMR_2
.subckt LUT3 I0=btnc_r_TMR_0 I1=btnc_r_TMR_1 I2=btnc_r_TMR_2 O=btnc_r_0_VOTER_wire_TMR_0
.subckt LUT3 I0=btnc_r_TMR_0 I1=btnc_r_TMR_1 I2=btnc_r_TMR_2 O=btnc_r_0_VOTER_wire_TMR_1
.subckt LUT3 I0=btnc_r_TMR_0 I1=btnc_r_TMR_1 I2=btnc_r_TMR_2 O=btnc_r_0_VOTER_wire_TMR_2
.subckt debounce clk_TMR_0=\$iopadmap$clk_TMR_0 clk_TMR_1=\$iopadmap$clk_TMR_1 clk_TMR_2=\$iopadmap$clk_TMR_2 debounced_TMR_0=send_character_TMR_0 debounced_TMR_1=send_character_TMR_1 debounced_TMR_2=send_character_TMR_2 noisy_TMR_0=btnc_r2_0_VOTER_wire_TMR_0 noisy_TMR_1=btnc_r2_0_VOTER_wire_TMR_0 noisy_TMR_2=btnc_r2_0_VOTER_wire_TMR_0 reset_TMR_0=reset_TMR_0 reset_TMR_1=reset_TMR_1 reset_TMR_2=reset_TMR_2
.subckt tx Din_TMR_0[0]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[0]_TMR_0 Din_TMR_0[1]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[1]_TMR_0 Din_TMR_0[2]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[2]_TMR_0 Din_TMR_0[3]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[3]_TMR_0 Din_TMR_0[4]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[4]_TMR_0 Din_TMR_0[5]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[5]_TMR_0 Din_TMR_0[6]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[6]_TMR_0 Din_TMR_0[7]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[7]_TMR_0 Din_TMR_1[0]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[0]_TMR_1 Din_TMR_1[1]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[1]_TMR_1 Din_TMR_1[2]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[2]_TMR_1 Din_TMR_1[3]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[3]_TMR_1 Din_TMR_1[4]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[4]_TMR_1 Din_TMR_1[5]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[5]_TMR_1 Din_TMR_1[6]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[6]_TMR_1 Din_TMR_1[7]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[7]_TMR_1 Din_TMR_2[0]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[0]_TMR_2 Din_TMR_2[1]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[1]_TMR_2 Din_TMR_2[2]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[2]_TMR_2 Din_TMR_2[3]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[3]_TMR_2 Din_TMR_2[4]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[4]_TMR_2 Din_TMR_2[5]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[5]_TMR_2 Din_TMR_2[6]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[6]_TMR_2 Din_TMR_2[7]=\$abc$3283$not$yosys_help_test/uart/tx_top.sv:67$4_Y[7]_TMR_2 Reset_TMR_0=reset_TMR_0 Reset_TMR_1=reset_TMR_1 Reset_TMR_2=reset_TMR_2 Send=send_character_TMR_0 Sout_TMR_0=\$iopadmap$tx_out_TMR_0 Sout_TMR_1=\$iopadmap$tx_out_TMR_1 Sout_TMR_2=\$iopadmap$tx_out_TMR_2 clk_TMR_0=\$iopadmap$clk_TMR_0 clk_TMR_1=\$iopadmap$clk_TMR_1 clk_TMR_2=\$iopadmap$clk_TMR_2
.end

.model $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
.inputs clk reset_TMR_0 reset_TMR_1 reset_TMR_2 increment
.outputs count_TMR_0[0] count_TMR_0[1] count_TMR_0[2] count_TMR_0[3] count_TMR_0[4] count_TMR_0[5] count_TMR_0[6] count_TMR_0[7] count_TMR_0[8] count_TMR_0[9] count_TMR_0[10] count_TMR_0[11] count_TMR_0[12] count_TMR_0[13] count_TMR_0[14] count_TMR_0[15] count_TMR_0[16] count_TMR_0[17] count_TMR_0[18] rolling_over_TMR_2 rolling_over_TMR_1 rolling_over_TMR_0 count_TMR_1[0] count_TMR_1[1] count_TMR_1[2] count_TMR_1[3] count_TMR_1[4] count_TMR_1[5] count_TMR_1[6] count_TMR_1[7] count_TMR_1[8] count_TMR_1[9] count_TMR_1[10] count_TMR_1[11] count_TMR_1[12] count_TMR_1[13] count_TMR_1[14] count_TMR_1[15] count_TMR_1[16] count_TMR_1[17] count_TMR_1[18] count_TMR_2[0] count_TMR_2[1] count_TMR_2[2] count_TMR_2[3] count_TMR_2[4] count_TMR_2[5] count_TMR_2[6] count_TMR_2[7] count_TMR_2[8] count_TMR_2[9] count_TMR_2[10] count_TMR_2[11] count_TMR_2[12] count_TMR_2[13] count_TMR_2[14] count_TMR_2[15] count_TMR_2[16] count_TMR_2[17] count_TMR_2[18]
.names $false
.names $true
1
.names $undef
.subckt LUT5 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[4] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[0] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[1] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[2] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[3] O=rolling_over_TMR_0
.subckt LUT5 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[4] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[0] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[1] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[2] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[3] O=rolling_over_TMR_1
.subckt LUT5 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[4] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[0] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[1] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[2] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[3] O=rolling_over_TMR_2
.subckt MUXF7 I0=$false I1=$false O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 S=count_16_VOTER_wire_TMR_0
.subckt MUXF7 I0=$false I1=$false O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 S=count_16_VOTER_wire_TMR_1
.subckt MUXF7 I0=$false I1=$false O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 S=count_16_VOTER_wire_TMR_2
.subckt LUT6 I0=count_0_VOTER_wire_TMR_0 I1=count_1_VOTER_wire_TMR_0 I2=count_2_VOTER_wire_TMR_0 I3=count_3_VOTER_wire_TMR_0 I4=count_4_VOTER_wire_TMR_0 I5=count_15_VOTER_wire_TMR_0 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.subckt LUT6 I0=count_0_VOTER_wire_TMR_1 I1=count_1_VOTER_wire_TMR_1 I2=count_2_VOTER_wire_TMR_1 I3=count_3_VOTER_wire_TMR_1 I4=count_4_VOTER_wire_TMR_1 I5=count_15_VOTER_wire_TMR_1 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.subckt LUT6 I0=count_0_VOTER_wire_TMR_2 I1=count_1_VOTER_wire_TMR_2 I2=count_2_VOTER_wire_TMR_2 I3=count_3_VOTER_wire_TMR_2 I4=count_4_VOTER_wire_TMR_2 I5=count_15_VOTER_wire_TMR_2 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.subckt MUXF7 I0=$false I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 S=count_16_VOTER_wire_TMR_0
.subckt MUXF7 I0=$false I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 S=count_16_VOTER_wire_TMR_1
.subckt MUXF7 I0=$false I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 S=count_16_VOTER_wire_TMR_2
.subckt MUXF8 I0=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[4] S=count_13_VOTER_wire_TMR_0
.subckt MUXF8 I0=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[4] S=count_13_VOTER_wire_TMR_1
.subckt MUXF8 I0=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[4] S=count_13_VOTER_wire_TMR_2
.subckt LUT4 I0=count_5_VOTER_wire_TMR_0 I1=count_8_VOTER_wire_TMR_0 I2=count_17_VOTER_wire_TMR_0 I3=count_18_VOTER_wire_TMR_0 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[0]
.subckt LUT4 I0=count_5_VOTER_wire_TMR_1 I1=count_8_VOTER_wire_TMR_1 I2=count_17_VOTER_wire_TMR_1 I3=count_18_VOTER_wire_TMR_1 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[0]
.subckt LUT4 I0=count_5_VOTER_wire_TMR_2 I1=count_8_VOTER_wire_TMR_2 I2=count_17_VOTER_wire_TMR_2 I3=count_18_VOTER_wire_TMR_2 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[0]
.subckt LUT2 I0=count_11_VOTER_wire_TMR_0 I1=count_12_VOTER_wire_TMR_0 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[1]
.subckt LUT2 I0=count_11_VOTER_wire_TMR_1 I1=count_12_VOTER_wire_TMR_1 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[1]
.subckt LUT2 I0=count_11_VOTER_wire_TMR_2 I1=count_12_VOTER_wire_TMR_2 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[1]
.subckt LUT2 I0=count_14_VOTER_wire_TMR_0 I1=increment O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[2]
.subckt LUT2 I0=count_14_VOTER_wire_TMR_1 I1=increment O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[2]
.subckt LUT2 I0=count_14_VOTER_wire_TMR_2 I1=increment O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[2]
.subckt LUT4 I0=count_6_VOTER_wire_TMR_0 I1=count_7_VOTER_wire_TMR_0 I2=count_9_VOTER_wire_TMR_0 I3=count_10_VOTER_wire_TMR_0 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[3]
.subckt LUT4 I0=count_6_VOTER_wire_TMR_1 I1=count_7_VOTER_wire_TMR_1 I2=count_9_VOTER_wire_TMR_1 I3=count_10_VOTER_wire_TMR_1 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[3]
.subckt LUT4 I0=count_6_VOTER_wire_TMR_2 I1=count_7_VOTER_wire_TMR_2 I2=count_9_VOTER_wire_TMR_2 I3=count_10_VOTER_wire_TMR_2 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[3]
.subckt LUT6 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[0] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[1] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[2] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[3] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[4] I5=reset_TMR_0 O=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt LUT6 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[0] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[1] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[2] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[3] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[4] I5=reset_TMR_1 O=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt LUT6 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[0] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[1] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[2] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[3] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[4] I5=reset_TMR_2 O=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt INV I=count_0_VOTER_wire_TMR_0 O=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[0]
.subckt INV I=count_0_VOTER_wire_TMR_1 O=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[0]
.subckt INV I=count_0_VOTER_wire_TMR_2 O=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[0]
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[0] S[1]=count_1_VOTER_wire_TMR_0 S[2]=count_2_VOTER_wire_TMR_0 S[3]=count_3_VOTER_wire_TMR_0
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[0] S[1]=count_1_VOTER_wire_TMR_1 S[2]=count_2_VOTER_wire_TMR_1 S[3]=count_3_VOTER_wire_TMR_1
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[0] S[1]=count_1_VOTER_wire_TMR_2 S[2]=count_2_VOTER_wire_TMR_2 S[3]=count_3_VOTER_wire_TMR_2
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[7] S[0]=count_4_VOTER_wire_TMR_0 S[1]=count_5_VOTER_wire_TMR_0 S[2]=count_6_VOTER_wire_TMR_0 S[3]=count_7_VOTER_wire_TMR_0
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[7] S[0]=count_4_VOTER_wire_TMR_1 S[1]=count_5_VOTER_wire_TMR_1 S[2]=count_6_VOTER_wire_TMR_1 S[3]=count_7_VOTER_wire_TMR_1
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[7] S[0]=count_4_VOTER_wire_TMR_2 S[1]=count_5_VOTER_wire_TMR_2 S[2]=count_6_VOTER_wire_TMR_2 S[3]=count_7_VOTER_wire_TMR_2
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[11] S[0]=count_8_VOTER_wire_TMR_0 S[1]=count_9_VOTER_wire_TMR_0 S[2]=count_10_VOTER_wire_TMR_0 S[3]=count_11_VOTER_wire_TMR_0
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[11] S[0]=count_8_VOTER_wire_TMR_1 S[1]=count_9_VOTER_wire_TMR_1 S[2]=count_10_VOTER_wire_TMR_1 S[3]=count_11_VOTER_wire_TMR_1
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[11] S[0]=count_8_VOTER_wire_TMR_2 S[1]=count_9_VOTER_wire_TMR_2 S[2]=count_10_VOTER_wire_TMR_2 S[3]=count_11_VOTER_wire_TMR_2
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[15] S[0]=count_12_VOTER_wire_TMR_0 S[1]=count_13_VOTER_wire_TMR_0 S[2]=count_14_VOTER_wire_TMR_0 S[3]=count_15_VOTER_wire_TMR_0
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[15] S[0]=count_12_VOTER_wire_TMR_1 S[1]=count_13_VOTER_wire_TMR_1 S[2]=count_14_VOTER_wire_TMR_1 S[3]=count_15_VOTER_wire_TMR_1
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[15] S[0]=count_12_VOTER_wire_TMR_2 S[1]=count_13_VOTER_wire_TMR_2 S[2]=count_14_VOTER_wire_TMR_2 S[3]=count_15_VOTER_wire_TMR_2
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[15] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[16] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[17] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[18] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[19] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[16] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[17] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[18] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[19] S[0]=count_16_VOTER_wire_TMR_0 S[1]=count_17_VOTER_wire_TMR_0 S[2]=count_18_VOTER_wire_TMR_0
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[15] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[16] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[17] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[18] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[19] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[16] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[17] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[18] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[19] S[0]=count_16_VOTER_wire_TMR_1 S[1]=count_17_VOTER_wire_TMR_1 S[2]=count_18_VOTER_wire_TMR_1
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[15] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[16] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[17] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[18] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[19] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[16] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[17] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[18] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[19] S[0]=count_16_VOTER_wire_TMR_2 S[1]=count_17_VOTER_wire_TMR_2 S[2]=count_18_VOTER_wire_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[0] Q=count_TMR_0[0] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[0] Q=count_TMR_1[0] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[0] Q=count_TMR_2[0] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[1] Q=count_TMR_0[1] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[1] Q=count_TMR_1[1] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[1] Q=count_TMR_2[1] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[2] Q=count_TMR_0[2] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[2] Q=count_TMR_1[2] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[2] Q=count_TMR_2[2] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[3] Q=count_TMR_0[3] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[3] Q=count_TMR_1[3] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[3] Q=count_TMR_2[3] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[4] Q=count_TMR_0[4] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[4] Q=count_TMR_1[4] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[4] Q=count_TMR_2[4] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[5] Q=count_TMR_0[5] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[5] Q=count_TMR_1[5] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[5] Q=count_TMR_2[5] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[6] Q=count_TMR_0[6] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[6] Q=count_TMR_1[6] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[6] Q=count_TMR_2[6] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[7] Q=count_TMR_0[7] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[7] Q=count_TMR_1[7] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[7] Q=count_TMR_2[7] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[8] Q=count_TMR_0[8] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[8] Q=count_TMR_1[8] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[8] Q=count_TMR_2[8] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[9] Q=count_TMR_0[9] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[9] Q=count_TMR_1[9] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[9] Q=count_TMR_2[9] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[10] Q=count_TMR_0[10] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[10] Q=count_TMR_1[10] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[10] Q=count_TMR_2[10] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[11] Q=count_TMR_0[11] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[11] Q=count_TMR_1[11] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[11] Q=count_TMR_2[11] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[12] Q=count_TMR_0[12] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[12] Q=count_TMR_1[12] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[12] Q=count_TMR_2[12] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[13] Q=count_TMR_0[13] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[13] Q=count_TMR_1[13] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[13] Q=count_TMR_2[13] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[14] Q=count_TMR_0[14] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[14] Q=count_TMR_1[14] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[14] Q=count_TMR_2[14] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[15] Q=count_TMR_0[15] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[15] Q=count_TMR_1[15] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[15] Q=count_TMR_2[15] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[16] Q=count_TMR_0[16] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[16] Q=count_TMR_1[16] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[16] Q=count_TMR_2[16] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[17] Q=count_TMR_0[17] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[17] Q=count_TMR_1[17] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[17] Q=count_TMR_2[17] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[18] Q=count_TMR_0[18] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_0
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[18] Q=count_TMR_1[18] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_1
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[18] Q=count_TMR_2[18] R=\$abc$3234$logic_or$yosys_help_test/uart/mod_counter.sv:27$33_Y_TMR_2
.subckt LUT3 I0=count_TMR_0[0] I1=count_TMR_1[0] I2=count_TMR_2[0] O=count_0_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[0] I1=count_TMR_1[0] I2=count_TMR_2[0] O=count_0_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[0] I1=count_TMR_1[0] I2=count_TMR_2[0] O=count_0_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[10] I1=count_TMR_1[10] I2=count_TMR_2[10] O=count_10_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[10] I1=count_TMR_1[10] I2=count_TMR_2[10] O=count_10_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[10] I1=count_TMR_1[10] I2=count_TMR_2[10] O=count_10_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[11] I1=count_TMR_1[11] I2=count_TMR_2[11] O=count_11_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[11] I1=count_TMR_1[11] I2=count_TMR_2[11] O=count_11_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[11] I1=count_TMR_1[11] I2=count_TMR_2[11] O=count_11_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[12] I1=count_TMR_1[12] I2=count_TMR_2[12] O=count_12_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[12] I1=count_TMR_1[12] I2=count_TMR_2[12] O=count_12_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[12] I1=count_TMR_1[12] I2=count_TMR_2[12] O=count_12_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[13] I1=count_TMR_1[13] I2=count_TMR_2[13] O=count_13_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[13] I1=count_TMR_1[13] I2=count_TMR_2[13] O=count_13_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[13] I1=count_TMR_1[13] I2=count_TMR_2[13] O=count_13_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[14] I1=count_TMR_1[14] I2=count_TMR_2[14] O=count_14_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[14] I1=count_TMR_1[14] I2=count_TMR_2[14] O=count_14_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[14] I1=count_TMR_1[14] I2=count_TMR_2[14] O=count_14_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[15] I1=count_TMR_1[15] I2=count_TMR_2[15] O=count_15_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[15] I1=count_TMR_1[15] I2=count_TMR_2[15] O=count_15_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[15] I1=count_TMR_1[15] I2=count_TMR_2[15] O=count_15_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[16] I1=count_TMR_1[16] I2=count_TMR_2[16] O=count_16_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[16] I1=count_TMR_1[16] I2=count_TMR_2[16] O=count_16_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[16] I1=count_TMR_1[16] I2=count_TMR_2[16] O=count_16_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[17] I1=count_TMR_1[17] I2=count_TMR_2[17] O=count_17_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[17] I1=count_TMR_1[17] I2=count_TMR_2[17] O=count_17_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[17] I1=count_TMR_1[17] I2=count_TMR_2[17] O=count_17_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[18] I1=count_TMR_1[18] I2=count_TMR_2[18] O=count_18_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[18] I1=count_TMR_1[18] I2=count_TMR_2[18] O=count_18_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[18] I1=count_TMR_1[18] I2=count_TMR_2[18] O=count_18_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[1] I1=count_TMR_1[1] I2=count_TMR_2[1] O=count_1_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[1] I1=count_TMR_1[1] I2=count_TMR_2[1] O=count_1_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[1] I1=count_TMR_1[1] I2=count_TMR_2[1] O=count_1_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[2] I1=count_TMR_1[2] I2=count_TMR_2[2] O=count_2_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[2] I1=count_TMR_1[2] I2=count_TMR_2[2] O=count_2_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[2] I1=count_TMR_1[2] I2=count_TMR_2[2] O=count_2_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[3] I1=count_TMR_1[3] I2=count_TMR_2[3] O=count_3_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[3] I1=count_TMR_1[3] I2=count_TMR_2[3] O=count_3_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[3] I1=count_TMR_1[3] I2=count_TMR_2[3] O=count_3_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[4] I1=count_TMR_1[4] I2=count_TMR_2[4] O=count_4_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[4] I1=count_TMR_1[4] I2=count_TMR_2[4] O=count_4_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[4] I1=count_TMR_1[4] I2=count_TMR_2[4] O=count_4_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[5] I1=count_TMR_1[5] I2=count_TMR_2[5] O=count_5_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[5] I1=count_TMR_1[5] I2=count_TMR_2[5] O=count_5_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[5] I1=count_TMR_1[5] I2=count_TMR_2[5] O=count_5_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[6] I1=count_TMR_1[6] I2=count_TMR_2[6] O=count_6_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[6] I1=count_TMR_1[6] I2=count_TMR_2[6] O=count_6_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[6] I1=count_TMR_1[6] I2=count_TMR_2[6] O=count_6_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[7] I1=count_TMR_1[7] I2=count_TMR_2[7] O=count_7_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[7] I1=count_TMR_1[7] I2=count_TMR_2[7] O=count_7_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[7] I1=count_TMR_1[7] I2=count_TMR_2[7] O=count_7_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[8] I1=count_TMR_1[8] I2=count_TMR_2[8] O=count_8_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[8] I1=count_TMR_1[8] I2=count_TMR_2[8] O=count_8_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[8] I1=count_TMR_1[8] I2=count_TMR_2[8] O=count_8_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[9] I1=count_TMR_1[9] I2=count_TMR_2[9] O=count_9_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[9] I1=count_TMR_1[9] I2=count_TMR_2[9] O=count_9_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[9] I1=count_TMR_1[9] I2=count_TMR_2[9] O=count_9_VOTER_wire_TMR_2
.names reset_TMR_0 \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[5]
1 1
.names reset_TMR_1 \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[5]
1 1
.names reset_TMR_2 \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[5]
1 1
.names count_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[1]
1 1
.names count_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[1]
1 1
.names count_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[1]
1 1
.names count_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[2]
1 1
.names count_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[2]
1 1
.names count_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[2]
1 1
.names count_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[3]
1 1
.names count_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[3]
1 1
.names count_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[3]
1 1
.names count_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[4]
1 1
.names count_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[4]
1 1
.names count_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[4]
1 1
.names count_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[5]
1 1
.names count_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[5]
1 1
.names count_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[5]
1 1
.names count_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[6]
1 1
.names count_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[6]
1 1
.names count_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[6]
1 1
.names count_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[7]
1 1
.names count_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[7]
1 1
.names count_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[7]
1 1
.names count_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[8]
1 1
.names count_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[8]
1 1
.names count_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[8]
1 1
.names count_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[9]
1 1
.names count_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[9]
1 1
.names count_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[9]
1 1
.names count_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[10]
1 1
.names count_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[10]
1 1
.names count_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[10]
1 1
.names count_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[11]
1 1
.names count_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[11]
1 1
.names count_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[11]
1 1
.names count_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[12]
1 1
.names count_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[12]
1 1
.names count_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[12]
1 1
.names count_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[13]
1 1
.names count_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[13]
1 1
.names count_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[13]
1 1
.names count_TMR_0[14] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[14]
1 1
.names count_TMR_1[14] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[14]
1 1
.names count_TMR_2[14] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[14]
1 1
.names count_TMR_0[15] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[15]
1 1
.names count_TMR_1[15] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[15]
1 1
.names count_TMR_2[15] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[15]
1 1
.names count_TMR_0[16] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[16]
1 1
.names count_TMR_1[16] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[16]
1 1
.names count_TMR_2[16] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[16]
1 1
.names count_TMR_0[17] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[17]
1 1
.names count_TMR_1[17] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[17]
1 1
.names count_TMR_2[17] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[17]
1 1
.names count_TMR_0[18] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[18]
1 1
.names count_TMR_1[18] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[18]
1 1
.names count_TMR_2[18] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[18]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[14]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[14]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[14]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[15]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[15]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[15]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[16]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[16]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[16]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[17]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[17]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[17]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[18]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[18]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[18]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[14]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[14]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[14]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[15]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[15]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[15]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[16]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[16]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[16]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[17]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[17]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[17]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[18]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[18]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[18]
1 1
.end

.model debounce
.inputs clk_TMR_0 clk_TMR_1 reset_TMR_0 reset_TMR_1 reset_TMR_2 clk_TMR_2 noisy_TMR_0 noisy_TMR_1 noisy_TMR_2
.outputs debounced_TMR_0 debounced_TMR_1 debounced_TMR_2
.names $false
.names $true
1
.names $undef
.subckt LUT5 I0=timerDone_TMR_0 I1=cs_2_VOTER_wire_TMR_0 I2=cs_0_VOTER_wire_TMR_0 I3=reset_TMR_0 I4=noisy_TMR_0 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_0
.subckt LUT5 I0=timerDone_TMR_1 I1=cs_2_VOTER_wire_TMR_1 I2=cs_0_VOTER_wire_TMR_1 I3=reset_TMR_1 I4=noisy_TMR_1 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_1
.subckt LUT5 I0=timerDone_TMR_2 I1=cs_2_VOTER_wire_TMR_2 I2=cs_0_VOTER_wire_TMR_2 I3=reset_TMR_2 I4=noisy_TMR_2 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_2
.subckt LUT5 I0=timerDone_TMR_0 I1=cs_3_VOTER_wire_TMR_0 I2=cs_1_VOTER_wire_TMR_0 I3=reset_TMR_0 I4=noisy_TMR_0 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_0
.subckt LUT5 I0=timerDone_TMR_1 I1=cs_3_VOTER_wire_TMR_1 I2=cs_1_VOTER_wire_TMR_1 I3=reset_TMR_1 I4=noisy_TMR_1 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_1
.subckt LUT5 I0=timerDone_TMR_2 I1=cs_3_VOTER_wire_TMR_2 I2=cs_1_VOTER_wire_TMR_2 I3=reset_TMR_2 I4=noisy_TMR_2 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_2
.subckt LUT6 I0=cs_2_VOTER_wire_TMR_0 I1=timerDone_TMR_0 I2=cs_3_VOTER_wire_TMR_0 I3=cs_1_VOTER_wire_TMR_0 I4=reset_TMR_0 I5=noisy_TMR_0 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_0
.subckt LUT6 I0=cs_2_VOTER_wire_TMR_1 I1=timerDone_TMR_1 I2=cs_3_VOTER_wire_TMR_1 I3=cs_1_VOTER_wire_TMR_1 I4=reset_TMR_1 I5=noisy_TMR_1 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_1
.subckt LUT6 I0=cs_2_VOTER_wire_TMR_2 I1=timerDone_TMR_2 I2=cs_3_VOTER_wire_TMR_2 I3=cs_1_VOTER_wire_TMR_2 I4=reset_TMR_2 I5=noisy_TMR_2 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_2
.subckt LUT6 I0=timerDone_TMR_0 I1=cs_3_VOTER_wire_TMR_0 I2=noisy_TMR_0 I3=cs_0_VOTER_wire_TMR_0 I4=cs_2_VOTER_wire_TMR_0 I5=reset_TMR_0 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_0
.subckt LUT6 I0=timerDone_TMR_1 I1=cs_3_VOTER_wire_TMR_1 I2=noisy_TMR_1 I3=cs_0_VOTER_wire_TMR_1 I4=cs_2_VOTER_wire_TMR_1 I5=reset_TMR_1 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_1
.subckt LUT6 I0=timerDone_TMR_2 I1=cs_3_VOTER_wire_TMR_2 I2=noisy_TMR_2 I3=cs_0_VOTER_wire_TMR_2 I4=cs_2_VOTER_wire_TMR_2 I5=reset_TMR_2 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_2
.subckt LUT3 I0=cs_2_VOTER_wire_TMR_0 I1=cs_3_VOTER_wire_TMR_0 I2=reset_TMR_0 O=clrTimer_TMR_0
.subckt LUT3 I0=cs_2_VOTER_wire_TMR_1 I1=cs_3_VOTER_wire_TMR_1 I2=reset_TMR_1 O=clrTimer_TMR_1
.subckt LUT3 I0=cs_2_VOTER_wire_TMR_2 I1=cs_3_VOTER_wire_TMR_2 I2=reset_TMR_2 O=clrTimer_TMR_2
.subckt LUT3 I0=cs_3_VOTER_wire_TMR_0 I1=cs_1_VOTER_wire_TMR_0 I2=reset_TMR_0 O=debounced_TMR_0
.subckt LUT3 I0=cs_3_VOTER_wire_TMR_1 I1=cs_1_VOTER_wire_TMR_1 I2=reset_TMR_1 O=debounced_TMR_1
.subckt LUT3 I0=cs_3_VOTER_wire_TMR_2 I1=cs_1_VOTER_wire_TMR_2 I2=reset_TMR_2 O=debounced_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_0 Q=cs_TMR_0[0] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_1 Q=cs_TMR_1[0] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_2 Q=cs_TMR_2[0] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_0 Q=cs_TMR_0[1] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_1 Q=cs_TMR_1[1] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_2 Q=cs_TMR_2[1] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_0 Q=cs_TMR_0[2] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_1 Q=cs_TMR_1[2] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_2 Q=cs_TMR_2[2] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_0 Q=cs_TMR_0[3] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_1 Q=cs_TMR_1[3] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_2 Q=cs_TMR_2[3] R=$false
.subckt LUT3 I0=cs_TMR_0[0] I1=cs_TMR_1[0] I2=cs_TMR_2[0] O=cs_0_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[0] I1=cs_TMR_1[0] I2=cs_TMR_2[0] O=cs_0_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[0] I1=cs_TMR_1[0] I2=cs_TMR_2[0] O=cs_0_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[1] I1=cs_TMR_1[1] I2=cs_TMR_2[1] O=cs_1_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[1] I1=cs_TMR_1[1] I2=cs_TMR_2[1] O=cs_1_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[1] I1=cs_TMR_1[1] I2=cs_TMR_2[1] O=cs_1_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[2] I1=cs_TMR_1[2] I2=cs_TMR_2[2] O=cs_2_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[2] I1=cs_TMR_1[2] I2=cs_TMR_2[2] O=cs_2_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[2] I1=cs_TMR_1[2] I2=cs_TMR_2[2] O=cs_2_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[3] I1=cs_TMR_1[3] I2=cs_TMR_2[3] O=cs_3_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[3] I1=cs_TMR_1[3] I2=cs_TMR_2[3] O=cs_3_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[3] I1=cs_TMR_1[3] I2=cs_TMR_2[3] O=cs_3_VOTER_wire_TMR_2
.subckt $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter clk=clk_TMR_0 count_TMR_0[0]=count_TMR_0[0] count_TMR_0[1]=count_TMR_0[1] count_TMR_0[2]=count_TMR_0[2] count_TMR_0[3]=count_TMR_0[3] count_TMR_0[4]=count_TMR_0[4] count_TMR_0[5]=count_TMR_0[5] count_TMR_0[6]=count_TMR_0[6] count_TMR_0[7]=count_TMR_0[7] count_TMR_0[8]=count_TMR_0[8] count_TMR_0[9]=count_TMR_0[9] count_TMR_0[10]=count_TMR_0[10] count_TMR_0[11]=count_TMR_0[11] count_TMR_0[12]=count_TMR_0[12] count_TMR_0[13]=count_TMR_0[13] count_TMR_0[14]=count_TMR_0[14] count_TMR_0[15]=count_TMR_0[15] count_TMR_0[16]=count_TMR_0[16] count_TMR_0[17]=count_TMR_0[17] count_TMR_0[18]=count_TMR_0[18] count_TMR_1[0]=count_TMR_1[0] count_TMR_1[1]=count_TMR_1[1] count_TMR_1[2]=count_TMR_1[2] count_TMR_1[3]=count_TMR_1[3] count_TMR_1[4]=count_TMR_1[4] count_TMR_1[5]=count_TMR_1[5] count_TMR_1[6]=count_TMR_1[6] count_TMR_1[7]=count_TMR_1[7] count_TMR_1[8]=count_TMR_1[8] count_TMR_1[9]=count_TMR_1[9] count_TMR_1[10]=count_TMR_1[10] count_TMR_1[11]=count_TMR_1[11] count_TMR_1[12]=count_TMR_1[12] count_TMR_1[13]=count_TMR_1[13] count_TMR_1[14]=count_TMR_1[14] count_TMR_1[15]=count_TMR_1[15] count_TMR_1[16]=count_TMR_1[16] count_TMR_1[17]=count_TMR_1[17] count_TMR_1[18]=count_TMR_1[18] count_TMR_2[0]=count_TMR_2[0] count_TMR_2[1]=count_TMR_2[1] count_TMR_2[2]=count_TMR_2[2] count_TMR_2[3]=count_TMR_2[3] count_TMR_2[4]=count_TMR_2[4] count_TMR_2[5]=count_TMR_2[5] count_TMR_2[6]=count_TMR_2[6] count_TMR_2[7]=count_TMR_2[7] count_TMR_2[8]=count_TMR_2[8] count_TMR_2[9]=count_TMR_2[9] count_TMR_2[10]=count_TMR_2[10] count_TMR_2[11]=count_TMR_2[11] count_TMR_2[12]=count_TMR_2[12] count_TMR_2[13]=count_TMR_2[13] count_TMR_2[14]=count_TMR_2[14] count_TMR_2[15]=count_TMR_2[15] count_TMR_2[16]=count_TMR_2[16] count_TMR_2[17]=count_TMR_2[17] count_TMR_2[18]=count_TMR_2[18] increment=$true reset_TMR_0=clrTimer_TMR_0 reset_TMR_1=clrTimer_TMR_1 reset_TMR_2=clrTimer_TMR_2 rolling_over_TMR_0=timerDone_TMR_0 rolling_over_TMR_1=timerDone_TMR_1 rolling_over_TMR_2=timerDone_TMR_2
.end

.model tx
.inputs clk_TMR_0 clk_TMR_1 clk_TMR_2 Din_TMR_0[0] Din_TMR_0[1] Din_TMR_0[2] Din_TMR_0[3] Din_TMR_0[4] Din_TMR_0[5] Din_TMR_0[6] Din_TMR_0[7] Din_TMR_1[0] Din_TMR_1[1] Din_TMR_1[2] Din_TMR_1[3] Din_TMR_1[4] Din_TMR_1[5] Din_TMR_1[6] Din_TMR_1[7] Send Reset_TMR_0 Reset_TMR_1 Reset_TMR_2 Din_TMR_2[0] Din_TMR_2[1] Din_TMR_2[2] Din_TMR_2[3] Din_TMR_2[4] Din_TMR_2[5] Din_TMR_2[6] Din_TMR_2[7]
.outputs Sout_TMR_0 Sout_TMR_1 Sout_TMR_2 Sent_TMR_0 Sent_TMR_1 Sent_TMR_2
.names $false
.names $true
1
.names $undef
.subckt LUT6 I0=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[0] I1=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[1] I2=cs_1_VOTER_wire_TMR_0 I3=cs_4_VOTER_wire_TMR_0 I4=Send I5=Reset_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_0
.subckt LUT6 I0=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[0] I1=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[1] I2=cs_1_VOTER_wire_TMR_1 I3=cs_4_VOTER_wire_TMR_1 I4=Send I5=Reset_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_1
.subckt LUT6 I0=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[0] I1=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[1] I2=cs_1_VOTER_wire_TMR_2 I3=cs_4_VOTER_wire_TMR_2 I4=Send I5=Reset_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_2
.subckt LUT6 I0=count_8_VOTER_wire_TMR_0 I1=count_9_VOTER_wire_TMR_0 I2=count_11_VOTER_wire_TMR_0 I3=count_13_VOTER_wire_TMR_0 I4=count_10_VOTER_wire_TMR_0 I5=count_6_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.subckt LUT6 I0=count_8_VOTER_wire_TMR_1 I1=count_9_VOTER_wire_TMR_1 I2=count_11_VOTER_wire_TMR_1 I3=count_13_VOTER_wire_TMR_1 I4=count_10_VOTER_wire_TMR_1 I5=count_6_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.subckt LUT6 I0=count_8_VOTER_wire_TMR_2 I1=count_9_VOTER_wire_TMR_2 I2=count_11_VOTER_wire_TMR_2 I3=count_13_VOTER_wire_TMR_2 I4=count_10_VOTER_wire_TMR_2 I5=count_6_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[0] S=count_12_VOTER_wire_TMR_0
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[0] S=count_12_VOTER_wire_TMR_1
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[0] S=count_12_VOTER_wire_TMR_2
.subckt LUT6 I0=count_0_VOTER_wire_TMR_0 I1=count_1_VOTER_wire_TMR_0 I2=count_2_VOTER_wire_TMR_0 I3=count_5_VOTER_wire_TMR_0 I4=count_7_VOTER_wire_TMR_0 I5=count_3_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.subckt LUT6 I0=count_0_VOTER_wire_TMR_1 I1=count_1_VOTER_wire_TMR_1 I2=count_2_VOTER_wire_TMR_1 I3=count_5_VOTER_wire_TMR_1 I4=count_7_VOTER_wire_TMR_1 I5=count_3_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.subckt LUT6 I0=count_0_VOTER_wire_TMR_2 I1=count_1_VOTER_wire_TMR_2 I2=count_2_VOTER_wire_TMR_2 I3=count_5_VOTER_wire_TMR_2 I4=count_7_VOTER_wire_TMR_2 I5=count_3_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[1] S=count_4_VOTER_wire_TMR_0
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[1] S=count_4_VOTER_wire_TMR_1
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[1] S=count_4_VOTER_wire_TMR_2
.subckt LUT6 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[1] I1=cs_2_VOTER_wire_TMR_0 I2=cs_5_VOTER_wire_TMR_0 I3=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[0] I4=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[1] I5=Reset_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_0
.subckt LUT6 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[1] I1=cs_2_VOTER_wire_TMR_1 I2=cs_5_VOTER_wire_TMR_1 I3=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[0] I4=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[1] I5=Reset_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_1
.subckt LUT6 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[1] I1=cs_2_VOTER_wire_TMR_2 I2=cs_5_VOTER_wire_TMR_2 I3=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[0] I4=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[1] I5=Reset_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_2
.subckt LUT4 I0=bitCount_3_VOTER_wire_TMR_0 I1=bitCount_0_VOTER_wire_TMR_0 I2=bitCount_2_VOTER_wire_TMR_0 I3=bitCount_1_VOTER_wire_TMR_0 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[1]
.subckt LUT4 I0=bitCount_3_VOTER_wire_TMR_1 I1=bitCount_0_VOTER_wire_TMR_1 I2=bitCount_2_VOTER_wire_TMR_1 I3=bitCount_1_VOTER_wire_TMR_1 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[1]
.subckt LUT4 I0=bitCount_3_VOTER_wire_TMR_2 I1=bitCount_0_VOTER_wire_TMR_2 I2=bitCount_2_VOTER_wire_TMR_2 I3=bitCount_1_VOTER_wire_TMR_2 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[1]
.subckt LUT4 I0=cs_0_VOTER_wire_TMR_0 I1=cs_4_VOTER_wire_TMR_0 I2=Send I3=Reset_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_0
.subckt LUT4 I0=cs_0_VOTER_wire_TMR_1 I1=cs_4_VOTER_wire_TMR_1 I2=Send I3=Reset_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_1
.subckt LUT4 I0=cs_0_VOTER_wire_TMR_2 I1=cs_4_VOTER_wire_TMR_2 I2=Send I3=Reset_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_2
.subckt LUT5 I0=cs_5_VOTER_wire_TMR_0 I1=cs_1_VOTER_wire_TMR_0 I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] I4=Reset_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_0
.subckt LUT5 I0=cs_5_VOTER_wire_TMR_1 I1=cs_1_VOTER_wire_TMR_1 I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] I4=Reset_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_1
.subckt LUT5 I0=cs_5_VOTER_wire_TMR_2 I1=cs_1_VOTER_wire_TMR_2 I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] I4=Reset_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_2
.subckt MUXF7 I0=$false I1=$false O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 S=count_4_VOTER_wire_TMR_0
.subckt MUXF7 I0=$false I1=$false O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 S=count_4_VOTER_wire_TMR_1
.subckt MUXF7 I0=$false I1=$false O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 S=count_4_VOTER_wire_TMR_2
.subckt LUT6 I0=count_0_VOTER_wire_TMR_0 I1=count_5_VOTER_wire_TMR_0 I2=count_8_VOTER_wire_TMR_0 I3=count_9_VOTER_wire_TMR_0 I4=count_10_VOTER_wire_TMR_0 I5=count_3_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.subckt LUT6 I0=count_0_VOTER_wire_TMR_1 I1=count_5_VOTER_wire_TMR_1 I2=count_8_VOTER_wire_TMR_1 I3=count_9_VOTER_wire_TMR_1 I4=count_10_VOTER_wire_TMR_1 I5=count_3_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.subckt LUT6 I0=count_0_VOTER_wire_TMR_2 I1=count_5_VOTER_wire_TMR_2 I2=count_8_VOTER_wire_TMR_2 I3=count_9_VOTER_wire_TMR_2 I4=count_10_VOTER_wire_TMR_2 I5=count_3_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 S=count_4_VOTER_wire_TMR_0
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 S=count_4_VOTER_wire_TMR_1
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 S=count_4_VOTER_wire_TMR_2
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] S=count_12_VOTER_wire_TMR_0
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] S=count_12_VOTER_wire_TMR_1
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] S=count_12_VOTER_wire_TMR_2
.subckt LUT6 I0=count_1_VOTER_wire_TMR_0 I1=count_2_VOTER_wire_TMR_0 I2=count_7_VOTER_wire_TMR_0 I3=count_11_VOTER_wire_TMR_0 I4=count_13_VOTER_wire_TMR_0 I5=count_6_VOTER_wire_TMR_0 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3]
.subckt LUT6 I0=count_1_VOTER_wire_TMR_1 I1=count_2_VOTER_wire_TMR_1 I2=count_7_VOTER_wire_TMR_1 I3=count_11_VOTER_wire_TMR_1 I4=count_13_VOTER_wire_TMR_1 I5=count_6_VOTER_wire_TMR_1 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3]
.subckt LUT6 I0=count_1_VOTER_wire_TMR_2 I1=count_2_VOTER_wire_TMR_2 I2=count_7_VOTER_wire_TMR_2 I3=count_11_VOTER_wire_TMR_2 I4=count_13_VOTER_wire_TMR_2 I5=count_6_VOTER_wire_TMR_2 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3]
.subckt LUT5 I0=startBit_TMR_0 I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] I4=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[7] O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_0
.subckt LUT5 I0=startBit_TMR_1 I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] I4=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[7] O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_1
.subckt LUT5 I0=startBit_TMR_2 I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] I4=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[7] O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_2
.subckt LUT2 I0=Reset_TMR_0 I1=cs_2_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[7]
.subckt LUT2 I0=Reset_TMR_1 I1=cs_2_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[7]
.subckt LUT2 I0=Reset_TMR_2 I1=cs_2_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[7]
.subckt LUT2 I0=Reset_TMR_0 I1=cs_3_VOTER_wire_TMR_0 O=startBit_TMR_0
.subckt LUT2 I0=Reset_TMR_1 I1=cs_3_VOTER_wire_TMR_1 O=startBit_TMR_1
.subckt LUT2 I0=Reset_TMR_2 I1=cs_3_VOTER_wire_TMR_2 O=startBit_TMR_2
.subckt LUT5 I0=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[2] I1=Send I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] I4=startBit_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_0
.subckt LUT5 I0=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[2] I1=Send I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] I4=startBit_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_1
.subckt LUT5 I0=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[2] I1=Send I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] I4=startBit_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_2
.subckt LUT2 I0=Reset_TMR_0 I1=cs_0_VOTER_wire_TMR_0 O=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[2]
.subckt LUT2 I0=Reset_TMR_1 I1=cs_0_VOTER_wire_TMR_1 O=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[2]
.subckt LUT2 I0=Reset_TMR_2 I1=cs_0_VOTER_wire_TMR_2 O=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[2]
.subckt LUT3 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] I2=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[2] O=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt LUT3 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] I2=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[2] O=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt LUT3 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] I2=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[2] O=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt LUT6 I0=Reset_TMR_0 I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[3] I4=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[4] I5=cs_3_VOTER_wire_TMR_0 O=clrBit_TMR_0
.subckt LUT6 I0=Reset_TMR_1 I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[3] I4=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[4] I5=cs_3_VOTER_wire_TMR_1 O=clrBit_TMR_1
.subckt LUT6 I0=Reset_TMR_2 I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[3] I4=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[4] I5=cs_3_VOTER_wire_TMR_2 O=clrBit_TMR_2
.subckt LUT6 I0=count_0_VOTER_wire_TMR_0 I1=count_1_VOTER_wire_TMR_0 I2=count_2_VOTER_wire_TMR_0 I3=count_5_VOTER_wire_TMR_0 I4=count_10_VOTER_wire_TMR_0 I5=count_3_VOTER_wire_TMR_0 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[4]
.subckt LUT6 I0=count_0_VOTER_wire_TMR_1 I1=count_1_VOTER_wire_TMR_1 I2=count_2_VOTER_wire_TMR_1 I3=count_5_VOTER_wire_TMR_1 I4=count_10_VOTER_wire_TMR_1 I5=count_3_VOTER_wire_TMR_1 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[4]
.subckt LUT6 I0=count_0_VOTER_wire_TMR_2 I1=count_1_VOTER_wire_TMR_2 I2=count_2_VOTER_wire_TMR_2 I3=count_5_VOTER_wire_TMR_2 I4=count_10_VOTER_wire_TMR_2 I5=count_3_VOTER_wire_TMR_2 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[4]
.subckt LUT2 I0=count_13_VOTER_wire_TMR_0 I1=count_4_VOTER_wire_TMR_0 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[1]
.subckt LUT2 I0=count_13_VOTER_wire_TMR_1 I1=count_4_VOTER_wire_TMR_1 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[1]
.subckt LUT2 I0=count_13_VOTER_wire_TMR_2 I1=count_4_VOTER_wire_TMR_2 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[1]
.subckt LUT2 I0=count_6_VOTER_wire_TMR_0 I1=count_12_VOTER_wire_TMR_0 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[2]
.subckt LUT2 I0=count_6_VOTER_wire_TMR_1 I1=count_12_VOTER_wire_TMR_1 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[2]
.subckt LUT2 I0=count_6_VOTER_wire_TMR_2 I1=count_12_VOTER_wire_TMR_2 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[2]
.subckt LUT4 I0=count_7_VOTER_wire_TMR_0 I1=count_8_VOTER_wire_TMR_0 I2=count_9_VOTER_wire_TMR_0 I3=count_11_VOTER_wire_TMR_0 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[3]
.subckt LUT4 I0=count_7_VOTER_wire_TMR_1 I1=count_8_VOTER_wire_TMR_1 I2=count_9_VOTER_wire_TMR_1 I3=count_11_VOTER_wire_TMR_1 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[3]
.subckt LUT4 I0=count_7_VOTER_wire_TMR_2 I1=count_8_VOTER_wire_TMR_2 I2=count_9_VOTER_wire_TMR_2 I3=count_11_VOTER_wire_TMR_2 O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[3]
.subckt LUT5 I0=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[4] I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[3] I4=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[4] O=incBit_TMR_0
.subckt LUT5 I0=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[4] I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[3] I4=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[4] O=incBit_TMR_1
.subckt LUT5 I0=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[4] I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[3] I4=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[4] O=incBit_TMR_2
.subckt LUT6 I0=bitCount_3_VOTER_wire_TMR_0 I1=bitCount_0_VOTER_wire_TMR_0 I2=bitCount_2_VOTER_wire_TMR_0 I3=bitCount_1_VOTER_wire_TMR_0 I4=cs_2_VOTER_wire_TMR_0 I5=Reset_TMR_0 O=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[4]
.subckt LUT6 I0=bitCount_3_VOTER_wire_TMR_1 I1=bitCount_0_VOTER_wire_TMR_1 I2=bitCount_2_VOTER_wire_TMR_1 I3=bitCount_1_VOTER_wire_TMR_1 I4=cs_2_VOTER_wire_TMR_1 I5=Reset_TMR_1 O=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[4]
.subckt LUT6 I0=bitCount_3_VOTER_wire_TMR_2 I1=bitCount_0_VOTER_wire_TMR_2 I2=bitCount_2_VOTER_wire_TMR_2 I3=bitCount_1_VOTER_wire_TMR_2 I4=cs_2_VOTER_wire_TMR_2 I5=Reset_TMR_2 O=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[4]
.subckt LUT2 I0=Reset_TMR_0 I1=cs_4_VOTER_wire_TMR_0 O=Sent_TMR_0
.subckt LUT2 I0=Reset_TMR_1 I1=cs_4_VOTER_wire_TMR_1 O=Sent_TMR_1
.subckt LUT2 I0=Reset_TMR_2 I1=cs_4_VOTER_wire_TMR_2 O=Sent_TMR_2
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[3] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[4] I2=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[3] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[4] I2=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[3] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[4] I2=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.subckt MUXF7 I0=$true I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[6]
.subckt MUXF7 I0=$true I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[6]
.subckt MUXF7 I0=$true I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[6]
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[1] I2=bitCount_1_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[1] I2=bitCount_1_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[1] I2=bitCount_1_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[1] I2=bitCount_1_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[1] I2=bitCount_1_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[1] I2=bitCount_1_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.subckt MUXF7 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[6]
.subckt MUXF7 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[6]
.subckt MUXF7 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[6]
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3250$procmux$1925_Y_TMR_0 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[7]
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3250$procmux$1925_Y_TMR_1 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[7]
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3250$procmux$1925_Y_TMR_2 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[7]
.subckt LUT2 I0=Din_TMR_0[0] I1=Din_TMR_0[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[3]
.subckt LUT2 I0=Din_TMR_1[0] I1=Din_TMR_1[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[3]
.subckt LUT2 I0=Din_TMR_2[0] I1=Din_TMR_2[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[3]
.subckt LUT2 I0=Din_TMR_0[6] I1=Din_TMR_0[7] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[4]
.subckt LUT2 I0=Din_TMR_1[6] I1=Din_TMR_1[7] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[4]
.subckt LUT2 I0=Din_TMR_2[6] I1=Din_TMR_2[7] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[4]
.subckt LUT4 I0=Din_TMR_0[2] I1=Din_TMR_0[3] I2=Din_TMR_0[4] I3=Din_TMR_0[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[5]
.subckt LUT4 I0=Din_TMR_1[2] I1=Din_TMR_1[3] I2=Din_TMR_1[4] I3=Din_TMR_1[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[5]
.subckt LUT4 I0=Din_TMR_2[2] I1=Din_TMR_2[3] I2=Din_TMR_2[4] I3=Din_TMR_2[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[5]
.subckt LUT2 I0=Reset_TMR_0 I1=cs_5_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[6]
.subckt LUT2 I0=Reset_TMR_1 I1=cs_5_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[6]
.subckt LUT2 I0=Reset_TMR_2 I1=cs_5_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[6]
.subckt LUT6 I0=Din_TMR_0[6] I1=Din_TMR_0[2] I2=Din_TMR_0[7] I3=Din_TMR_0[3] I4=bitCount_0_VOTER_wire_TMR_0 I5=bitCount_2_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[1]
.subckt LUT6 I0=Din_TMR_1[6] I1=Din_TMR_1[2] I2=Din_TMR_1[7] I3=Din_TMR_1[3] I4=bitCount_0_VOTER_wire_TMR_1 I5=bitCount_2_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[1]
.subckt LUT6 I0=Din_TMR_2[6] I1=Din_TMR_2[2] I2=Din_TMR_2[7] I3=Din_TMR_2[3] I4=bitCount_0_VOTER_wire_TMR_2 I5=bitCount_2_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[1]
.subckt LUT6 I0=Din_TMR_0[4] I1=Din_TMR_0[0] I2=Din_TMR_0[5] I3=Din_TMR_0[1] I4=bitCount_0_VOTER_wire_TMR_0 I5=bitCount_2_VOTER_wire_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[0]
.subckt LUT6 I0=Din_TMR_1[4] I1=Din_TMR_1[0] I2=Din_TMR_1[5] I3=Din_TMR_1[1] I4=bitCount_0_VOTER_wire_TMR_1 I5=bitCount_2_VOTER_wire_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[0]
.subckt LUT6 I0=Din_TMR_2[4] I1=Din_TMR_2[0] I2=Din_TMR_2[5] I3=Din_TMR_2[1] I4=bitCount_0_VOTER_wire_TMR_2 I5=bitCount_2_VOTER_wire_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[0]
.subckt INV I=bitCount_0_VOTER_wire_TMR_0 O=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[0]
.subckt INV I=bitCount_0_VOTER_wire_TMR_1 O=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[0]
.subckt INV I=bitCount_0_VOTER_wire_TMR_2 O=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[0]
.subckt INV I=count_0_VOTER_wire_TMR_0 O=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[0]
.subckt INV I=count_0_VOTER_wire_TMR_1 O=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[0]
.subckt INV I=count_0_VOTER_wire_TMR_2 O=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[0]
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[0] S[1]=count_1_VOTER_wire_TMR_0 S[2]=count_2_VOTER_wire_TMR_0 S[3]=count_3_VOTER_wire_TMR_0
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[0] S[1]=count_1_VOTER_wire_TMR_1 S[2]=count_2_VOTER_wire_TMR_1 S[3]=count_3_VOTER_wire_TMR_1
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[0] S[1]=count_1_VOTER_wire_TMR_2 S[2]=count_2_VOTER_wire_TMR_2 S[3]=count_3_VOTER_wire_TMR_2
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[7] S[0]=count_4_VOTER_wire_TMR_0 S[1]=count_5_VOTER_wire_TMR_0 S[2]=count_6_VOTER_wire_TMR_0 S[3]=count_7_VOTER_wire_TMR_0
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[7] S[0]=count_4_VOTER_wire_TMR_1 S[1]=count_5_VOTER_wire_TMR_1 S[2]=count_6_VOTER_wire_TMR_1 S[3]=count_7_VOTER_wire_TMR_1
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[7] S[0]=count_4_VOTER_wire_TMR_2 S[1]=count_5_VOTER_wire_TMR_2 S[2]=count_6_VOTER_wire_TMR_2 S[3]=count_7_VOTER_wire_TMR_2
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[11] S[0]=count_8_VOTER_wire_TMR_0 S[1]=count_9_VOTER_wire_TMR_0 S[2]=count_10_VOTER_wire_TMR_0 S[3]=count_11_VOTER_wire_TMR_0
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[11] S[0]=count_8_VOTER_wire_TMR_1 S[1]=count_9_VOTER_wire_TMR_1 S[2]=count_10_VOTER_wire_TMR_1 S[3]=count_11_VOTER_wire_TMR_1
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[11] S[0]=count_8_VOTER_wire_TMR_2 S[1]=count_9_VOTER_wire_TMR_2 S[2]=count_10_VOTER_wire_TMR_2 S[3]=count_11_VOTER_wire_TMR_2
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[15] S[0]=count_12_VOTER_wire_TMR_0 S[1]=count_13_VOTER_wire_TMR_0
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[15] S[0]=count_12_VOTER_wire_TMR_1 S[1]=count_13_VOTER_wire_TMR_1
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[15] S[0]=count_12_VOTER_wire_TMR_2 S[1]=count_13_VOTER_wire_TMR_2
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[0] S[1]=bitCount_1_VOTER_wire_TMR_0 S[2]=bitCount_2_VOTER_wire_TMR_0 S[3]=bitCount_3_VOTER_wire_TMR_0
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[0] S[1]=bitCount_1_VOTER_wire_TMR_1 S[2]=bitCount_2_VOTER_wire_TMR_1 S[3]=bitCount_3_VOTER_wire_TMR_1
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[0] S[1]=bitCount_1_VOTER_wire_TMR_2 S[2]=bitCount_2_VOTER_wire_TMR_2 S[3]=bitCount_3_VOTER_wire_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_0 Q=cs_TMR_0[0] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_1 Q=cs_TMR_1[0] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_2 Q=cs_TMR_2[0] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_0 Q=cs_TMR_0[1] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_1 Q=cs_TMR_1[1] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_2 Q=cs_TMR_2[1] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_0 Q=cs_TMR_0[2] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_1 Q=cs_TMR_1[2] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_2 Q=cs_TMR_2[2] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_0 Q=cs_TMR_0[3] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_1 Q=cs_TMR_1[3] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_2 Q=cs_TMR_2[3] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_0 Q=cs_TMR_0[4] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_1 Q=cs_TMR_1[4] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_2 Q=cs_TMR_2[4] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_0 Q=cs_TMR_0[5] R=$false
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_1 Q=cs_TMR_1[5] R=$false
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_2 Q=cs_TMR_2[5] R=$false
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[0] Q=count_TMR_0[0] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[0] Q=count_TMR_1[0] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[0] Q=count_TMR_2[0] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[1] Q=count_TMR_0[1] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[1] Q=count_TMR_1[1] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[1] Q=count_TMR_2[1] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[2] Q=count_TMR_0[2] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[2] Q=count_TMR_1[2] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[2] Q=count_TMR_2[2] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[3] Q=count_TMR_0[3] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[3] Q=count_TMR_1[3] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[3] Q=count_TMR_2[3] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[4] Q=count_TMR_0[4] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[4] Q=count_TMR_1[4] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[4] Q=count_TMR_2[4] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[5] Q=count_TMR_0[5] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[5] Q=count_TMR_1[5] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[5] Q=count_TMR_2[5] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[6] Q=count_TMR_0[6] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[6] Q=count_TMR_1[6] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[6] Q=count_TMR_2[6] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[7] Q=count_TMR_0[7] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[7] Q=count_TMR_1[7] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[7] Q=count_TMR_2[7] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[8] Q=count_TMR_0[8] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[8] Q=count_TMR_1[8] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[8] Q=count_TMR_2[8] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[9] Q=count_TMR_0[9] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[9] Q=count_TMR_1[9] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[9] Q=count_TMR_2[9] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[10] Q=count_TMR_0[10] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[10] Q=count_TMR_1[10] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[10] Q=count_TMR_2[10] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[11] Q=count_TMR_0[11] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[11] Q=count_TMR_1[11] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[11] Q=count_TMR_2[11] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[12] Q=count_TMR_0[12] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[12] Q=count_TMR_1[12] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[12] Q=count_TMR_2[12] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[13] Q=count_TMR_0[13] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[13] Q=count_TMR_1[13] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[13] Q=count_TMR_2[13] R=\$abc$3250$logic_or$yosys_help_test/uart/tx.sv:31$6_Y_TMR_2
.subckt FDRE C=clk_TMR_0 CE=incBit_TMR_0 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[0] Q=bitCount_TMR_0[0] R=clrBit_TMR_0
.subckt FDRE C=clk_TMR_1 CE=incBit_TMR_1 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[0] Q=bitCount_TMR_1[0] R=clrBit_TMR_1
.subckt FDRE C=clk_TMR_2 CE=incBit_TMR_2 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[0] Q=bitCount_TMR_2[0] R=clrBit_TMR_2
.subckt FDRE C=clk_TMR_0 CE=incBit_TMR_0 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[1] Q=bitCount_TMR_0[1] R=clrBit_TMR_0
.subckt FDRE C=clk_TMR_1 CE=incBit_TMR_1 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[1] Q=bitCount_TMR_1[1] R=clrBit_TMR_1
.subckt FDRE C=clk_TMR_2 CE=incBit_TMR_2 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[1] Q=bitCount_TMR_2[1] R=clrBit_TMR_2
.subckt FDRE C=clk_TMR_0 CE=incBit_TMR_0 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[2] Q=bitCount_TMR_0[2] R=clrBit_TMR_0
.subckt FDRE C=clk_TMR_1 CE=incBit_TMR_1 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[2] Q=bitCount_TMR_1[2] R=clrBit_TMR_1
.subckt FDRE C=clk_TMR_2 CE=incBit_TMR_2 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[2] Q=bitCount_TMR_2[2] R=clrBit_TMR_2
.subckt FDRE C=clk_TMR_0 CE=incBit_TMR_0 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[3] Q=bitCount_TMR_0[3] R=clrBit_TMR_0
.subckt FDRE C=clk_TMR_1 CE=incBit_TMR_1 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[3] Q=bitCount_TMR_1[3] R=clrBit_TMR_1
.subckt FDRE C=clk_TMR_2 CE=incBit_TMR_2 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[3] Q=bitCount_TMR_2[3] R=clrBit_TMR_2
.subckt FDRE C=clk_TMR_0 CE=$true D=\$abc$3250$procmux$1925_Y_TMR_0 Q=Sout_TMR_0 R=startBit_TMR_0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$abc$3250$procmux$1925_Y_TMR_1 Q=Sout_TMR_1 R=startBit_TMR_1
.subckt FDRE C=clk_TMR_2 CE=$true D=\$abc$3250$procmux$1925_Y_TMR_2 Q=Sout_TMR_2 R=startBit_TMR_2
.subckt LUT3 I0=bitCount_TMR_0[0] I1=bitCount_TMR_1[0] I2=bitCount_TMR_2[0] O=bitCount_0_VOTER_wire_TMR_0
.subckt LUT3 I0=bitCount_TMR_0[0] I1=bitCount_TMR_1[0] I2=bitCount_TMR_2[0] O=bitCount_0_VOTER_wire_TMR_1
.subckt LUT3 I0=bitCount_TMR_0[0] I1=bitCount_TMR_1[0] I2=bitCount_TMR_2[0] O=bitCount_0_VOTER_wire_TMR_2
.subckt LUT3 I0=bitCount_TMR_0[1] I1=bitCount_TMR_1[1] I2=bitCount_TMR_2[1] O=bitCount_1_VOTER_wire_TMR_0
.subckt LUT3 I0=bitCount_TMR_0[1] I1=bitCount_TMR_1[1] I2=bitCount_TMR_2[1] O=bitCount_1_VOTER_wire_TMR_1
.subckt LUT3 I0=bitCount_TMR_0[1] I1=bitCount_TMR_1[1] I2=bitCount_TMR_2[1] O=bitCount_1_VOTER_wire_TMR_2
.subckt LUT3 I0=bitCount_TMR_0[2] I1=bitCount_TMR_1[2] I2=bitCount_TMR_2[2] O=bitCount_2_VOTER_wire_TMR_0
.subckt LUT3 I0=bitCount_TMR_0[2] I1=bitCount_TMR_1[2] I2=bitCount_TMR_2[2] O=bitCount_2_VOTER_wire_TMR_1
.subckt LUT3 I0=bitCount_TMR_0[2] I1=bitCount_TMR_1[2] I2=bitCount_TMR_2[2] O=bitCount_2_VOTER_wire_TMR_2
.subckt LUT3 I0=bitCount_TMR_0[3] I1=bitCount_TMR_1[3] I2=bitCount_TMR_2[3] O=bitCount_3_VOTER_wire_TMR_0
.subckt LUT3 I0=bitCount_TMR_0[3] I1=bitCount_TMR_1[3] I2=bitCount_TMR_2[3] O=bitCount_3_VOTER_wire_TMR_1
.subckt LUT3 I0=bitCount_TMR_0[3] I1=bitCount_TMR_1[3] I2=bitCount_TMR_2[3] O=bitCount_3_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[0] I1=count_TMR_1[0] I2=count_TMR_2[0] O=count_0_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[0] I1=count_TMR_1[0] I2=count_TMR_2[0] O=count_0_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[0] I1=count_TMR_1[0] I2=count_TMR_2[0] O=count_0_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[10] I1=count_TMR_1[10] I2=count_TMR_2[10] O=count_10_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[10] I1=count_TMR_1[10] I2=count_TMR_2[10] O=count_10_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[10] I1=count_TMR_1[10] I2=count_TMR_2[10] O=count_10_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[11] I1=count_TMR_1[11] I2=count_TMR_2[11] O=count_11_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[11] I1=count_TMR_1[11] I2=count_TMR_2[11] O=count_11_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[11] I1=count_TMR_1[11] I2=count_TMR_2[11] O=count_11_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[12] I1=count_TMR_1[12] I2=count_TMR_2[12] O=count_12_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[12] I1=count_TMR_1[12] I2=count_TMR_2[12] O=count_12_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[12] I1=count_TMR_1[12] I2=count_TMR_2[12] O=count_12_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[13] I1=count_TMR_1[13] I2=count_TMR_2[13] O=count_13_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[13] I1=count_TMR_1[13] I2=count_TMR_2[13] O=count_13_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[13] I1=count_TMR_1[13] I2=count_TMR_2[13] O=count_13_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[1] I1=count_TMR_1[1] I2=count_TMR_2[1] O=count_1_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[1] I1=count_TMR_1[1] I2=count_TMR_2[1] O=count_1_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[1] I1=count_TMR_1[1] I2=count_TMR_2[1] O=count_1_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[2] I1=count_TMR_1[2] I2=count_TMR_2[2] O=count_2_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[2] I1=count_TMR_1[2] I2=count_TMR_2[2] O=count_2_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[2] I1=count_TMR_1[2] I2=count_TMR_2[2] O=count_2_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[3] I1=count_TMR_1[3] I2=count_TMR_2[3] O=count_3_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[3] I1=count_TMR_1[3] I2=count_TMR_2[3] O=count_3_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[3] I1=count_TMR_1[3] I2=count_TMR_2[3] O=count_3_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[4] I1=count_TMR_1[4] I2=count_TMR_2[4] O=count_4_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[4] I1=count_TMR_1[4] I2=count_TMR_2[4] O=count_4_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[4] I1=count_TMR_1[4] I2=count_TMR_2[4] O=count_4_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[5] I1=count_TMR_1[5] I2=count_TMR_2[5] O=count_5_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[5] I1=count_TMR_1[5] I2=count_TMR_2[5] O=count_5_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[5] I1=count_TMR_1[5] I2=count_TMR_2[5] O=count_5_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[6] I1=count_TMR_1[6] I2=count_TMR_2[6] O=count_6_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[6] I1=count_TMR_1[6] I2=count_TMR_2[6] O=count_6_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[6] I1=count_TMR_1[6] I2=count_TMR_2[6] O=count_6_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[7] I1=count_TMR_1[7] I2=count_TMR_2[7] O=count_7_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[7] I1=count_TMR_1[7] I2=count_TMR_2[7] O=count_7_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[7] I1=count_TMR_1[7] I2=count_TMR_2[7] O=count_7_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[8] I1=count_TMR_1[8] I2=count_TMR_2[8] O=count_8_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[8] I1=count_TMR_1[8] I2=count_TMR_2[8] O=count_8_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[8] I1=count_TMR_1[8] I2=count_TMR_2[8] O=count_8_VOTER_wire_TMR_2
.subckt LUT3 I0=count_TMR_0[9] I1=count_TMR_1[9] I2=count_TMR_2[9] O=count_9_VOTER_wire_TMR_0
.subckt LUT3 I0=count_TMR_0[9] I1=count_TMR_1[9] I2=count_TMR_2[9] O=count_9_VOTER_wire_TMR_1
.subckt LUT3 I0=count_TMR_0[9] I1=count_TMR_1[9] I2=count_TMR_2[9] O=count_9_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[0] I1=cs_TMR_1[0] I2=cs_TMR_2[0] O=cs_0_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[0] I1=cs_TMR_1[0] I2=cs_TMR_2[0] O=cs_0_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[0] I1=cs_TMR_1[0] I2=cs_TMR_2[0] O=cs_0_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[1] I1=cs_TMR_1[1] I2=cs_TMR_2[1] O=cs_1_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[1] I1=cs_TMR_1[1] I2=cs_TMR_2[1] O=cs_1_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[1] I1=cs_TMR_1[1] I2=cs_TMR_2[1] O=cs_1_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[2] I1=cs_TMR_1[2] I2=cs_TMR_2[2] O=cs_2_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[2] I1=cs_TMR_1[2] I2=cs_TMR_2[2] O=cs_2_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[2] I1=cs_TMR_1[2] I2=cs_TMR_2[2] O=cs_2_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[3] I1=cs_TMR_1[3] I2=cs_TMR_2[3] O=cs_3_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[3] I1=cs_TMR_1[3] I2=cs_TMR_2[3] O=cs_3_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[3] I1=cs_TMR_1[3] I2=cs_TMR_2[3] O=cs_3_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[4] I1=cs_TMR_1[4] I2=cs_TMR_2[4] O=cs_4_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[4] I1=cs_TMR_1[4] I2=cs_TMR_2[4] O=cs_4_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[4] I1=cs_TMR_1[4] I2=cs_TMR_2[4] O=cs_4_VOTER_wire_TMR_2
.subckt LUT3 I0=cs_TMR_0[5] I1=cs_TMR_1[5] I2=cs_TMR_2[5] O=cs_5_VOTER_wire_TMR_0
.subckt LUT3 I0=cs_TMR_0[5] I1=cs_TMR_1[5] I2=cs_TMR_2[5] O=cs_5_VOTER_wire_TMR_1
.subckt LUT3 I0=cs_TMR_0[5] I1=cs_TMR_1[5] I2=cs_TMR_2[5] O=cs_5_VOTER_wire_TMR_2
.names \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[0]
1 1
.names \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[0]
1 1
.names \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[0]
1 1
.names \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[1]
1 1
.names \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[1]
1 1
.names \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[1]
1 1
.names Reset_TMR_0 \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[0]
1 1
.names Reset_TMR_1 \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[0]
1 1
.names Reset_TMR_2 \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[0]
1 1
.names cs_TMR_0[3] \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[5]
1 1
.names cs_TMR_1[3] \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[5]
1 1
.names cs_TMR_2[3] \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[5]
1 1
.names startBit_TMR_0 \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[0]
1 1
.names startBit_TMR_1 \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[0]
1 1
.names startBit_TMR_2 \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[0]
1 1
.names \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[7] \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[4]
1 1
.names \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[7] \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[4]
1 1
.names \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[7] \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[4]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[4] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[0]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[4] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[0]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[4] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[0]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[1] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[1]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[1] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[1]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[1] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[1]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[2] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[2]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[2] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[2]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[2] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[2]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[3] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[3]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[3] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[3]
1 1
.names \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[3] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[3]
1 1
.names cs_TMR_0[1] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[2]
1 1
.names cs_TMR_1[1] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[2]
1 1
.names cs_TMR_2[1] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[2]
1 1
.names cs_TMR_0[4] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[3]
1 1
.names cs_TMR_1[4] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[3]
1 1
.names cs_TMR_2[4] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[3]
1 1
.names Send \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[4]
1 1
.names Send \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[4]
1 1
.names Send \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[4]
1 1
.names Reset_TMR_0 \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[5]
1 1
.names Reset_TMR_1 \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[5]
1 1
.names Reset_TMR_2 \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[5]
1 1
.names bitCount_TMR_0[1] \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[2]
1 1
.names bitCount_TMR_1[1] \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[2]
1 1
.names bitCount_TMR_2[1] \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[2]
1 1
.names count_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[1]
1 1
.names count_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[1]
1 1
.names count_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[1]
1 1
.names count_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[2]
1 1
.names count_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[2]
1 1
.names count_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[2]
1 1
.names count_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[3]
1 1
.names count_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[3]
1 1
.names count_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[3]
1 1
.names count_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[4]
1 1
.names count_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[4]
1 1
.names count_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[4]
1 1
.names count_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[5]
1 1
.names count_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[5]
1 1
.names count_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[5]
1 1
.names count_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[6]
1 1
.names count_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[6]
1 1
.names count_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[6]
1 1
.names count_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[7]
1 1
.names count_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[7]
1 1
.names count_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[7]
1 1
.names count_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[8]
1 1
.names count_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[8]
1 1
.names count_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[8]
1 1
.names count_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[9]
1 1
.names count_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[9]
1 1
.names count_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[9]
1 1
.names count_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[10]
1 1
.names count_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[10]
1 1
.names count_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[10]
1 1
.names count_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[11]
1 1
.names count_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[11]
1 1
.names count_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[11]
1 1
.names count_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[12]
1 1
.names count_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[12]
1 1
.names count_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[12]
1 1
.names count_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[13]
1 1
.names count_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[13]
1 1
.names count_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[0]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[1]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[2]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[3]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[4]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[5]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[6]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[7]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[8]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[9]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[10]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[11]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[12]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[13]
1 1
.names \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[13]
1 1
.names bitCount_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[1]
1 1
.names bitCount_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[1]
1 1
.names bitCount_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[1]
1 1
.names bitCount_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[2]
1 1
.names bitCount_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[2]
1 1
.names bitCount_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[2]
1 1
.names bitCount_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[3]
1 1
.names bitCount_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[3]
1 1
.names bitCount_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[3]
1 1
.end
