{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 17:37:44 2021 " "Info: Processing started: Mon May 10 17:37:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off chuanshu -c chuanshu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off chuanshu -c chuanshu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 160 264 432 176 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "usbdownload:inst5\|en_out " "Info: Detected ripple clock \"usbdownload:inst5\|en_out\" as buffer" {  } { { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "usbdownload:inst5\|en_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register usbdownload:inst5\|fstate.latch_data_from_host usbdownload:inst5\|en_out 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"usbdownload:inst5\|fstate.latch_data_from_host\" and destination register \"usbdownload:inst5\|en_out\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.754 ns + Longest register register " "Info: + Longest register to register delay is 0.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbdownload:inst5\|fstate.latch_data_from_host 1 REG LCFF_X27_Y7_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'usbdownload:inst5\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbdownload:inst5|fstate.latch_data_from_host } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 0.646 ns usbdownload:inst5\|en_out~feeder 2 COMB LCCOMB_X27_Y7_N6 1 " "Info: 2: + IC(0.440 ns) + CELL(0.206 ns) = 0.646 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'usbdownload:inst5\|en_out~feeder'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { usbdownload:inst5|fstate.latch_data_from_host usbdownload:inst5|en_out~feeder } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.754 ns usbdownload:inst5\|en_out 3 REG LCFF_X27_Y7_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.754 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 1; REG Node = 'usbdownload:inst5\|en_out'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { usbdownload:inst5|en_out~feeder usbdownload:inst5|en_out } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.64 % ) " "Info: Total cell delay = 0.314 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.440 ns ( 58.36 % ) " "Info: Total interconnect delay = 0.440 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { usbdownload:inst5|fstate.latch_data_from_host usbdownload:inst5|en_out~feeder usbdownload:inst5|en_out } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { usbdownload:inst5|fstate.latch_data_from_host {} usbdownload:inst5|en_out~feeder {} usbdownload:inst5|en_out {} } { 0.000ns 0.440ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.454 ns - Smallest " "Info: - Smallest clock skew is -0.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.298 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 160 264 432 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.666 ns) 2.298 ns usbdownload:inst5\|en_out 2 REG LCFF_X27_Y7_N7 1 " "Info: 2: + IC(0.522 ns) + CELL(0.666 ns) = 2.298 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 1; REG Node = 'usbdownload:inst5\|en_out'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { clk usbdownload:inst5|en_out } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 77.28 % ) " "Info: Total cell delay = 1.776 ns ( 77.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.522 ns ( 22.72 % ) " "Info: Total interconnect delay = 0.522 ns ( 22.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { clk usbdownload:inst5|en_out } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.298 ns" { clk {} clk~combout {} usbdownload:inst5|en_out {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.752 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 160 264 432 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 7 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 160 264 432 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.752 ns usbdownload:inst5\|fstate.latch_data_from_host 3 REG LCFF_X27_Y7_N1 3 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'usbdownload:inst5\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl usbdownload:inst5|fstate.latch_data_from_host } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.53 % ) " "Info: Total cell delay = 1.776 ns ( 64.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.47 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl usbdownload:inst5|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} usbdownload:inst5|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { clk usbdownload:inst5|en_out } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.298 ns" { clk {} clk~combout {} usbdownload:inst5|en_out {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.110ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl usbdownload:inst5|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} usbdownload:inst5|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { usbdownload:inst5|fstate.latch_data_from_host usbdownload:inst5|en_out~feeder usbdownload:inst5|en_out } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { usbdownload:inst5|fstate.latch_data_from_host {} usbdownload:inst5|en_out~feeder {} usbdownload:inst5|en_out {} } { 0.000ns 0.440ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { clk usbdownload:inst5|en_out } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.298 ns" { clk {} clk~combout {} usbdownload:inst5|en_out {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.110ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl usbdownload:inst5|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} usbdownload:inst5|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbdownload:inst5|en_out } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { usbdownload:inst5|en_out {} } {  } {  } "" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "usbdownload:inst5\|reg_fstate.wait_rxf_low rxf clk 5.410 ns register " "Info: tsu for register \"usbdownload:inst5\|reg_fstate.wait_rxf_low\" (data pin = \"rxf\", clock pin = \"clk\") is 5.410 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.202 ns + Longest pin register " "Info: + Longest pin to register delay is 8.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rxf 1 PIN PIN_59 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 2; PIN Node = 'rxf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxf } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 192 264 432 208 "rxf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.780 ns) + CELL(0.370 ns) 8.094 ns usbdownload:inst5\|Selector1~1 2 COMB LCCOMB_X27_Y7_N12 1 " "Info: 2: + IC(6.780 ns) + CELL(0.370 ns) = 8.094 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 1; COMB Node = 'usbdownload:inst5\|Selector1~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { rxf usbdownload:inst5|Selector1~1 } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.202 ns usbdownload:inst5\|reg_fstate.wait_rxf_low 3 REG LCFF_X27_Y7_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.202 ns; Loc. = LCFF_X27_Y7_N13; Fanout = 1; REG Node = 'usbdownload:inst5\|reg_fstate.wait_rxf_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { usbdownload:inst5|Selector1~1 usbdownload:inst5|reg_fstate.wait_rxf_low } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 17.34 % ) " "Info: Total cell delay = 1.422 ns ( 17.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.780 ns ( 82.66 % ) " "Info: Total interconnect delay = 6.780 ns ( 82.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.202 ns" { rxf usbdownload:inst5|Selector1~1 usbdownload:inst5|reg_fstate.wait_rxf_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.202 ns" { rxf {} rxf~combout {} usbdownload:inst5|Selector1~1 {} usbdownload:inst5|reg_fstate.wait_rxf_low {} } { 0.000ns 0.000ns 6.780ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 160 264 432 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 7 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 160 264 432 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.752 ns usbdownload:inst5\|reg_fstate.wait_rxf_low 3 REG LCFF_X27_Y7_N13 1 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X27_Y7_N13; Fanout = 1; REG Node = 'usbdownload:inst5\|reg_fstate.wait_rxf_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl usbdownload:inst5|reg_fstate.wait_rxf_low } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.53 % ) " "Info: Total cell delay = 1.776 ns ( 64.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.47 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl usbdownload:inst5|reg_fstate.wait_rxf_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} usbdownload:inst5|reg_fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.202 ns" { rxf usbdownload:inst5|Selector1~1 usbdownload:inst5|reg_fstate.wait_rxf_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.202 ns" { rxf {} rxf~combout {} usbdownload:inst5|Selector1~1 {} usbdownload:inst5|reg_fstate.wait_rxf_low {} } { 0.000ns 0.000ns 6.780ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl usbdownload:inst5|reg_fstate.wait_rxf_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} usbdownload:inst5|reg_fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dout\[3\] inst4\[3\] 11.924 ns register " "Info: tco from clock \"clk\" to destination pin \"dout\[3\]\" through register \"inst4\[3\]\" is 11.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.873 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 160 264 432 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.602 ns usbdownload:inst5\|en_out 2 REG LCFF_X27_Y7_N7 1 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.602 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 1; REG Node = 'usbdownload:inst5\|en_out'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk usbdownload:inst5|en_out } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.000 ns) 3.359 ns usbdownload:inst5\|en_out~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.757 ns) + CELL(0.000 ns) = 3.359 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'usbdownload:inst5\|en_out~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { usbdownload:inst5|en_out usbdownload:inst5|en_out~clkctrl } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 4.873 ns inst4\[3\] 4 REG LCFF_X1_Y12_N7 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 4.873 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 1; REG Node = 'inst4\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { usbdownload:inst5|en_out~clkctrl inst4[3] } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 216 968 1032 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 56.35 % ) " "Info: Total cell delay = 2.746 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 43.65 % ) " "Info: Total interconnect delay = 2.127 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { clk usbdownload:inst5|en_out usbdownload:inst5|en_out~clkctrl inst4[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { clk {} clk~combout {} usbdownload:inst5|en_out {} usbdownload:inst5|en_out~clkctrl {} inst4[3] {} } { 0.000ns 0.000ns 0.522ns 0.757ns 0.848ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 216 968 1032 296 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.747 ns + Longest register pin " "Info: + Longest register to pin delay is 6.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4\[3\] 1 REG LCFF_X1_Y12_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 1; REG Node = 'inst4\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4[3] } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 216 968 1032 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.511 ns) + CELL(3.236 ns) 6.747 ns dout\[3\] 2 PIN PIN_112 0 " "Info: 2: + IC(3.511 ns) + CELL(3.236 ns) = 6.747 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'dout\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { inst4[3] dout[3] } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 232 1112 1288 248 "dout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 47.96 % ) " "Info: Total cell delay = 3.236 ns ( 47.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.511 ns ( 52.04 % ) " "Info: Total interconnect delay = 3.511 ns ( 52.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { inst4[3] dout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.747 ns" { inst4[3] {} dout[3] {} } { 0.000ns 3.511ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { clk usbdownload:inst5|en_out usbdownload:inst5|en_out~clkctrl inst4[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { clk {} clk~combout {} usbdownload:inst5|en_out {} usbdownload:inst5|en_out~clkctrl {} inst4[3] {} } { 0.000ns 0.000ns 0.522ns 0.757ns 0.848ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { inst4[3] dout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.747 ns" { inst4[3] {} dout[3] {} } { 0.000ns 3.511ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst4\[1\] din\[1\] clk -1.718 ns register " "Info: th for register \"inst4\[1\]\" (data pin = \"din\[1\]\", clock pin = \"clk\") is -1.718 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.873 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 160 264 432 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.602 ns usbdownload:inst5\|en_out 2 REG LCFF_X27_Y7_N7 1 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.602 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 1; REG Node = 'usbdownload:inst5\|en_out'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk usbdownload:inst5|en_out } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.000 ns) 3.359 ns usbdownload:inst5\|en_out~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.757 ns) + CELL(0.000 ns) = 3.359 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'usbdownload:inst5\|en_out~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { usbdownload:inst5|en_out usbdownload:inst5|en_out~clkctrl } "NODE_NAME" } } { "../usbdownload/usbdownload.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/c级任务/usbdownload/usbdownload.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 4.873 ns inst4\[1\] 4 REG LCFF_X1_Y12_N1 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 4.873 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 1; REG Node = 'inst4\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { usbdownload:inst5|en_out~clkctrl inst4[1] } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 216 968 1032 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 56.35 % ) " "Info: Total cell delay = 2.746 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 43.65 % ) " "Info: Total interconnect delay = 2.127 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { clk usbdownload:inst5|en_out usbdownload:inst5|en_out~clkctrl inst4[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { clk {} clk~combout {} usbdownload:inst5|en_out {} usbdownload:inst5|en_out~clkctrl {} inst4[1] {} } { 0.000ns 0.000ns 0.522ns 0.757ns 0.848ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 216 968 1032 296 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.897 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns din\[1\] 1 PIN PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'din\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 232 712 880 248 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.638 ns) + CELL(0.206 ns) 6.789 ns inst4\[1\]~feeder 2 COMB LCCOMB_X1_Y12_N0 1 " "Info: 2: + IC(5.638 ns) + CELL(0.206 ns) = 6.789 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'inst4\[1\]~feeder'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { din[1] inst4[1]~feeder } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 216 968 1032 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.897 ns inst4\[1\] 3 REG LCFF_X1_Y12_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.897 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 1; REG Node = 'inst4\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4[1]~feeder inst4[1] } "NODE_NAME" } } { "chuanshu.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/c级任务/传输数据实验/chuanshu.bdf" { { 216 968 1032 296 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 18.25 % ) " "Info: Total cell delay = 1.259 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.638 ns ( 81.75 % ) " "Info: Total interconnect delay = 5.638 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { din[1] inst4[1]~feeder inst4[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { din[1] {} din[1]~combout {} inst4[1]~feeder {} inst4[1] {} } { 0.000ns 0.000ns 5.638ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { clk usbdownload:inst5|en_out usbdownload:inst5|en_out~clkctrl inst4[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { clk {} clk~combout {} usbdownload:inst5|en_out {} usbdownload:inst5|en_out~clkctrl {} inst4[1] {} } { 0.000ns 0.000ns 0.522ns 0.757ns 0.848ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { din[1] inst4[1]~feeder inst4[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { din[1] {} din[1]~combout {} inst4[1]~feeder {} inst4[1] {} } { 0.000ns 0.000ns 5.638ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 17:37:45 2021 " "Info: Processing ended: Mon May 10 17:37:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
