Analysis & Synthesis report for ULA
Mon Oct 24 09:55:12 2016
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Oct 24 09:55:12 2016          ;
; Quartus II 32-bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; ULA                                        ;
; Top-level Entity Name       ; ULA                                        ;
; Family                      ; MAX V                                      ;
+-----------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; ULA                ; ULA                ;
; Family name                                                                ; MAX V              ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------+---------+
; ULA.bdf                          ; yes             ; User Block Diagram/Schematic File  ; Z:/Users/pedro/Desktop/ULA-Quartus/ULA.bdf            ;         ;
; subtrator.bdf                    ; yes             ; User Block Diagram/Schematic File  ; Z:/Users/pedro/Desktop/ULA-Quartus/subtrator.bdf      ;         ;
; somador.bdf                      ; yes             ; User Block Diagram/Schematic File  ; Z:/Users/pedro/Desktop/ULA-Quartus/somador.bdf        ;         ;
; MUX.bdf                          ; yes             ; User Block Diagram/Schematic File  ; Z:/Users/pedro/Desktop/ULA-Quartus/MUX.bdf            ;         ;
; DEMUX.bdf                        ; yes             ; User Block Diagram/Schematic File  ; Z:/Users/pedro/Desktop/ULA-Quartus/DEMUX.bdf          ;         ;
; complementador.bdf               ; yes             ; User Block Diagram/Schematic File  ; Z:/Users/pedro/Desktop/ULA-Quartus/complementador.bdf ;         ;
; BCD.bdf                          ; yes             ; User Block Diagram/Schematic File  ; Z:/Users/pedro/Desktop/ULA-Quartus/BCD.bdf            ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Oct 24 09:55:09 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 3 of the 3 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file subtrator.bdf
    Info (12023): Found entity 1: subtrator
Info (12021): Found 1 design units, including 1 entities, in source file somador.bdf
    Info (12023): Found entity 1: somador
Warning (12090): Entity "MUX" obtained from "MUX.bdf" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.bdf
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file menor_bit.bdf
    Info (12023): Found entity 1: menor_bit
Info (12021): Found 1 design units, including 1 entities, in source file maior_bit.bdf
    Info (12023): Found entity 1: maior_bit
Info (12021): Found 1 design units, including 1 entities, in source file inversor.bdf
    Info (12023): Found entity 1: inversor
Info (12021): Found 1 design units, including 1 entities, in source file equals_bit.bdf
    Info (12023): Found entity 1: equals_bit
Info (12021): Found 1 design units, including 1 entities, in source file demux.bdf
    Info (12023): Found entity 1: DEMUX
Info (12021): Found 1 design units, including 1 entities, in source file complementador.bdf
    Info (12023): Found entity 1: complementador
Info (12021): Found 1 design units, including 1 entities, in source file compare_less.bdf
    Info (12023): Found entity 1: compare_less
Info (12021): Found 1 design units, including 1 entities, in source file compare_greater.bdf
    Info (12023): Found entity 1: compare_greater
Info (12021): Found 1 design units, including 1 entities, in source file compare_equals.bdf
    Info (12023): Found entity 1: compare_equals
Info (12021): Found 1 design units, including 1 entities, in source file bcd.bdf
    Info (12023): Found entity 1: BCD
Info (12127): Elaborating entity "ULA" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "inst31" not used
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:inst32"
Info (12128): Elaborating entity "somador" for hierarchy "somador:inst13"
Info (12128): Elaborating entity "BCD" for hierarchy "somador:inst13|BCD:inst3"
Info (12128): Elaborating entity "DEMUX" for hierarchy "DEMUX:D000"
Info (12128): Elaborating entity "subtrator" for hierarchy "subtrator:inst19"
Info (12128): Elaborating entity "complementador" for hierarchy "subtrator:inst19|complementador:COMPLEMENTADOR"
Error (275044): Port "B[3..0]" of type somador of instance "inst2" is missing source signal
Error (12152): Can't elaborate user hierarchy "subtrator:inst19|complementador:COMPLEMENTADOR"
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 0 megabytes
    Error: Processing ended: Mon Oct 24 09:55:12 2016
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:01


