INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/true_dual_port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module true_dual_port
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/tb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram
