char_memory.v,verilog,xil_defaultlib,../../../../lab5a.srcs/sources_1/ip/char_memory_1/sim/char_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
