

================================================================
== Vivado HLS Report for 'outputpixel2buf'
================================================================
* Date:           Thu Jul 29 20:17:20 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         6|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	11  / (!enable_read)
	2  / (enable_read)
2 --> 
	3  / true
3 --> 
	4  / (!exitcond5)
	11  / (exitcond5)
4 --> 
	10  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	3  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 12 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tm_next_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %tm_next_0_V_read)"   --->   Operation 13 'read' 'tm_next_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%OutputOffset2_sum_re = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %OutputOffset2_sum)"   --->   Operation 14 'read' 'OutputOffset2_sum_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%OutputOffset1_sum1_r = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %OutputOffset1_sum1)"   --->   Operation 15 'read' 'OutputOffset1_sum1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%OutputOffset1_sum_re = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %OutputOffset1_sum)"   --->   Operation 16 'read' 'OutputOffset1_sum_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outputoffsetarray_1_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputoffsetarray_1)"   --->   Operation 17 'read' 'outputoffsetarray_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outputoffsetarray_0_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputoffsetarray_0)"   --->   Operation 18 'read' 'outputoffsetarray_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init)"   --->   Operation 19 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rLoop_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %rLoop)"   --->   Operation 20 'read' 'rLoop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mLoop_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %mLoop)"   --->   Operation 21 'read' 'mLoop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%TC_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TC_MIN)"   --->   Operation 22 'read' 'TC_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%TC_MINe26_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %TC_MINe26)"   --->   Operation 23 'read' 'TC_MINe26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%LayerType_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LayerType)"   --->   Operation 24 'read' 'LayerType_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%InterSubOutput_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %InterSubOutput)"   --->   Operation 25 'read' 'InterSubOutput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%IsNL_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %IsNL)"   --->   Operation 26 'read' 'IsNL_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %codeRepl, label %._crit_edge" [cnn.cpp:683]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tm_next_V = zext i5 %mLoop_read to i6" [cnn.cpp:688]   --->   Operation 28 'zext' 'tm_next_V' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%InterSubOutput_4b_V = trunc i8 %InterSubOutput_read to i4" [cnn.cpp:690]   --->   Operation 29 'trunc' 'InterSubOutput_4b_V' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %init_read, label %1, label %._crit_edge5" [cnn.cpp:709]   --->   Operation 30 'br' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "store i6 0, i6* @tm_V, align 1" [cnn.cpp:711]   --->   Operation 31 'store' <Predicate = (enable_read & init_read)> <Delay = 1.81>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [cnn.cpp:712]   --->   Operation 32 'br' <Predicate = (enable_read & init_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br i1 %TC_MINe26_read, label %2, label %._crit_edge6" [cnn.cpp:714]   --->   Operation 33 'br' <Predicate = (enable_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.25>
ST_2 : Operation 34 [1/1] (1.81ns)   --->   "store i6 %tm_next_V, i6* @tm_V, align 1" [cnn.cpp:716]   --->   Operation 34 'store' <Predicate = (TC_MINe26_read)> <Delay = 1.81>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %._crit_edge6" [cnn.cpp:720]   --->   Operation 35 'br' <Predicate = (TC_MINe26_read)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_s = phi i5 [ %rLoop_read, %2 ], [ 0, %._crit_edge5 ]"   --->   Operation 36 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_7 = phi i2 [ 1, %2 ], [ -2, %._crit_edge5 ]"   --->   Operation 37 'phi' 'p_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_8 = phi i3 [ 1, %2 ], [ -3, %._crit_edge5 ]"   --->   Operation 38 'phi' 'p_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = alloca i8"   --->   Operation 39 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i8"   --->   Operation 40 'alloca' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cnt_V_1 = alloca i2"   --->   Operation 41 'alloca' 'cnt_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ouput_array1_1 = alloca i16"   --->   Operation 42 'alloca' 'ouput_array1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ouput_array1_1_3 = alloca i16"   --->   Operation 43 'alloca' 'ouput_array1_1_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ouput_array_1 = alloca i16"   --->   Operation 44 'alloca' 'ouput_array_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ouput_array_1_3 = alloca i16"   --->   Operation 45 'alloca' 'ouput_array_1_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i32 %TC_MIN_read to i5"   --->   Operation 46 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%tmp_15 = icmp eq i32 %LayerType_read, 0" [cnn.cpp:752]   --->   Operation 47 'icmp' 'tmp_15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_16 = zext i4 %InterSubOutput_4b_V to i32" [cnn.cpp:754]   --->   Operation 48 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = sext i3 %p_8 to i4"   --->   Operation 49 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%cast = zext i4 %tmp_s to i9"   --->   Operation 50 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%cast2 = zext i5 %tmp_47 to i9"   --->   Operation 51 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.49ns)   --->   "%bound = mul i9 %cast2, %cast"   --->   Operation 52 'mul' 'bound' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "store i2 0, i2* %cnt_V_1"   --->   Operation 53 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "store i8 0, i8* %t_V_1"   --->   Operation 54 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "store i8 0, i8* %t_V"   --->   Operation 55 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %3" [cnn.cpp:729]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.46>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_0228_1 = phi i5 [ %p_s, %._crit_edge6 ], [ 0, %6 ]"   --->   Operation 57 'phi' 'p_0228_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_2 = phi i2 [ 0, %._crit_edge6 ], [ %tm_count_V, %6 ]"   --->   Operation 58 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.95ns)   --->   "%exitcond5 = icmp eq i2 %p_2, %p_7" [cnn.cpp:729]   --->   Operation 59 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.56ns)   --->   "%tm_count_V = add i2 %p_2, 1" [cnn.cpp:729]   --->   Operation 60 'add' 'tm_count_V' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %7, label %.preheader.preheader225" [cnn.cpp:729]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn.cpp:730]   --->   Operation 62 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%OutputOffset2_sum_ca = zext i14 %OutputOffset2_sum_re to i29" [cnn.cpp:781]   --->   Operation 63 'zext' 'OutputOffset2_sum_ca' <Predicate = (exitcond5)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.46ns)   --->   "%tmp_17 = add i29 %OutputOffset2_sum_ca, %OutputOffset1_sum_re" [cnn.cpp:781]   --->   Operation 64 'add' 'tmp_17' <Predicate = (exitcond5)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i29.i32.i32(i29 %tmp_17, i32 1, i32 28)" [cnn.cpp:781]   --->   Operation 65 'partselect' 'tmp' <Predicate = (exitcond5)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%outputoffsetarray = zext i28 %tmp to i32" [cnn.cpp:781]   --->   Operation 66 'zext' 'outputoffsetarray' <Predicate = (exitcond5)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.46ns)   --->   "%tmp_18 = add i29 %OutputOffset2_sum_ca, %OutputOffset1_sum1_r" [cnn.cpp:782]   --->   Operation 67 'add' 'tmp_18' <Predicate = (exitcond5)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_10 = call i28 @_ssdm_op_PartSelect.i28.i29.i32.i32(i29 %tmp_18, i32 1, i32 28)" [cnn.cpp:782]   --->   Operation 68 'partselect' 'tmp_10' <Predicate = (exitcond5)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%outputoffsetarray1 = zext i28 %tmp_10 to i32" [cnn.cpp:782]   --->   Operation 69 'zext' 'outputoffsetarray1' <Predicate = (exitcond5)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.76ns)   --->   "br label %._crit_edge" [cnn.cpp:784]   --->   Operation 70 'br' <Predicate = (exitcond5)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.35>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %indvar_flatten_next, %._crit_edge10 ], [ 0, %.preheader.preheader225 ]"   --->   Operation 71 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_0228_2 = phi i5 [ %tmp_29_mid2_v, %._crit_edge10 ], [ %p_0228_1, %.preheader.preheader225 ]" [cnn.cpp:734]   --->   Operation 72 'phi' 'p_0228_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_5 = phi i5 [ %tc_V, %._crit_edge10 ], [ 0, %.preheader.preheader225 ]"   --->   Operation 73 'phi' 'p_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.66ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten, %bound"   --->   Operation 74 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.82ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten, 1"   --->   Operation 75 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.preheader.preheader"   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.78ns)   --->   "%tr_V = add i5 1, %p_0228_2" [cnn.cpp:730]   --->   Operation 77 'add' 'tr_V' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %p_5, %tmp_47" [cnn.cpp:731]   --->   Operation 78 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.21ns)   --->   "%p_5_mid2 = select i1 %exitcond, i5 0, i5 %p_5" [cnn.cpp:731]   --->   Operation 79 'select' 'p_5_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.21ns)   --->   "%tmp_29_mid2_v = select i1 %exitcond, i5 %tr_V, i5 %p_0228_2" [cnn.cpp:734]   --->   Operation 80 'select' 'tmp_29_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.78ns)   --->   "%tc_V = add i5 %p_5_mid2, 1" [cnn.cpp:731]   --->   Operation 81 'add' 'tc_V' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.63>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_29_mid2_cast = zext i5 %tmp_29_mid2_v to i10" [cnn.cpp:734]   --->   Operation 82 'zext' 'tmp_29_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (3.36ns)   --->   "%tmp_23 = mul i10 26, %tmp_29_mid2_cast" [cnn.cpp:734]   --->   Operation 83 'mul' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i5 %p_5_mid2 to i10" [cnn.cpp:731]   --->   Operation 84 'zext' 'tmp_20_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (3.02ns)   --->   "%tmp_30 = add i10 %tmp_23, %tmp_20_cast" [cnn.cpp:734]   --->   Operation 85 'add' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i10 %tmp_30 to i64" [cnn.cpp:734]   --->   Operation 86 'zext' 'tmp_42_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%output_buffer_0_add = getelementptr [676 x i32]* %output_buffer_0, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 87 'getelementptr' 'output_buffer_0_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%output_buffer_1_add = getelementptr [676 x i32]* %output_buffer_1, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 88 'getelementptr' 'output_buffer_1_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%output_buffer_2_add = getelementptr [676 x i32]* %output_buffer_2, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 89 'getelementptr' 'output_buffer_2_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%output_buffer_3_add = getelementptr [676 x i32]* %output_buffer_3, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 90 'getelementptr' 'output_buffer_3_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%output_buffer_4_add = getelementptr [676 x i32]* %output_buffer_4, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 91 'getelementptr' 'output_buffer_4_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%output_buffer_5_add = getelementptr [676 x i32]* %output_buffer_5, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 92 'getelementptr' 'output_buffer_5_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%output_buffer_6_add = getelementptr [676 x i32]* %output_buffer_6, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 93 'getelementptr' 'output_buffer_6_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%output_buffer_7_add = getelementptr [676 x i32]* %output_buffer_7, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 94 'getelementptr' 'output_buffer_7_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%output_buffer_8_add = getelementptr [676 x i32]* %output_buffer_8, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 95 'getelementptr' 'output_buffer_8_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%output_buffer_9_add = getelementptr [676 x i32]* %output_buffer_9, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 96 'getelementptr' 'output_buffer_9_add' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%output_buffer_10_ad = getelementptr [676 x i32]* %output_buffer_10, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 97 'getelementptr' 'output_buffer_10_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%output_buffer_11_ad = getelementptr [676 x i32]* %output_buffer_11, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 98 'getelementptr' 'output_buffer_11_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%output_buffer_12_ad = getelementptr [676 x i32]* %output_buffer_12, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 99 'getelementptr' 'output_buffer_12_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%output_buffer_13_ad = getelementptr [676 x i32]* %output_buffer_13, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 100 'getelementptr' 'output_buffer_13_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%output_buffer_14_ad = getelementptr [676 x i32]* %output_buffer_14, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 101 'getelementptr' 'output_buffer_14_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%output_buffer_15_ad = getelementptr [676 x i32]* %output_buffer_15, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 102 'getelementptr' 'output_buffer_15_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%output_buffer_16_ad = getelementptr [676 x i32]* %output_buffer_16, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 103 'getelementptr' 'output_buffer_16_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%output_buffer_17_ad = getelementptr [676 x i32]* %output_buffer_17, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 104 'getelementptr' 'output_buffer_17_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%output_buffer_18_ad = getelementptr [676 x i32]* %output_buffer_18, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 105 'getelementptr' 'output_buffer_18_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%output_buffer_19_ad = getelementptr [676 x i32]* %output_buffer_19, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 106 'getelementptr' 'output_buffer_19_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%output_buffer_20_ad = getelementptr [676 x i32]* %output_buffer_20, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 107 'getelementptr' 'output_buffer_20_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%output_buffer_21_ad = getelementptr [676 x i32]* %output_buffer_21, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 108 'getelementptr' 'output_buffer_21_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%output_buffer_22_ad = getelementptr [676 x i32]* %output_buffer_22, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 109 'getelementptr' 'output_buffer_22_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%output_buffer_23_ad = getelementptr [676 x i32]* %output_buffer_23, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 110 'getelementptr' 'output_buffer_23_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%output_buffer_24_ad = getelementptr [676 x i32]* %output_buffer_24, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 111 'getelementptr' 'output_buffer_24_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%output_buffer_25_ad = getelementptr [676 x i32]* %output_buffer_25, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 112 'getelementptr' 'output_buffer_25_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%output_buffer_26_ad = getelementptr [676 x i32]* %output_buffer_26, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 113 'getelementptr' 'output_buffer_26_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%output_buffer_27_ad = getelementptr [676 x i32]* %output_buffer_27, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 114 'getelementptr' 'output_buffer_27_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%output_buffer_28_ad = getelementptr [676 x i32]* %output_buffer_28, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 115 'getelementptr' 'output_buffer_28_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%output_buffer_29_ad = getelementptr [676 x i32]* %output_buffer_29, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 116 'getelementptr' 'output_buffer_29_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%output_buffer_30_ad = getelementptr [676 x i32]* %output_buffer_30, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 117 'getelementptr' 'output_buffer_30_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%output_buffer_31_ad = getelementptr [676 x i32]* %output_buffer_31, i64 0, i64 %tmp_42_cast" [cnn.cpp:734]   --->   Operation 118 'getelementptr' 'output_buffer_31_ad' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%output_buffer_0_loa = load i32* %output_buffer_0_add, align 4" [cnn.cpp:734]   --->   Operation 119 'load' 'output_buffer_0_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%output_buffer_1_loa = load i32* %output_buffer_1_add, align 4" [cnn.cpp:734]   --->   Operation 120 'load' 'output_buffer_1_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%output_buffer_2_loa = load i32* %output_buffer_2_add, align 4" [cnn.cpp:734]   --->   Operation 121 'load' 'output_buffer_2_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 122 [2/2] (3.25ns)   --->   "%output_buffer_3_loa = load i32* %output_buffer_3_add, align 4" [cnn.cpp:734]   --->   Operation 122 'load' 'output_buffer_3_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 123 [2/2] (3.25ns)   --->   "%output_buffer_4_loa = load i32* %output_buffer_4_add, align 4" [cnn.cpp:734]   --->   Operation 123 'load' 'output_buffer_4_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%output_buffer_5_loa = load i32* %output_buffer_5_add, align 4" [cnn.cpp:734]   --->   Operation 124 'load' 'output_buffer_5_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 125 [2/2] (3.25ns)   --->   "%output_buffer_6_loa = load i32* %output_buffer_6_add, align 4" [cnn.cpp:734]   --->   Operation 125 'load' 'output_buffer_6_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 126 [2/2] (3.25ns)   --->   "%output_buffer_7_loa = load i32* %output_buffer_7_add, align 4" [cnn.cpp:734]   --->   Operation 126 'load' 'output_buffer_7_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 127 [2/2] (3.25ns)   --->   "%output_buffer_8_loa = load i32* %output_buffer_8_add, align 4" [cnn.cpp:734]   --->   Operation 127 'load' 'output_buffer_8_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 128 [2/2] (3.25ns)   --->   "%output_buffer_9_loa = load i32* %output_buffer_9_add, align 4" [cnn.cpp:734]   --->   Operation 128 'load' 'output_buffer_9_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 129 [2/2] (3.25ns)   --->   "%output_buffer_10_lo = load i32* %output_buffer_10_ad, align 4" [cnn.cpp:734]   --->   Operation 129 'load' 'output_buffer_10_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%output_buffer_11_lo = load i32* %output_buffer_11_ad, align 4" [cnn.cpp:734]   --->   Operation 130 'load' 'output_buffer_11_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%output_buffer_12_lo = load i32* %output_buffer_12_ad, align 4" [cnn.cpp:734]   --->   Operation 131 'load' 'output_buffer_12_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 132 [2/2] (3.25ns)   --->   "%output_buffer_13_lo = load i32* %output_buffer_13_ad, align 4" [cnn.cpp:734]   --->   Operation 132 'load' 'output_buffer_13_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%output_buffer_14_lo = load i32* %output_buffer_14_ad, align 4" [cnn.cpp:734]   --->   Operation 133 'load' 'output_buffer_14_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%output_buffer_15_lo = load i32* %output_buffer_15_ad, align 4" [cnn.cpp:734]   --->   Operation 134 'load' 'output_buffer_15_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%output_buffer_16_lo = load i32* %output_buffer_16_ad, align 4" [cnn.cpp:734]   --->   Operation 135 'load' 'output_buffer_16_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%output_buffer_17_lo = load i32* %output_buffer_17_ad, align 4" [cnn.cpp:734]   --->   Operation 136 'load' 'output_buffer_17_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%output_buffer_18_lo = load i32* %output_buffer_18_ad, align 4" [cnn.cpp:734]   --->   Operation 137 'load' 'output_buffer_18_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 138 [2/2] (3.25ns)   --->   "%output_buffer_19_lo = load i32* %output_buffer_19_ad, align 4" [cnn.cpp:734]   --->   Operation 138 'load' 'output_buffer_19_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 139 [2/2] (3.25ns)   --->   "%output_buffer_20_lo = load i32* %output_buffer_20_ad, align 4" [cnn.cpp:734]   --->   Operation 139 'load' 'output_buffer_20_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 140 [2/2] (3.25ns)   --->   "%output_buffer_21_lo = load i32* %output_buffer_21_ad, align 4" [cnn.cpp:734]   --->   Operation 140 'load' 'output_buffer_21_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 141 [2/2] (3.25ns)   --->   "%output_buffer_22_lo = load i32* %output_buffer_22_ad, align 4" [cnn.cpp:734]   --->   Operation 141 'load' 'output_buffer_22_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 142 [2/2] (3.25ns)   --->   "%output_buffer_23_lo = load i32* %output_buffer_23_ad, align 4" [cnn.cpp:734]   --->   Operation 142 'load' 'output_buffer_23_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 143 [2/2] (3.25ns)   --->   "%output_buffer_24_lo = load i32* %output_buffer_24_ad, align 4" [cnn.cpp:734]   --->   Operation 143 'load' 'output_buffer_24_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 144 [2/2] (3.25ns)   --->   "%output_buffer_25_lo = load i32* %output_buffer_25_ad, align 4" [cnn.cpp:734]   --->   Operation 144 'load' 'output_buffer_25_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 145 [2/2] (3.25ns)   --->   "%output_buffer_26_lo = load i32* %output_buffer_26_ad, align 4" [cnn.cpp:734]   --->   Operation 145 'load' 'output_buffer_26_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 146 [2/2] (3.25ns)   --->   "%output_buffer_27_lo = load i32* %output_buffer_27_ad, align 4" [cnn.cpp:734]   --->   Operation 146 'load' 'output_buffer_27_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 147 [2/2] (3.25ns)   --->   "%output_buffer_28_lo = load i32* %output_buffer_28_ad, align 4" [cnn.cpp:734]   --->   Operation 147 'load' 'output_buffer_28_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%output_buffer_29_lo = load i32* %output_buffer_29_ad, align 4" [cnn.cpp:734]   --->   Operation 148 'load' 'output_buffer_29_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 149 [2/2] (3.25ns)   --->   "%output_buffer_30_lo = load i32* %output_buffer_30_ad, align 4" [cnn.cpp:734]   --->   Operation 149 'load' 'output_buffer_30_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 150 [2/2] (3.25ns)   --->   "%output_buffer_31_lo = load i32* %output_buffer_31_ad, align 4" [cnn.cpp:734]   --->   Operation 150 'load' 'output_buffer_31_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 6 <SV = 5> <Delay = 6.45>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [cnn.cpp:732]   --->   Operation 151 'specregionbegin' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnn.cpp:733]   --->   Operation 152 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tm_V_load_1 = load i6* @tm_V, align 1" [cnn.cpp:734]   --->   Operation 153 'load' 'tm_V_load_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i6 %tm_V_load_1 to i5" [cnn.cpp:734]   --->   Operation 154 'trunc' 'tmp_48' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 155 [1/2] (3.25ns)   --->   "%output_buffer_0_loa = load i32* %output_buffer_0_add, align 4" [cnn.cpp:734]   --->   Operation 155 'load' 'output_buffer_0_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 156 [1/2] (3.25ns)   --->   "%output_buffer_1_loa = load i32* %output_buffer_1_add, align 4" [cnn.cpp:734]   --->   Operation 156 'load' 'output_buffer_1_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 157 [1/2] (3.25ns)   --->   "%output_buffer_2_loa = load i32* %output_buffer_2_add, align 4" [cnn.cpp:734]   --->   Operation 157 'load' 'output_buffer_2_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%output_buffer_3_loa = load i32* %output_buffer_3_add, align 4" [cnn.cpp:734]   --->   Operation 158 'load' 'output_buffer_3_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 159 [1/2] (3.25ns)   --->   "%output_buffer_4_loa = load i32* %output_buffer_4_add, align 4" [cnn.cpp:734]   --->   Operation 159 'load' 'output_buffer_4_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 160 [1/2] (3.25ns)   --->   "%output_buffer_5_loa = load i32* %output_buffer_5_add, align 4" [cnn.cpp:734]   --->   Operation 160 'load' 'output_buffer_5_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%output_buffer_6_loa = load i32* %output_buffer_6_add, align 4" [cnn.cpp:734]   --->   Operation 161 'load' 'output_buffer_6_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 162 [1/2] (3.25ns)   --->   "%output_buffer_7_loa = load i32* %output_buffer_7_add, align 4" [cnn.cpp:734]   --->   Operation 162 'load' 'output_buffer_7_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 163 [1/2] (3.25ns)   --->   "%output_buffer_8_loa = load i32* %output_buffer_8_add, align 4" [cnn.cpp:734]   --->   Operation 163 'load' 'output_buffer_8_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 164 [1/2] (3.25ns)   --->   "%output_buffer_9_loa = load i32* %output_buffer_9_add, align 4" [cnn.cpp:734]   --->   Operation 164 'load' 'output_buffer_9_loa' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 165 [1/2] (3.25ns)   --->   "%output_buffer_10_lo = load i32* %output_buffer_10_ad, align 4" [cnn.cpp:734]   --->   Operation 165 'load' 'output_buffer_10_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 166 [1/2] (3.25ns)   --->   "%output_buffer_11_lo = load i32* %output_buffer_11_ad, align 4" [cnn.cpp:734]   --->   Operation 166 'load' 'output_buffer_11_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 167 [1/2] (3.25ns)   --->   "%output_buffer_12_lo = load i32* %output_buffer_12_ad, align 4" [cnn.cpp:734]   --->   Operation 167 'load' 'output_buffer_12_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 168 [1/2] (3.25ns)   --->   "%output_buffer_13_lo = load i32* %output_buffer_13_ad, align 4" [cnn.cpp:734]   --->   Operation 168 'load' 'output_buffer_13_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 169 [1/2] (3.25ns)   --->   "%output_buffer_14_lo = load i32* %output_buffer_14_ad, align 4" [cnn.cpp:734]   --->   Operation 169 'load' 'output_buffer_14_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 170 [1/2] (3.25ns)   --->   "%output_buffer_15_lo = load i32* %output_buffer_15_ad, align 4" [cnn.cpp:734]   --->   Operation 170 'load' 'output_buffer_15_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 171 [1/2] (3.25ns)   --->   "%output_buffer_16_lo = load i32* %output_buffer_16_ad, align 4" [cnn.cpp:734]   --->   Operation 171 'load' 'output_buffer_16_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 172 [1/2] (3.25ns)   --->   "%output_buffer_17_lo = load i32* %output_buffer_17_ad, align 4" [cnn.cpp:734]   --->   Operation 172 'load' 'output_buffer_17_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 173 [1/2] (3.25ns)   --->   "%output_buffer_18_lo = load i32* %output_buffer_18_ad, align 4" [cnn.cpp:734]   --->   Operation 173 'load' 'output_buffer_18_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 174 [1/2] (3.25ns)   --->   "%output_buffer_19_lo = load i32* %output_buffer_19_ad, align 4" [cnn.cpp:734]   --->   Operation 174 'load' 'output_buffer_19_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 175 [1/2] (3.25ns)   --->   "%output_buffer_20_lo = load i32* %output_buffer_20_ad, align 4" [cnn.cpp:734]   --->   Operation 175 'load' 'output_buffer_20_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 176 [1/2] (3.25ns)   --->   "%output_buffer_21_lo = load i32* %output_buffer_21_ad, align 4" [cnn.cpp:734]   --->   Operation 176 'load' 'output_buffer_21_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 177 [1/2] (3.25ns)   --->   "%output_buffer_22_lo = load i32* %output_buffer_22_ad, align 4" [cnn.cpp:734]   --->   Operation 177 'load' 'output_buffer_22_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 178 [1/2] (3.25ns)   --->   "%output_buffer_23_lo = load i32* %output_buffer_23_ad, align 4" [cnn.cpp:734]   --->   Operation 178 'load' 'output_buffer_23_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 179 [1/2] (3.25ns)   --->   "%output_buffer_24_lo = load i32* %output_buffer_24_ad, align 4" [cnn.cpp:734]   --->   Operation 179 'load' 'output_buffer_24_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 180 [1/2] (3.25ns)   --->   "%output_buffer_25_lo = load i32* %output_buffer_25_ad, align 4" [cnn.cpp:734]   --->   Operation 180 'load' 'output_buffer_25_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 181 [1/2] (3.25ns)   --->   "%output_buffer_26_lo = load i32* %output_buffer_26_ad, align 4" [cnn.cpp:734]   --->   Operation 181 'load' 'output_buffer_26_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 182 [1/2] (3.25ns)   --->   "%output_buffer_27_lo = load i32* %output_buffer_27_ad, align 4" [cnn.cpp:734]   --->   Operation 182 'load' 'output_buffer_27_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 183 [1/2] (3.25ns)   --->   "%output_buffer_28_lo = load i32* %output_buffer_28_ad, align 4" [cnn.cpp:734]   --->   Operation 183 'load' 'output_buffer_28_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 184 [1/2] (3.25ns)   --->   "%output_buffer_29_lo = load i32* %output_buffer_29_ad, align 4" [cnn.cpp:734]   --->   Operation 184 'load' 'output_buffer_29_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 185 [1/2] (3.25ns)   --->   "%output_buffer_30_lo = load i32* %output_buffer_30_ad, align 4" [cnn.cpp:734]   --->   Operation 185 'load' 'output_buffer_30_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 186 [1/2] (3.25ns)   --->   "%output_buffer_31_lo = load i32* %output_buffer_31_ad, align 4" [cnn.cpp:734]   --->   Operation 186 'load' 'output_buffer_31_lo' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 187 [1/1] (3.20ns)   --->   "%tmp_output_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %output_buffer_0_loa, i32 %output_buffer_1_loa, i32 %output_buffer_2_loa, i32 %output_buffer_3_loa, i32 %output_buffer_4_loa, i32 %output_buffer_5_loa, i32 %output_buffer_6_loa, i32 %output_buffer_7_loa, i32 %output_buffer_8_loa, i32 %output_buffer_9_loa, i32 %output_buffer_10_lo, i32 %output_buffer_11_lo, i32 %output_buffer_12_lo, i32 %output_buffer_13_lo, i32 %output_buffer_14_lo, i32 %output_buffer_15_lo, i32 %output_buffer_16_lo, i32 %output_buffer_17_lo, i32 %output_buffer_18_lo, i32 %output_buffer_19_lo, i32 %output_buffer_20_lo, i32 %output_buffer_21_lo, i32 %output_buffer_22_lo, i32 %output_buffer_23_lo, i32 %output_buffer_24_lo, i32 %output_buffer_25_lo, i32 %output_buffer_26_lo, i32 %output_buffer_27_lo, i32 %output_buffer_28_lo, i32 %output_buffer_29_lo, i32 %output_buffer_30_lo, i32 %output_buffer_31_lo, i5 %tmp_48)" [cnn.cpp:734]   --->   Operation 187 'mux' 'tmp_output_2' <Predicate = (!exitcond_flatten)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.78ns)   --->   "%r_V = xor i5 %tmp_48, -16" [cnn.cpp:734]   --->   Operation 188 'xor' 'r_V' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (2.19ns)   --->   "switch i5 %r_V, label %branch31 [
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
    i5 -3, label %branch29
    i5 -2, label %branch30
  ]" [cnn.cpp:735]   --->   Operation 189 'switch' <Predicate = (!exitcond_flatten)> <Delay = 2.19>
ST_6 : Operation 190 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 190 'br' <Predicate = (!exitcond_flatten & r_V == 30)> <Delay = 2.19>
ST_6 : Operation 191 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 191 'br' <Predicate = (!exitcond_flatten & r_V == 29)> <Delay = 2.19>
ST_6 : Operation 192 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 192 'br' <Predicate = (!exitcond_flatten & r_V == 28)> <Delay = 2.19>
ST_6 : Operation 193 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 193 'br' <Predicate = (!exitcond_flatten & r_V == 27)> <Delay = 2.19>
ST_6 : Operation 194 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 194 'br' <Predicate = (!exitcond_flatten & r_V == 26)> <Delay = 2.19>
ST_6 : Operation 195 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 195 'br' <Predicate = (!exitcond_flatten & r_V == 25)> <Delay = 2.19>
ST_6 : Operation 196 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 196 'br' <Predicate = (!exitcond_flatten & r_V == 24)> <Delay = 2.19>
ST_6 : Operation 197 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 197 'br' <Predicate = (!exitcond_flatten & r_V == 23)> <Delay = 2.19>
ST_6 : Operation 198 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 198 'br' <Predicate = (!exitcond_flatten & r_V == 22)> <Delay = 2.19>
ST_6 : Operation 199 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 199 'br' <Predicate = (!exitcond_flatten & r_V == 21)> <Delay = 2.19>
ST_6 : Operation 200 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 200 'br' <Predicate = (!exitcond_flatten & r_V == 20)> <Delay = 2.19>
ST_6 : Operation 201 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 201 'br' <Predicate = (!exitcond_flatten & r_V == 19)> <Delay = 2.19>
ST_6 : Operation 202 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 202 'br' <Predicate = (!exitcond_flatten & r_V == 18)> <Delay = 2.19>
ST_6 : Operation 203 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 203 'br' <Predicate = (!exitcond_flatten & r_V == 17)> <Delay = 2.19>
ST_6 : Operation 204 [1/1] (2.19ns)   --->   "br label %branch16" [cnn.cpp:735]   --->   Operation 204 'br' <Predicate = (!exitcond_flatten & r_V != 16 & r_V != 17 & r_V != 18 & r_V != 19 & r_V != 20 & r_V != 21 & r_V != 22 & r_V != 23 & r_V != 24 & r_V != 25 & r_V != 26 & r_V != 27 & r_V != 28 & r_V != 29 & r_V != 30)> <Delay = 2.19>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_output_1_3 = phi i32 [ %output_buffer_17_lo, %branch17 ], [ %output_buffer_18_lo, %branch18 ], [ %output_buffer_19_lo, %branch19 ], [ %output_buffer_20_lo, %branch20 ], [ %output_buffer_21_lo, %branch21 ], [ %output_buffer_22_lo, %branch22 ], [ %output_buffer_23_lo, %branch23 ], [ %output_buffer_24_lo, %branch24 ], [ %output_buffer_25_lo, %branch25 ], [ %output_buffer_26_lo, %branch26 ], [ %output_buffer_27_lo, %branch27 ], [ %output_buffer_28_lo, %branch28 ], [ %output_buffer_29_lo, %branch29 ], [ %output_buffer_30_lo, %branch30 ], [ %output_buffer_31_lo, %branch31 ], [ %output_buffer_16_lo, %.preheader.preheader ]" [cnn.cpp:735]   --->   Operation 205 'phi' 'tmp_output_1_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_output_2, i32 31)" [cnn.cpp:736]   --->   Operation 206 'bitselect' 'tmp_50' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_50, %IsNL_read" [cnn.cpp:736]   --->   Operation 207 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (1.76ns)   --->   "br i1 %or_cond, label %4, label %._crit_edge7_ifconv" [cnn.cpp:736]   --->   Operation 208 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i32 %tmp_output_2 to i45" [cnn.cpp:738]   --->   Operation 209 'sext' 'tmp_37_cast' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (8.51ns)   --->   "%tmp_22 = mul i45 %tmp_37_cast, 3276" [cnn.cpp:738]   --->   Operation 210 'mul' 'tmp_22' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i45.i32.i32(i45 %tmp_22, i32 15, i32 44)" [cnn.cpp:738]   --->   Operation 211 'partselect' 'tmp_7' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i32 %tmp_output_1_3 to i45" [cnn.cpp:746]   --->   Operation 212 'sext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (8.51ns)   --->   "%tmp_24 = mul i45 3276, %tmp_41_cast" [cnn.cpp:746]   --->   Operation 213 'mul' 'tmp_24' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.39>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_output = sext i30 %tmp_7 to i32" [cnn.cpp:738]   --->   Operation 214 'sext' 'tmp_output' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (1.76ns)   --->   "br label %._crit_edge7_ifconv" [cnn.cpp:739]   --->   Operation 215 'br' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.76>
ST_8 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_output_1_2)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_output_1_3, i32 31)" [cnn.cpp:744]   --->   Operation 216 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node tmp_output_1_2)   --->   "%or_cond1 = and i1 %tmp_51, %IsNL_read" [cnn.cpp:744]   --->   Operation 217 'and' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node tmp_output_1_2)   --->   "%tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i45.i32.i32(i45 %tmp_24, i32 15, i32 44)" [cnn.cpp:746]   --->   Operation 218 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tmp_output_1_2)   --->   "%tmp_output_1 = sext i30 %tmp_11 to i32" [cnn.cpp:746]   --->   Operation 219 'sext' 'tmp_output_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_output_1_2 = select i1 %or_cond1, i32 %tmp_output_1, i32 %tmp_output_1_3" [cnn.cpp:744]   --->   Operation 220 'select' 'tmp_output_1_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp_output2_1)   --->   "%tmp_26 = ashr i32 %tmp_output_1_2, %tmp_16" [cnn.cpp:755]   --->   Operation 221 'ashr' 'tmp_26' <Predicate = (tmp_15)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp_output2_1)   --->   "%tmp_55 = trunc i32 %tmp_26 to i16" [cnn.cpp:755]   --->   Operation 222 'trunc' 'tmp_55' <Predicate = (tmp_15)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp_output2_1)   --->   "%tmp_56 = trunc i32 %tmp_output_1_2 to i16" [cnn.cpp:744]   --->   Operation 223 'trunc' 'tmp_56' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_output2_1 = select i1 %tmp_15, i16 %tmp_55, i16 %tmp_56" [cnn.cpp:752]   --->   Operation 224 'select' 'tmp_output2_1' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.47>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_output1 = phi i32 [ %tmp_output, %4 ], [ %tmp_output_2, %branch16 ]"   --->   Operation 225 'phi' 'tmp_output1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%cnt_V_1_load = load i2* %cnt_V_1" [cnn.cpp:764]   --->   Operation 226 'load' 'cnt_V_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%ouput_array1_1_load = load i16* %ouput_array1_1" [cnn.cpp:763]   --->   Operation 227 'load' 'ouput_array1_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%ouput_array1_1_3_lo = load i16* %ouput_array1_1_3" [cnn.cpp:763]   --->   Operation 228 'load' 'ouput_array1_1_3_lo' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%ouput_array_1_load = load i16* %ouput_array_1" [cnn.cpp:762]   --->   Operation 229 'load' 'ouput_array_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%ouput_array_1_3_loa = load i16* %ouput_array_1_3" [cnn.cpp:762]   --->   Operation 230 'load' 'ouput_array_1_3_loa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_output2)   --->   "%tmp_25 = ashr i32 %tmp_output1, %tmp_16" [cnn.cpp:754]   --->   Operation 231 'ashr' 'tmp_25' <Predicate = (tmp_15)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_output2)   --->   "%tmp_52 = trunc i32 %tmp_25 to i16" [cnn.cpp:754]   --->   Operation 232 'trunc' 'tmp_52' <Predicate = (tmp_15)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_output2)   --->   "%tmp_53 = trunc i32 %tmp_output1 to i16" [cnn.cpp:738]   --->   Operation 233 'trunc' 'tmp_53' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_output2 = select i1 %tmp_15, i16 %tmp_52, i16 %tmp_53" [cnn.cpp:752]   --->   Operation 234 'select' 'tmp_output2' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i2 %cnt_V_1_load to i1" [cnn.cpp:764]   --->   Operation 235 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.80ns)   --->   "%ouput_array_1_1 = select i1 %tmp_58, i16 %tmp_output2, i16 %ouput_array_1_3_loa" [cnn.cpp:762]   --->   Operation 236 'select' 'ouput_array_1_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.80ns)   --->   "%ouput_array_1_2 = select i1 %tmp_58, i16 %ouput_array_1_load, i16 %tmp_output2" [cnn.cpp:762]   --->   Operation 237 'select' 'ouput_array_1_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.80ns)   --->   "%ouput_array1_1_1 = select i1 %tmp_58, i16 %ouput_array1_1_3_lo, i16 %tmp_output2_1" [cnn.cpp:763]   --->   Operation 238 'select' 'ouput_array1_1_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.80ns)   --->   "%ouput_array1_1_2 = select i1 %tmp_58, i16 %tmp_output2_1, i16 %ouput_array1_1_load" [cnn.cpp:763]   --->   Operation 239 'select' 'ouput_array1_1_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (1.56ns)   --->   "%cnt_V = add i2 1, %cnt_V_1_load" [cnn.cpp:764]   --->   Operation 240 'add' 'cnt_V' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.95ns)   --->   "%tmp_27 = icmp eq i2 %cnt_V, -2" [cnn.cpp:765]   --->   Operation 241 'icmp' 'tmp_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %5, label %._crit_edge7_ifconv.._crit_edge10_crit_edge" [cnn.cpp:765]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (1.76ns)   --->   "store i2 %cnt_V, i2* %cnt_V_1" [cnn.cpp:764]   --->   Operation 243 'store' <Predicate = (!tmp_27)> <Delay = 1.76>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [cnn.cpp:765]   --->   Operation 244 'br' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%t_V_load = load i8* %t_V" [cnn.cpp:776]   --->   Operation 245 'load' 't_V_load' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%t_V_1_load = load i8* %t_V_1" [cnn.cpp:773]   --->   Operation 246 'load' 't_V_1_load' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_output3 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %ouput_array_1_1, i16 %ouput_array_1_2)" [cnn.cpp:762]   --->   Operation 247 'bitconcatenate' 'tmp_output3' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_output3_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %ouput_array1_1_2, i16 %ouput_array1_1_1)" [cnn.cpp:763]   --->   Operation 248 'bitconcatenate' 'tmp_output3_1' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_28 = zext i8 %t_V_1_load to i64" [cnn.cpp:772]   --->   Operation 249 'zext' 'tmp_28' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%output_tmp_addr = getelementptr [169 x i32]* %output_tmp, i64 0, i64 %tmp_28" [cnn.cpp:772]   --->   Operation 250 'getelementptr' 'output_tmp_addr' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %tmp_output3, i32* %output_tmp_addr, align 4" [cnn.cpp:772]   --->   Operation 251 'store' <Predicate = (tmp_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_9 : Operation 252 [1/1] (1.91ns)   --->   "%outputoffset_V = add i8 %t_V_1_load, 1" [cnn.cpp:773]   --->   Operation 252 'add' 'outputoffset_V' <Predicate = (tmp_27)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_29 = zext i8 %t_V_load to i64" [cnn.cpp:775]   --->   Operation 253 'zext' 'tmp_29' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%output_tmp1_addr = getelementptr [169 x i32]* %output_tmp1, i64 0, i64 %tmp_29" [cnn.cpp:775]   --->   Operation 254 'getelementptr' 'output_tmp1_addr' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (3.25ns)   --->   "store i32 %tmp_output3_1, i32* %output_tmp1_addr, align 4" [cnn.cpp:775]   --->   Operation 255 'store' <Predicate = (tmp_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_9 : Operation 256 [1/1] (1.91ns)   --->   "%outputoffset1_V = add i8 %t_V_load, 1" [cnn.cpp:776]   --->   Operation 256 'add' 'outputoffset1_V' <Predicate = (tmp_27)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (1.76ns)   --->   "store i2 0, i2* %cnt_V_1"   --->   Operation 257 'store' <Predicate = (tmp_27)> <Delay = 1.76>
ST_9 : Operation 258 [1/1] (1.76ns)   --->   "store i8 %outputoffset_V, i8* %t_V_1" [cnn.cpp:773]   --->   Operation 258 'store' <Predicate = (tmp_27)> <Delay = 1.76>
ST_9 : Operation 259 [1/1] (1.76ns)   --->   "store i8 %outputoffset1_V, i8* %t_V" [cnn.cpp:776]   --->   Operation 259 'store' <Predicate = (tmp_27)> <Delay = 1.76>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [cnn.cpp:778]   --->   Operation 260 'br' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_14)" [cnn.cpp:779]   --->   Operation 261 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "store i16 %ouput_array_1_1, i16* %ouput_array_1_3" [cnn.cpp:762]   --->   Operation 262 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "store i16 %ouput_array_1_2, i16* %ouput_array_1" [cnn.cpp:762]   --->   Operation 263 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "store i16 %ouput_array1_1_1, i16* %ouput_array1_1_3" [cnn.cpp:763]   --->   Operation 264 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "store i16 %ouput_array1_1_2, i16* %ouput_array1_1" [cnn.cpp:763]   --->   Operation 265 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn.cpp:731]   --->   Operation 266 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 3.63>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%tm_V_load = load i6* @tm_V, align 1" [cnn.cpp:729]   --->   Operation 267 'load' 'tm_V_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (1.82ns)   --->   "%tmp_19 = add i6 %tm_V_load, 1" [cnn.cpp:729]   --->   Operation 268 'add' 'tmp_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (1.81ns)   --->   "store i6 %tmp_19, i6* @tm_V, align 1" [cnn.cpp:729]   --->   Operation 269 'store' <Predicate = true> <Delay = 1.81>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "br label %3" [cnn.cpp:729]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%outputoffsetarray_0_1 = phi i32 [ %outputoffsetarray, %7 ], [ %outputoffsetarray_0_3, %0 ]" [cnn.cpp:784]   --->   Operation 271 'phi' 'outputoffsetarray_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%outputoffsetarray_1_1 = phi i32 [ %outputoffsetarray1, %7 ], [ %outputoffsetarray_1_3, %0 ]" [cnn.cpp:784]   --->   Operation 272 'phi' 'outputoffsetarray_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%tm_next_0_V_write_a = phi i6 [ %tm_next_V, %7 ], [ %tm_next_0_V_read_1, %0 ]" [cnn.cpp:784]   --->   Operation 273 'phi' 'tm_next_0_V_write_a' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i6, i32, i32 } undef, i6 %tm_next_0_V_write_a, 0" [cnn.cpp:784]   --->   Operation 274 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i6, i32, i32 } %mrv, i32 %outputoffsetarray_0_1, 1" [cnn.cpp:784]   --->   Operation 275 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i6, i32, i32 } %mrv_1, i32 %outputoffsetarray_1_1, 2" [cnn.cpp:784]   --->   Operation 276 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "ret { i6, i32, i32 } %mrv_2" [cnn.cpp:784]   --->   Operation 277 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'store' operation (cnn.cpp:711) of constant 0 on static variable 'tm_V' [72]  (1.81 ns)

 <State 2>: 5.26ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_8') [82]  (1.77 ns)
	'phi' operation ('p_8') [82]  (0 ns)
	'mul' operation ('bound') [96]  (3.49 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'add' operation ('tmp_17', cnn.cpp:781) [303]  (2.46 ns)

 <State 4>: 4.36ns
The critical path consists of the following:
	'phi' operation ('tc.V') with incoming values : ('tc.V', cnn.cpp:731) [112]  (0 ns)
	'icmp' operation ('exitcond', cnn.cpp:731) [118]  (1.36 ns)
	'select' operation ('p_5_mid2', cnn.cpp:731) [119]  (1.22 ns)
	'add' operation ('tc.V', cnn.cpp:731) [290]  (1.78 ns)

 <State 5>: 9.63ns
The critical path consists of the following:
	'mul' operation ('tmp_23', cnn.cpp:734) [122]  (3.36 ns)
	'add' operation ('tmp_30', cnn.cpp:734) [126]  (3.02 ns)
	'getelementptr' operation ('output_buffer_6_add', cnn.cpp:734) [134]  (0 ns)
	'load' operation ('output_buffer_6_loa', cnn.cpp:734) on array 'output_buffer_6' [168]  (3.25 ns)

 <State 6>: 6.46ns
The critical path consists of the following:
	'load' operation ('output_buffer_0_loa', cnn.cpp:734) on array 'output_buffer_0' [162]  (3.25 ns)
	'mux' operation ('tmp_output', cnn.cpp:734) [194]  (3.21 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'phi' operation ('tmp_output_1', cnn.cpp:735) with incoming values : ('output_buffer_16_lo', cnn.cpp:734) ('output_buffer_17_lo', cnn.cpp:734) ('output_buffer_18_lo', cnn.cpp:734) ('output_buffer_19_lo', cnn.cpp:734) ('output_buffer_20_lo', cnn.cpp:734) ('output_buffer_21_lo', cnn.cpp:734) ('output_buffer_22_lo', cnn.cpp:734) ('output_buffer_23_lo', cnn.cpp:734) ('output_buffer_24_lo', cnn.cpp:734) ('output_buffer_25_lo', cnn.cpp:734) ('output_buffer_26_lo', cnn.cpp:734) ('output_buffer_27_lo', cnn.cpp:734) ('output_buffer_28_lo', cnn.cpp:734) ('output_buffer_29_lo', cnn.cpp:734) ('output_buffer_30_lo', cnn.cpp:734) ('output_buffer_31_lo', cnn.cpp:734) [228]  (0 ns)
	'mul' operation ('tmp_24', cnn.cpp:746) [248]  (8.51 ns)

 <State 8>: 5.4ns
The critical path consists of the following:
	'and' operation ('or_cond1', cnn.cpp:744) [246]  (0 ns)
	'select' operation ('tmp_output_1', cnn.cpp:744) [251]  (0.978 ns)
	'select' operation ('tmp_output2_1', cnn.cpp:752) [259]  (4.42 ns)

 <State 9>: 8.48ns
The critical path consists of the following:
	'phi' operation ('tmp_output') with incoming values : ('tmp_output', cnn.cpp:734) ('tmp_output', cnn.cpp:738) [239]  (0 ns)
	'ashr' operation ('tmp_25', cnn.cpp:754) [252]  (0 ns)
	'select' operation ('tmp_output2', cnn.cpp:752) [256]  (4.42 ns)
	'select' operation ('ouput_array[1]', cnn.cpp:762) [261]  (0.805 ns)
	'store' operation (cnn.cpp:772) of variable 'tmp_output3', cnn.cpp:762 on array 'output_tmp' [278]  (3.25 ns)

 <State 10>: 3.64ns
The critical path consists of the following:
	'load' operation ('tm_V_load', cnn.cpp:729) on static variable 'tm_V' [297]  (0 ns)
	'add' operation ('tmp_19', cnn.cpp:729) [298]  (1.83 ns)
	'store' operation (cnn.cpp:729) of variable 'tmp_19', cnn.cpp:729 on static variable 'tm_V' [299]  (1.81 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
