simSeconds 0.05731255706399999
simTicks 57312426263.5975
finalTick 399849950881301.94
simFreq 999998000000.0
hostSeconds 221.06544732
hostTickRate 264232052.160692
hostMemory 52585844.212207995
simInsts 109999798.89730398
simOps 119117073.14318003
hostInstRate 508009.12469900004
hostOpRate 549863.247192
system.clk_domain.clock 999.9980000000002
system.cpu_clk_domain.clock 499.9990000000001
system.cpu_voltage_domain.voltage 0.9999980000000002
system.l2.demandHits::switch_cpus.inst 62311.854066
system.l2.demandHits::switch_cpus.data 466172.39377900003
system.l2.demandHits::total 528484.247845
system.l2.overallHits::switch_cpus.inst 62311.854066
system.l2.overallHits::switch_cpus.data 466172.39377900003
system.l2.overallHits::total 528484.247845
system.l2.demandMisses::cpu.inst 3.2423719999999996
system.l2.demandMisses::cpu.data 3.8544929999999993
system.l2.demandMisses::switch_cpus.inst 320.27156499999995
system.l2.demandMisses::switch_cpus.data 50314.869783999995
system.l2.demandMisses::total 50635.13188900002
system.l2.overallMisses::cpu.inst 3.2423719999999996
system.l2.overallMisses::cpu.data 3.8544929999999993
system.l2.overallMisses::switch_cpus.inst 320.27156499999995
system.l2.overallMisses::switch_cpus.data 50314.869783999995
system.l2.overallMisses::total 50635.13188900002
system.l2.demandMissLatency::switch_cpus.inst 26989630.971999995
system.l2.demandMissLatency::switch_cpus.data 4419841020.0005
system.l2.demandMissLatency::total 4446829859.1275
system.l2.overallMissLatency::switch_cpus.inst 26989630.971999995
system.l2.overallMissLatency::switch_cpus.data 4419841020.0005
system.l2.overallMissLatency::total 4446829859.1275
system.l2.demandAccesses::cpu.inst 3.2423719999999996
system.l2.demandAccesses::cpu.data 3.8544929999999993
system.l2.demandAccesses::switch_cpus.inst 62632.125631
system.l2.demandAccesses::switch_cpus.data 516487.263563
system.l2.demandAccesses::total 579119.3797340001
system.l2.overallAccesses::cpu.inst 3.2423719999999996
system.l2.overallAccesses::cpu.data 3.8544929999999993
system.l2.overallAccesses::switch_cpus.inst 62632.125631
system.l2.overallAccesses::switch_cpus.data 516487.263563
system.l2.overallAccesses::total 579119.3797340001
system.l2.demandMissRate::cpu.inst 0.9999980000000002
system.l2.demandMissRate::cpu.data 0.9999980000000002
system.l2.demandMissRate::switch_cpus.inst 0.006846283452000001
system.l2.demandMissRate::switch_cpus.data 0.07627032969800002
system.l2.demandMissRate::total 0.071151855653
system.l2.overallMissRate::cpu.inst 0.9999980000000002
system.l2.overallMissRate::cpu.data 0.9999980000000002
system.l2.overallMissRate::switch_cpus.inst 0.006846283452000001
system.l2.overallMissRate::switch_cpus.data 0.07627032969800002
system.l2.overallMissRate::total 0.071151855653
system.l2.demandAvgMissLatency::switch_cpus.inst 83236.99624232143
system.l2.demandAvgMissLatency::switch_cpus.data 82584.12838062839
system.l2.demandAvgMissLatency::total 82594.05326847828
system.l2.overallAvgMissLatency::switch_cpus.inst 83236.99624232143
system.l2.overallAvgMissLatency::switch_cpus.data 82584.12838062839
system.l2.overallAvgMissLatency::total 82594.05326847828
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 320.27156499999995
system.l2.demandMshrMisses::switch_cpus.data 50314.869783999995
system.l2.demandMshrMisses::total 50635.13188900002
system.l2.overallMshrMisses::switch_cpus.inst 320.27156499999995
system.l2.overallMshrMisses::switch_cpus.data 50314.869783999995
system.l2.overallMshrMisses::total 50635.13188900002
system.l2.demandMshrMissLatency::switch_cpus.inst 23786915.321999997
system.l2.demandMshrMissLatency::switch_cpus.data 3916692322.1605
system.l2.demandMshrMissLatency::total 3940478540.2375
system.l2.overallMshrMissLatency::switch_cpus.inst 23786915.321999997
system.l2.overallMshrMissLatency::switch_cpus.data 3916692322.1605
system.l2.overallMshrMissLatency::total 3940478540.2375
system.l2.demandMshrMissRate::switch_cpus.inst 0.006846283452000001
system.l2.demandMshrMissRate::switch_cpus.data 0.07627032969800002
system.l2.demandMshrMissRate::total 0.071151855653
system.l2.overallMshrMissRate::switch_cpus.inst 0.006846283452000001
system.l2.overallMshrMissRate::switch_cpus.data 0.07627032969800002
system.l2.overallMshrMissRate::total 0.071151855653
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73237.01624232142
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72584.14838062836
system.l2.demandAvgMshrMissLatency::total 72594.07326847829
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73237.01624232142
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72584.14838062836
system.l2.overallAvgMshrMissLatency::total 72594.07326847829
system.l2.replacements 37865.452195
system.l2.ReadCleanReq.hits::switch_cpus.inst 62311.854066
system.l2.ReadCleanReq.hits::total 62311.854066
system.l2.ReadCleanReq.misses::cpu.inst 3.2423719999999996
system.l2.ReadCleanReq.misses::switch_cpus.inst 320.27156499999995
system.l2.ReadCleanReq.misses::total 320.27242500000006
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 26989630.971999995
system.l2.ReadCleanReq.missLatency::total 26989630.971999995
system.l2.ReadCleanReq.accesses::cpu.inst 3.2423719999999996
system.l2.ReadCleanReq.accesses::switch_cpus.inst 62632.125631
system.l2.ReadCleanReq.accesses::total 62632.126491
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999980000000002
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.006846283452000001
system.l2.ReadCleanReq.missRate::total 0.006846283452000001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83236.99624232143
system.l2.ReadCleanReq.avgMissLatency::total 83233.99682944258
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 320.27156499999995
system.l2.ReadCleanReq.mshrMisses::total 320.27156499999995
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 23786915.321999997
system.l2.ReadCleanReq.mshrMissLatency::total 23786915.321999997
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.006846283452000001
system.l2.ReadCleanReq.mshrMissRate::total 0.006810450262000001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73237.01624232142
system.l2.ReadCleanReq.avgMshrMissLatency::total 73237.01624232142
system.l2.ReadExReq.hits::switch_cpus.data 65887.02547
system.l2.ReadExReq.hits::total 65887.02547
system.l2.ReadExReq.misses::switch_cpus.data 23953.364843000003
system.l2.ReadExReq.misses::total 23953.364843000003
system.l2.ReadExReq.missLatency::switch_cpus.data 2203931236.4365005
system.l2.ReadExReq.missLatency::total 2203931236.4365005
system.l2.ReadExReq.accesses::switch_cpus.data 89840.390313
system.l2.ReadExReq.accesses::total 89840.390313
system.l2.ReadExReq.missRate::switch_cpus.data 0.17026566769800006
system.l2.ReadExReq.missRate::total 0.17026566769800006
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 79964.34442331012
system.l2.ReadExReq.avgMissLatency::total 79964.34442331012
system.l2.ReadExReq.mshrMisses::switch_cpus.data 23953.364843000003
system.l2.ReadExReq.mshrMisses::total 23953.364843000003
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1964397588.0065
system.l2.ReadExReq.mshrMissLatency::total 1964397588.0065
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.17026566769800006
system.l2.ReadExReq.mshrMissRate::total 0.17026566769800006
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 69964.36442331011
system.l2.ReadExReq.avgMshrMissLatency::total 69964.36442331011
system.l2.ReadSharedReq.hits::switch_cpus.data 400285.368309
system.l2.ReadSharedReq.hits::total 400285.368309
system.l2.ReadSharedReq.misses::cpu.data 3.3919300000000003
system.l2.ReadSharedReq.misses::switch_cpus.data 26361.546221000004
system.l2.ReadSharedReq.misses::total 26361.547511000004
system.l2.ReadSharedReq.missLatency::switch_cpus.data 2215913161.429
system.l2.ReadSharedReq.missLatency::total 2215913161.429
system.l2.ReadSharedReq.accesses::cpu.data 3.3919300000000003
system.l2.ReadSharedReq.accesses::switch_cpus.data 426646.8732499999
system.l2.ReadSharedReq.accesses::total 426646.8732499999
system.l2.ReadSharedReq.missRate::cpu.data 0.9999980000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.052081757991000004
system.l2.ReadSharedReq.missRate::total 0.052083907561
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82764.18717180888
system.l2.ReadSharedReq.avgMissLatency::total 82763.12092654352
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 26361.546221000004
system.l2.ReadSharedReq.mshrMisses::total 26361.546221000004
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 1952297699.219
system.l2.ReadSharedReq.mshrMissLatency::total 1952297699.219
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.052081757991000004
system.l2.ReadSharedReq.mshrMissRate::total 0.052073504571
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72764.20717180891
system.l2.ReadSharedReq.avgMshrMissLatency::total 72764.20717180891
system.l2.WritebackClean.hits::writebacks 62545.173553
system.l2.WritebackClean.hits::total 62545.173553
system.l2.WritebackClean.accesses::writebacks 62545.173553
system.l2.WritebackClean.accesses::total 62545.173553
system.l2.WritebackDirty.hits::writebacks 290735.38734
system.l2.WritebackDirty.hits::total 290735.38734
system.l2.WritebackDirty.accesses::writebacks 290735.38734
system.l2.WritebackDirty.accesses::total 290735.38734
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.l2.tags.tagsInUse 11127.516543923464
system.l2.tags.totalRefs 1262404.46037
system.l2.tags.sampledRefs 54136.30005100001
system.l2.tags.avgRefs 118.08550438146898
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.6323338942289993
system.l2.tags.occupancies::cpu.data 3.27392101987
system.l2.tags.occupancies::switch_cpus.inst 445.181060375649
system.l2.tags.occupancies::switch_cpus.data 10584.364590215366
system.l2.tags.avgOccs::cpu.inst 8.052054399999999e-05
system.l2.tags.avgOccs::cpu.data 0.00010001004099999998
system.l2.tags.avgOccs::switch_cpus.inst 0.013585907051
system.l2.tags.avgOccs::switch_cpus.data 0.32300917871100004
system.l2.tags.avgOccs::total 0.339584950293
system.l2.tags.occupanciesTaskId::1024 16191.091407000002
system.l2.tags.ageTaskId_1024::1 19.860631
system.l2.tags.ageTaskId_1024::2 308.741635
system.l2.tags.ageTaskId_1024::3 2096.3715869999996
system.l2.tags.ratioOccsTaskId::1024 0.4941128906630001
system.l2.tags.tagAccesses 9319352.242502999
system.l2.tags.dataAccesses 9319352.242502999
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 320.27156499999995
system.mem_ctrls.avgPriority_switch_cpus.data::samples 50280.310243
system.mem_ctrls.priorityMinLatency 1.8755875e-08
system.mem_ctrls.priorityMaxLatency 0.0141590598459135
system.mem_ctrls.numReadWriteTurnArounds 1158.7967239999998
system.mem_ctrls.numWriteReadTurnArounds 1158.7967239999998
system.mem_ctrls.numStayReadState 127706.88075299999
system.mem_ctrls.numStayWriteState 17508.733621
system.mem_ctrls.readReqs 50635.13188900002
system.mem_ctrls.writeReqs 18648.640209
system.mem_ctrls.readBursts 50635.13188900002
system.mem_ctrls.writeBursts 18648.640209
system.mem_ctrls.servicedByWrQ 34.559541
system.mem_ctrls.mergedWrBursts 0.239549
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.02891623
system.mem_ctrls.avgWrQLen 6.96749106
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 50635.13188900002
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 18648.640209
system.mem_ctrls.rdQLenPdf::0 28436.518941000002
system.mem_ctrls.rdQLenPdf::1 21794.108305
system.mem_ctrls.rdQLenPdf::2 344.42354399999994
system.mem_ctrls.rdQLenPdf::3 23.86903
system.mem_ctrls.rdQLenPdf::4 1.5596459999999999
system.mem_ctrls.rdQLenPdf::5 0.092882
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.678386
system.mem_ctrls.wrQLenPdf::1 0.57321
system.mem_ctrls.wrQLenPdf::2 0.492377
system.mem_ctrls.wrQLenPdf::3 0.447934
system.mem_ctrls.wrQLenPdf::4 0.447934
system.mem_ctrls.wrQLenPdf::5 0.447934
system.mem_ctrls.wrQLenPdf::6 0.447934
system.mem_ctrls.wrQLenPdf::7 0.447934
system.mem_ctrls.wrQLenPdf::8 0.447934
system.mem_ctrls.wrQLenPdf::9 0.447934
system.mem_ctrls.wrQLenPdf::10 0.447934
system.mem_ctrls.wrQLenPdf::11 0.447934
system.mem_ctrls.wrQLenPdf::12 0.447934
system.mem_ctrls.wrQLenPdf::13 0.447934
system.mem_ctrls.wrQLenPdf::14 0.447934
system.mem_ctrls.wrQLenPdf::15 37.067946
system.mem_ctrls.wrQLenPdf::16 43.622441
system.mem_ctrls.wrQLenPdf::17 798.998469
system.mem_ctrls.wrQLenPdf::18 1128.5548050000002
system.mem_ctrls.wrQLenPdf::19 1165.120165
system.mem_ctrls.wrQLenPdf::20 1168.978836
system.mem_ctrls.wrQLenPdf::21 1167.144926
system.mem_ctrls.wrQLenPdf::22 1168.532543
system.mem_ctrls.wrQLenPdf::23 1174.732465
system.mem_ctrls.wrQLenPdf::24 1171.8537270000002
system.mem_ctrls.wrQLenPdf::25 1206.1273260000003
system.mem_ctrls.wrQLenPdf::26 1196.599969
system.mem_ctrls.wrQLenPdf::27 1174.004612
system.mem_ctrls.wrQLenPdf::28 1193.378035
system.mem_ctrls.wrQLenPdf::29 1203.35458
system.mem_ctrls.wrQLenPdf::30 1183.5782829999998
system.mem_ctrls.wrQLenPdf::31 1273.718956
system.mem_ctrls.wrQLenPdf::32 1180.655421
system.mem_ctrls.wrQLenPdf::33 4.7933129999999995
system.mem_ctrls.wrQLenPdf::34 0.464661
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 2211.810624
system.mem_ctrls.bytesReadSys 3240648.440896001
system.mem_ctrls.bytesWrittenSys 1193512.973376
system.mem_ctrls.avgRdBWSys 48489977.98541136
system.mem_ctrls.avgWrBWSys 17028817.669802517
system.mem_ctrls.totGap 57268283704.83001
system.mem_ctrls.avgGap 12035944.59593584
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 20497.380159999997
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3217939.855552
system.mem_ctrls.requestorReadRate::switch_cpus.inst 333641.483332532
system.mem_ctrls.requestorReadRate::switch_cpus.data 48118504.19636246
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 320.27156499999995
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 50314.869783999995
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 10589047.670499997
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1851938855.6625
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 32087.74982743
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31520.25043188
system.mem_ctrls.dram.bytesRead::cpu.inst 207.51180799999997
system.mem_ctrls.dram.bytesRead::cpu.data 246.68755199999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 20497.380159999997
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3220151.6661759997
system.mem_ctrls.dram.bytesRead::total 3240648.440896001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 207.51180799999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 20497.380159999997
system.mem_ctrls.dram.bytesInstRead::total 20497.435200000004
system.mem_ctrls.dram.numReads::cpu.inst 3.2423719999999996
system.mem_ctrls.dram.numReads::cpu.data 3.8544929999999993
system.mem_ctrls.dram.numReads::switch_cpus.inst 320.27156499999995
system.mem_ctrls.dram.numReads::switch_cpus.data 50314.869783999995
system.mem_ctrls.dram.numReads::total 50635.13188900002
system.mem_ctrls.dram.bwRead::cpu.inst 36422.48661
system.mem_ctrls.dram.bwRead::cpu.data 43254.49842799999
system.mem_ctrls.dram.bwRead::switch_cpus.inst 333641.485934
system.mem_ctrls.dram.bwRead::switch_cpus.data 48156483.523401
system.mem_ctrls.dram.bwRead::total 48489978.00222699
system.mem_ctrls.dram.bwInstRead::cpu.inst 36422.48661
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 333641.485934
system.mem_ctrls.dram.bwInstRead::total 333654.850764
system.mem_ctrls.dram.bwTotal::cpu.inst 36422.48661
system.mem_ctrls.dram.bwTotal::cpu.data 43254.49842799999
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 333641.485934
system.mem_ctrls.dram.bwTotal::switch_cpus.data 48156483.523401
system.mem_ctrls.dram.bwTotal::total 65518795.641578
system.mem_ctrls.dram.readBursts 50600.572348000016
system.mem_ctrls.dram.writeBursts 18637.483962
system.mem_ctrls.dram.perBankRdBursts::0 3164.6101870000007
system.mem_ctrls.dram.perBankRdBursts::1 3410.062442
system.mem_ctrls.dram.perBankRdBursts::2 3093.743372000001
system.mem_ctrls.dram.perBankRdBursts::3 3068.3864869999998
system.mem_ctrls.dram.perBankRdBursts::4 3213.5284619999993
system.mem_ctrls.dram.perBankRdBursts::5 3159.156792
system.mem_ctrls.dram.perBankRdBursts::6 3202.536508
system.mem_ctrls.dram.perBankRdBursts::7 3197.037526
system.mem_ctrls.dram.perBankRdBursts::8 3214.760168
system.mem_ctrls.dram.perBankRdBursts::9 3059.277004
system.mem_ctrls.dram.perBankRdBursts::10 3039.780218
system.mem_ctrls.dram.perBankRdBursts::11 3319.4226799999997
system.mem_ctrls.dram.perBankRdBursts::12 3110.800808
system.mem_ctrls.dram.perBankRdBursts::13 3071.8980889999993
system.mem_ctrls.dram.perBankRdBursts::14 3195.8601890000004
system.mem_ctrls.dram.perBankRdBursts::15 3079.7114159999996
system.mem_ctrls.dram.perBankWrBursts::0 1175.4379029999998
system.mem_ctrls.dram.perBankWrBursts::1 1290.7553719999999
system.mem_ctrls.dram.perBankWrBursts::2 1125.500165
system.mem_ctrls.dram.perBankWrBursts::3 1088.481073
system.mem_ctrls.dram.perBankWrBursts::4 1218.94996
system.mem_ctrls.dram.perBankWrBursts::5 1213.721307
system.mem_ctrls.dram.perBankWrBursts::6 1207.4194889999999
system.mem_ctrls.dram.perBankWrBursts::7 1243.688452
system.mem_ctrls.dram.perBankWrBursts::8 1226.471871
system.mem_ctrls.dram.perBankWrBursts::9 1050.962676
system.mem_ctrls.dram.perBankWrBursts::10 1104.848331
system.mem_ctrls.dram.perBankWrBursts::11 1184.540171
system.mem_ctrls.dram.perBankWrBursts::12 1123.006092
system.mem_ctrls.dram.perBankWrBursts::13 1076.650964
system.mem_ctrls.dram.perBankWrBursts::14 1167.809452
system.mem_ctrls.dram.perBankWrBursts::15 1139.2406839999999
system.mem_ctrls.dram.totQLat 913766862.3155001
system.mem_ctrls.dram.totBusLat 253002861.73999998
system.mem_ctrls.dram.totMemAccLat 1862527593.8404996
system.mem_ctrls.dram.avgQLat 12795.316118149998
system.mem_ctrls.dram.avgBusLat 4999.99
system.mem_ctrls.dram.avgMemAccLat 31545.278618149998
system.mem_ctrls.dram.readRowHits 37443.284516
system.mem_ctrls.dram.writeRowHits 15137.898870999998
system.mem_ctrls.dram.readRowHitRate 60.08422621
system.mem_ctrls.dram.writeRowHitRate 32.58225609
system.mem_ctrls.dram.bytesPerActivate::samples 16657.227791
system.mem_ctrls.dram.bytesPerActivate::mean 203.511300818438
system.mem_ctrls.dram.bytesPerActivate::gmean 114.24750214025
system.mem_ctrls.dram.bytesPerActivate::stdev 268.28385119319796
system.mem_ctrls.dram.bytesPerActivate::0-127 9394.294071
system.mem_ctrls.dram.bytesPerActivate::128-255 2111.203347999999
system.mem_ctrls.dram.bytesPerActivate::256-383 898.9777409999997
system.mem_ctrls.dram.bytesPerActivate::384-511 718.3970710000001
system.mem_ctrls.dram.bytesPerActivate::512-639 683.7162569999998
system.mem_ctrls.dram.bytesPerActivate::640-767 543.503232
system.mem_ctrls.dram.bytesPerActivate::768-895 431.4358770000001
system.mem_ctrls.dram.bytesPerActivate::896-1023 356.712943
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1517.084501
system.mem_ctrls.dram.bytesPerActivate::total 16657.227791
system.mem_ctrls.dram.dramBytesRead 3238436.630272001
system.mem_ctrls.dram.dramBytesWritten 1192798.973568
system.mem_ctrls.dram.avgRdBW 48.45199869682799
system.mem_ctrls.dram.avgWrBW 17.01678005911
system.mem_ctrls.dram.peakBW 12799.974400000003
system.mem_ctrls.dram.busUtil 0.51167858
system.mem_ctrls.dram.busUtilRead 0.37905107000000005
system.mem_ctrls.dram.busUtilWrite 0.13328524
system.mem_ctrls.dram.pageHitRate 60.52414466
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.mem_ctrls.dram.rank0.actEnergy 61028940.133980006
system.mem_ctrls.dram.rank0.preEnergy 32438435.937929995
system.mem_ctrls.dram.rank0.readEnergy 182134701.08064
system.mem_ctrls.dram.rank0.writeEnergy 49923838.42362
system.mem_ctrls.dram.rank0.refreshEnergy 4524111998.243761
system.mem_ctrls.dram.rank0.actBackEnergy 3128590807.5509706
system.mem_ctrls.dram.rank0.preBackEnergy 19373368051.76544
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 27351596773.13634
system.mem_ctrls.dram.rank0.averagePower 476.00211229480504
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 50308256329.06
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1913756143.646
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 5090413790.8915
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 57901132.536240004
system.mem_ctrls.dram.rank1.preEnergy 30775743.528915003
system.mem_ctrls.dram.rank1.readEnergy 179153385.48408
system.mem_ctrls.dram.rank1.writeEnergy 47363827.85802
system.mem_ctrls.dram.rank1.refreshEnergy 4524111998.243761
system.mem_ctrls.dram.rank1.actBackEnergy 2929881619.2251096
system.mem_ctrls.dram.rank1.preBackEnergy 19540702105.092476
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 27309889811.968605
system.mem_ctrls.dram.rank1.averagePower 475.307170075565
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 50743438924.69325
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1913756143.646
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 4655231195.25825
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.membus.transDist::ReadResp 26681.819935999996
system.membus.transDist::CleanEvict 19009.274460999997
system.membus.transDist::ReadExReq 23953.364843000003
system.membus.transDist::ReadExResp 23953.364843000003
system.membus.transDist::ReadSharedReq 26681.819935999996
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 139045.465466
system.membus.pktCount::total 139045.465466
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4434161.414272002
system.membus.pktSize::total 4434161.414272002
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 50752.452285
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 50752.452285
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 50752.452285
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.membus.reqLayer0.occupancy 170373557.47350004
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 271410461.06574994
system.membus.respLayer1.utilization 0.0015614000000000001
system.membus.snoop_filter.totRequests 88410.333577
system.membus.snoop_filter.hitSingleRequests 37657.881292000005
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 114624865.49829398
system.switch_cpus.cpi 1.146213082295
system.switch_cpus.ipc 0.8776355487369999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 121888320.89213799
system.switch_cpus.nonSpecInstsAdded 250.03957400000004
system.switch_cpus.instsIssued 117343804.82502499
system.switch_cpus.squashedInstsIssued 437.46666700000003
system.switch_cpus.squashedInstsExamined 13578008.752647
system.switch_cpus.squashedOperandsExamined 12142970.843182003
system.switch_cpus.squashedNonSpecRemoved 211.57227800000007
system.switch_cpus.numIssuedDist::samples 114399503.49621099
system.switch_cpus.numIssuedDist::mean 1.03141467092
system.switch_cpus.numIssuedDist::stdev 1.1212442959529998
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 48645668.870464996
system.switch_cpus.numIssuedDist::1 31946320.888965998
system.switch_cpus.numIssuedDist::2 19003725.553951003
system.switch_cpus.numIssuedDist::3 12569573.111045998
system.switch_cpus.numIssuedDist::4 1793455.7598500003
system.switch_cpus.numIssuedDist::5 278423.480709
system.switch_cpus.numIssuedDist::6 79156.006809
system.switch_cpus.numIssuedDist::7 25001.584100000004
system.switch_cpus.numIssuedDist::8 58178.240315
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999554000000002
system.switch_cpus.numIssuedDist::total 114399503.49621099
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 118050.46817499999
system.switch_cpus.statFuBusy::IntDiv 150002.67363400004
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 5659.994952
system.switch_cpus.statFuBusy::MemWrite 295.0293270000001
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 46.479941000000004
system.switch_cpus.statIssuedInstType_0::IntAlu 71605954.63630599
system.switch_cpus.statIssuedInstType_0::IntMult 1207983.77513
system.switch_cpus.statIssuedInstType_0::IntDiv 351185.98273800005
system.switch_cpus.statIssuedInstType_0::FloatAdd 50926.33997200001
system.switch_cpus.statIssuedInstType_0::FloatCmp 10215.824589
system.switch_cpus.statIssuedInstType_0::FloatCvt 52964.957049000004
system.switch_cpus.statIssuedInstType_0::FloatMult 0.00688
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 372.890837
system.switch_cpus.statIssuedInstType_0::FloatMisc 302333.220953
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 17519.420412000003
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 1261344.9128610003
system.switch_cpus.statIssuedInstType_0::SimdCmp 1218.5567310000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 52231.142022999986
system.switch_cpus.statIssuedInstType_0::SimdMisc 360005.361432
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 954626.4402240001
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 30517167.205978
system.switch_cpus.statIssuedInstType_0::MemWrite 10597707.670969
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 117343804.82502499
system.switch_cpus.issueRate 1.029400965138
system.switch_cpus.fuBusy 274008.16608800006
system.switch_cpus.fuBusyRate 0.0023333109239999992
system.switch_cpus.intInstQueueReads 336710369.898369
system.switch_cpus.intInstQueueWrites 129008250.41272901
system.switch_cpus.intInstQueueWakeupAccesses 107914971.14085
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 12651189.330117
system.switch_cpus.vecInstQueueWrites 6458329.271629999
system.switch_cpus.vecInstQueueWakeupAccesses 6299375.977816
system.switch_cpus.intAluAccesses 111290763.89100097
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 6327002.620171001
system.switch_cpus.numSquashedInsts 1700781.570729
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 42985.109001
system.switch_cpus.idleCycles 225363.00613300005
system.switch_cpus.MemDepUnit__0.insertedLoads 31383539.025163002
system.switch_cpus.MemDepUnit__0.insertedStores 10986237.835206
system.switch_cpus.MemDepUnit__0.conflictingLoads 4204202.423708
system.switch_cpus.MemDepUnit__0.conflictingStores 402.0078710000001
system.switch_cpus.MemDepUnit__0.MDPLookups 24610398.209667005
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 6773140.8154959995
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 3024685.67827
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 808142.4229900001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 971351.7589230001
system.switch_cpus.branchPred.lookups_0::CallDirect 927189.006102
system.switch_cpus.branchPred.lookups_0::CallIndirect 6.576007
system.switch_cpus.branchPred.lookups_0::DirectCond 14407087.871920997
system.switch_cpus.branchPred.lookups_0::DirectUncond 1539463.35797
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 3952.6754410000003
system.switch_cpus.branchPred.lookups_0::total 17849051.246364
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 259810.895479
system.switch_cpus.branchPred.squashes_0::CallDirect 215652.76215400003
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.994075
system.switch_cpus.branchPred.squashes_0::DirectCond 3460967.557892001
system.switch_cpus.branchPred.squashes_0::DirectUncond 267711.519895
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 1010.0781169999999
system.switch_cpus.branchPred.squashes_0::total 4205153.807612001
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 201.483703
system.switch_cpus.branchPred.corrected_0::CallDirect 8701.835160999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 1.484877
system.switch_cpus.branchPred.corrected_0::DirectCond 1998184.217663
system.switch_cpus.branchPred.corrected_0::DirectUncond 18900.518689999997
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.056701
system.switch_cpus.branchPred.corrected_0::total 2026010.5967949997
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 711540.7686559998
system.switch_cpus.branchPred.committed_0::CallDirect 711536.1409239998
system.switch_cpus.branchPred.committed_0::CallIndirect 5.581932
system.switch_cpus.branchPred.committed_0::DirectCond 10946121.040663
system.switch_cpus.branchPred.committed_0::DirectUncond 1271752.015724
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 2942.5973239999994
system.switch_cpus.branchPred.committed_0::total 13643898.145223
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 192.40911
system.switch_cpus.branchPred.mispredicted_0::CallDirect 7556.6473909999995
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 1.4596749999999998
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1942959.6009820006
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 13454.197380000001
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.069055999999996
system.switch_cpus.branchPred.mispredicted_0::total 1964184.383594
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8018888.802066
system.switch_cpus.branchPred.targetProvider_0::BTB 8855763.950392
system.switch_cpus.branchPred.targetProvider_0::RAS 971351.743309
system.switch_cpus.branchPred.targetProvider_0::Indirect 3046.7505969999997
system.switch_cpus.branchPred.targetProvider_0::total 17849051.246364
system.switch_cpus.branchPred.targetWrong_0::NoBranch 935722.7063189999
system.switch_cpus.branchPred.targetWrong_0::Return 1090085.657301
system.switch_cpus.branchPred.targetWrong_0::CallDirect 201.468089
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.7650859999999999
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 2026010.5967949997
system.switch_cpus.branchPred.condPredicted 14407087.871920997
system.switch_cpus.branchPred.condPredictedTaken 6588201.444583001
system.switch_cpus.branchPred.condIncorrect 2026010.5967949997
system.switch_cpus.branchPred.predTakenBTBMiss 53049.922097
system.switch_cpus.branchPred.NotTakenMispredicted 935924.9394939998
system.switch_cpus.branchPred.TakenMispredicted 1090085.657301
system.switch_cpus.branchPred.BTBLookups 17849051.246364
system.switch_cpus.branchPred.BTBUpdates 935700.9142130001
system.switch_cpus.branchPred.BTBHits 14707873.027895004
system.switch_cpus.branchPred.BTBHitRatio 0.8242114177470001
system.switch_cpus.branchPred.BTBMispredicted 69039.298372
system.switch_cpus.branchPred.indirectLookups 3959.2514480000004
system.switch_cpus.branchPred.indirectHits 3046.7505969999997
system.switch_cpus.branchPred.indirectMisses 912.500851
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 971351.7589230001
system.switch_cpus.branchPred.btb.lookups::CallDirect 927189.006102
system.switch_cpus.branchPred.btb.lookups::CallIndirect 6.576007
system.switch_cpus.branchPred.btb.lookups::DirectCond 14407087.871920997
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1539463.35797
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 3952.6754410000003
system.switch_cpus.branchPred.btb.lookups::total 17849051.246364
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 971351.7589230001
system.switch_cpus.branchPred.btb.misses::CallDirect 9511.5354
system.switch_cpus.branchPred.btb.misses::CallIndirect 6.576007
system.switch_cpus.branchPred.btb.misses::DirectCond 2088765.8377150001
system.switch_cpus.branchPred.btb.misses::DirectUncond 67589.83498300002
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 3952.6754410000003
system.switch_cpus.branchPred.btb.misses::total 3141178.2184689995
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 8701.835160999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 908098.5603620001
system.switch_cpus.branchPred.btb.updates::DirectUncond 18900.518689999997
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 935700.9142130001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 8701.835160999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 908098.5603620001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 18900.518689999997
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 935700.9142130001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.switch_cpus.branchPred.indirectBranchPred.lookups 3959.2514480000004
system.switch_cpus.branchPred.indirectBranchPred.hits 3046.7505969999997
system.switch_cpus.branchPred.indirectBranchPred.misses 912.500851
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 22.541578000000005
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 3981.7930259999994
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1187006.477588
system.switch_cpus.branchPred.ras.pops 1187005.515152
system.switch_cpus.branchPred.ras.squashes 475464.65170800005
system.switch_cpus.branchPred.ras.used 711540.7686559998
system.switch_cpus.branchPred.ras.correct 711348.3595459998
system.switch_cpus.branchPred.ras.incorrect 192.40911
system.switch_cpus.commit.commitSquashedInsts 13578461.835395
system.switch_cpus.commit.branchMispredicts 1998414.3298699998
system.switch_cpus.commit.numCommittedDist::samples 109101539.84219798
system.switch_cpus.commit.numCommittedDist::mean 0.9987250720389997
system.switch_cpus.commit.numCommittedDist::stdev 1.1268876411520001
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 51221352.110245995
system.switch_cpus.commit.numCommittedDist::1 26050759.481083
system.switch_cpus.commit.numCommittedDist::2 13225512.86104
system.switch_cpus.commit.numCommittedDist::3 18603915.389829002
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999940000000005
system.switch_cpus.commit.numCommittedDist::total 109101539.84219798
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 18.847307999999998
system.switch_cpus.commit.functionCalls 711541.722856
system.switch_cpus.commit.committedInstType_0::No_OpClass 36.854834999999994
system.switch_cpus.commit.committedInstType_0::IntAlu 66136563.34098299
system.switch_cpus.commit.committedInstType_0::IntMult 1190528.216948
system.switch_cpus.commit.committedInstType_0::IntDiv 350829.463971
system.switch_cpus.commit.committedInstType_0::FloatAdd 50918.84919000001
system.switch_cpus.commit.committedInstType_0::FloatCmp 6363.158636
system.switch_cpus.commit.committedInstType_0::FloatCvt 51298.936821
system.switch_cpus.commit.committedInstType_0::FloatMult 0.00688
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 372.890837
system.switch_cpus.commit.committedInstType_0::FloatMisc 302302.301697
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 13268.335592
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1260853.6552970002
system.switch_cpus.commit.committedInstType_0::SimdCmp 1155.5857839999999
system.switch_cpus.commit.committedInstType_0::SimdCvt 52222.38226599999
system.switch_cpus.commit.committedInstType_0::SimdMisc 345770.52375
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 953892.1145109999
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 27369485.162957996
system.switch_cpus.commit.committedInstType_0::MemWrite 10227669.591694
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 108313531.37265
system.switch_cpus.commit.commitEligibleSamples 18603915.389829002
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 461.21043099999997
system.switch_cpus.commitStats0.numInsts 100002765.62531398
system.switch_cpus.commitStats0.numOps 108313531.37265
system.switch_cpus.commitStats0.numInstsNotNOP 99999800.31060901
system.switch_cpus.commitStats0.numOpsNotNOP 108310566.05794501
system.switch_cpus.commitStats0.cpi 1.146213082295
system.switch_cpus.commitStats0.ipc 0.8776355487369999
system.switch_cpus.commitStats0.numMemRefs 37597154.754652
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 95324829.567118
system.switch_cpus.commitStats0.numLoadInsts 27369485.162957996
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 10227650.435314
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 6263907.076780999
system.switch_cpus.commitStats0.committedInstType::No_OpClass 36.854834999999994
system.switch_cpus.commitStats0.committedInstType::IntAlu 66136563.34098299
system.switch_cpus.commitStats0.committedInstType::IntMult 1190528.216948
system.switch_cpus.commitStats0.committedInstType::IntDiv 350829.463971
system.switch_cpus.commitStats0.committedInstType::FloatAdd 50918.84919000001
system.switch_cpus.commitStats0.committedInstType::FloatCmp 6363.158636
system.switch_cpus.commitStats0.committedInstType::FloatCvt 51298.936821
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.00688
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 372.890837
system.switch_cpus.commitStats0.committedInstType::FloatMisc 302302.301697
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 13268.335592
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1260853.6552970002
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1155.5857839999999
system.switch_cpus.commitStats0.committedInstType::SimdCvt 52222.38226599999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 345770.52375
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 953892.1145109999
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 27369485.162957996
system.switch_cpus.commitStats0.committedInstType::MemWrite 10227669.591694
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 108313531.37265
system.switch_cpus.commitStats0.committedControl::IsControl 13643898.284822
system.switch_cpus.commitStats0.committedControl::IsDirectControl 12929409.33691
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 714488.9479120001
system.switch_cpus.commitStats0.committedControl::IsCondControl 10946121.135450002
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2697777.1493719993
system.switch_cpus.commitStats0.committedControl::IsCall 711541.722856
system.switch_cpus.commitStats0.committedControl::IsReturn 711540.7686559998
system.switch_cpus.decode.idleCycles 39475670.256591
system.switch_cpus.decode.blockedCycles 11160514.248121
system.switch_cpus.decode.runCycles 60316551.850301
system.switch_cpus.decode.unblockCycles 1447527.7808739997
system.switch_cpus.decode.squashCycles 1999239.3603240002
system.switch_cpus.decode.branchResolved 8753276.335341997
system.switch_cpus.decode.branchMispred 28370.856497999997
system.switch_cpus.decode.decodedInsts 129278741.615666
system.switch_cpus.decode.squashedInsts 16844.772197
system.switch_cpus.executeStats0.numInsts 115643023.703766
system.switch_cpus.executeStats0.numNop 2985.874913
system.switch_cpus.executeStats0.numBranches 14561809.918625
system.switch_cpus.executeStats0.numLoadInsts 29999237.971831992
system.switch_cpus.executeStats0.numStoreInsts 10506250.508137
system.switch_cpus.executeStats0.instRate 1.0144805502740002
system.switch_cpus.executeStats0.numCCRegReads 37428650.061891
system.switch_cpus.executeStats0.numCCRegWrites 38129084.345034
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 142045937.567182
system.switch_cpus.executeStats0.numIntRegWrites 76052350.573108
system.switch_cpus.executeStats0.numMemRefs 40505488.479969
system.switch_cpus.executeStats0.numMiscRegReads 20868169.734032005
system.switch_cpus.executeStats0.numMiscRegWrites 161194.926083
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 490.773551
system.switch_cpus.executeStats0.numVecPredRegWrites 191.278936
system.switch_cpus.executeStats0.numVecRegReads 6844691.628447001
system.switch_cpus.executeStats0.numVecRegWrites 4488062.174888001
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 9830162.444298
system.switch_cpus.fetch.cycles 70402901.013349
system.switch_cpus.fetch.squashCycles 4053683.4283500006
system.switch_cpus.fetch.cacheLines 39661883.909702
system.switch_cpus.fetch.icacheSquashes 777159.108213
system.switch_cpus.fetch.nisnDist::samples 114399503.49621099
system.switch_cpus.fetch.nisnDist::mean 1.161809401952
system.switch_cpus.fetch.nisnDist::stdev 1.2429681521980003
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 50244814.495215
system.switch_cpus.fetch.nisnDist::1 26989033.688118998
system.switch_cpus.fetch.nisnDist::2 6306864.22539
system.switch_cpus.fetch.nisnDist::3 30858791.087487
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999940000000005
system.switch_cpus.fetch.nisnDist::total 114399503.49621099
system.switch_cpus.fetchStats0.numInsts 122432348.02813096
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.074437342039
system.switch_cpus.fetchStats0.numBranches 17849051.246364
system.switch_cpus.fetchStats0.branchRate 0.15656644705
system.switch_cpus.fetchStats0.icacheStallCycles 41969629.255208
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1999239.3603240002
system.switch_cpus.iew.blockCycles 4604736.929409001
system.switch_cpus.iew.unblockCycles 2186092.2407799996
system.switch_cpus.iew.dispatchedInsts 121891556.80662502
system.switch_cpus.iew.dispSquashedInsts 347130.055254
system.switch_cpus.iew.dispLoadInsts 31383539.025163002
system.switch_cpus.iew.dispStoreInsts 10986237.835206
system.switch_cpus.iew.dispNonSpecInsts 250.03957400000004
system.switch_cpus.iew.iqFullEvents 16334.901351999999
system.switch_cpus.iew.lsqFullEvents 2078484.2729239997
system.switch_cpus.iew.predictedTakenIncorrect 1117181.0012339999
system.switch_cpus.iew.predictedNotTakenIncorrect 952863.827302
system.switch_cpus.iew.branchMispredicts 2070044.8285359999
system.switch_cpus.iew.instsToCommit 114688112.285023
system.switch_cpus.iew.writebackCount 114214347.11866596
system.switch_cpus.iew.producerInst 52102780.56180701
system.switch_cpus.iew.consumerInst 82044496.03108099
system.switch_cpus.iew.wbRate 1.001949483747
system.switch_cpus.iew.wbFanout 0.635287320866
system.switch_cpus.lsq0.forwLoads 336333.53668900003
system.switch_cpus.lsq0.squashedLoads 4014054.9376870007
system.switch_cpus.lsq0.ignoredResponses 345.70682800000003
system.switch_cpus.lsq0.memOrderViolation 809.8809630000001
system.switch_cpus.lsq0.squashedStores 758569.4051760001
system.switch_cpus.lsq0.rescheduledLoads 11187.345221
system.switch_cpus.lsq0.blockedByCache 2251.4034890000003
system.switch_cpus.lsq0.loadToUse::samples 27369484.703038003
system.switch_cpus.lsq0.loadToUse::mean 4.385931403722
system.switch_cpus.lsq0.loadToUse::stdev 8.372500907306
system.switch_cpus.lsq0.loadToUse::0-9 26459825.782246996
system.switch_cpus.lsq0.loadToUse::10-19 42484.86579900001
system.switch_cpus.lsq0.loadToUse::20-29 747222.506401
system.switch_cpus.lsq0.loadToUse::30-39 35274.123600000006
system.switch_cpus.lsq0.loadToUse::40-49 191.369909
system.switch_cpus.lsq0.loadToUse::80-89 200.309574
system.switch_cpus.lsq0.loadToUse::90-99 189.79209999999998
system.switch_cpus.lsq0.loadToUse::100-109 4907.828482999999
system.switch_cpus.lsq0.loadToUse::110-119 677.7990840000001
system.switch_cpus.lsq0.loadToUse::120-129 9493.997265999997
system.switch_cpus.lsq0.loadToUse::130-139 9476.238925
system.switch_cpus.lsq0.loadToUse::140-149 40935.417514
system.switch_cpus.lsq0.loadToUse::150-159 1060.059953
system.switch_cpus.lsq0.loadToUse::160-169 518.0474260000001
system.switch_cpus.lsq0.loadToUse::170-179 4373.281473999999
system.switch_cpus.lsq0.loadToUse::180-189 244.39178199999998
system.switch_cpus.lsq0.loadToUse::190-199 473.45359600000006
system.switch_cpus.lsq0.loadToUse::200-209 6647.7309350000005
system.switch_cpus.lsq0.loadToUse::210-219 97.227906
system.switch_cpus.lsq0.loadToUse::220-229 17.886047
system.switch_cpus.lsq0.loadToUse::250-259 18.676000000000002
system.switch_cpus.lsq0.loadToUse::260-269 24.52764100000001
system.switch_cpus.lsq0.loadToUse::270-279 27.835700999999993
system.switch_cpus.lsq0.loadToUse::280-289 57.196918999999994
system.switch_cpus.lsq0.loadToUse::290-299 98.65878199999999
system.switch_cpus.lsq0.loadToUse::overflows 4438.181231
system.switch_cpus.lsq0.loadToUse::min_value 1.000428
system.switch_cpus.lsq0.loadToUse::max_value 889.1187809999999
system.switch_cpus.lsq0.loadToUse::total 27369484.703038003
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.077268
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.077268
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.077268
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.077268
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.077268
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 57312426263.5975
system.switch_cpus.rename.squashCycles 1999239.3603240002
system.switch_cpus.rename.idleCycles 40940138.002143
system.switch_cpus.rename.blockCycles 7163822.165444999
system.switch_cpus.rename.serializeStallCycles 256145.043396
system.switch_cpus.rename.runCycles 60197192.96582399
system.switch_cpus.rename.unblockCycles 3842965.9590789997
system.switch_cpus.rename.renamedInsts 126592543.77499202
system.switch_cpus.rename.ROBFullEvents 73606.09295699997
system.switch_cpus.rename.IQFullEvents 182708.885178
system.switch_cpus.rename.LQFullEvents 16766.210568000002
system.switch_cpus.rename.SQFullEvents 3340338.895828999
system.switch_cpus.rename.fullRegistersEvents 25444.650089000002
system.switch_cpus.rename.renamedOperands 145398363.90462103
system.switch_cpus.rename.lookups 228751941.60200602
system.switch_cpus.rename.intLookups 154763365.786283
system.switch_cpus.rename.vecLookups 6889937.015997999
system.switch_cpus.rename.vecPredLookups 387.149768
system.switch_cpus.rename.committedMaps 122907911.54740298
system.switch_cpus.rename.undoneMaps 22490453.897098
system.switch_cpus.rename.serializing 9682.48783
system.switch_cpus.rename.tempSerializing 1.187786
system.switch_cpus.rename.skidInsts 1192916.3019359997
system.switch_cpus.rob.reads 212389165.64261398
system.switch_cpus.rob.writes 249094926.41649702
system.switch_cpus.rob.squashedLoads 4095212.550025
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 783023.0603280001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999800.31060901
system.switch_cpus.thread_0.numOps 108310566.05794501
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 489279.01462299994
system.tol2bus.transDist::WritebackDirty 309384.027549
system.tol2bus.transDist::WritebackClean 62545.173553
system.tol2bus.transDist::CleanEvict 245164.437117
system.tol2bus.transDist::ReadExReq 89840.390313
system.tol2bus.transDist::ReadExResp 89840.46610599999
system.tol2bus.transDist::ReadCleanReq 62632.151693
system.tol2bus.transDist::ReadSharedReq 426646.8732499999
system.tol2bus.pktCount::total 1737861.2505809998
system.tol2bus.pktSize::total 59673601.05087999
system.tol2bus.snoops 37865.477396999995
system.tol2bus.snoopTraffic 1193514.5863039999
system.tol2bus.snoopFanout::samples 617181.9591779999
system.tol2bus.snoopFanout::mean 0.000273317234
system.tol2bus.snoopFanout::stdev 0.01130885173
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 616963.3750010001
system.tol2bus.snoopFanout::1 218.58417699999998
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9995680000000002
system.tol2bus.snoopFanout::total 617181.9591779999
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 57312426263.5975
system.tol2bus.reqLayer0.occupancy 932552907.3964999
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 94025008.449855
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 774829877.9609191
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1158544.6930069998
system.tol2bus.snoop_filter.hitSingleRequests 579228.1986250001
system.tol2bus.snoop_filter.hitMultiRequests 11.000672999999999
system.tol2bus.snoop_filter.totSnoops 207.570903
system.tol2bus.snoop_filter.hitSingleSnoops 207.570903
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999980000000002
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 18648.640209
system.l2.writebacks::total 18648.640209
system.l2.tags.occupancies::writebacks 92.06463858284502
system.l2.tags.avgOccs::writebacks 0.002809595748
system.l2.tags.ageTaskId_1024::4 13766.633041
system.mem_ctrls.avgPriority_writebacks::samples 18648.400660000003
system.mem_ctrls.requestorWriteAccesses::writebacks 18648.640209
system.mem_ctrls.requestorWriteAvgLat::writebacks 464759969.0840936
system.mem_ctrls.dram.bytesWritten::writebacks 1193512.973376
system.mem_ctrls.dram.bytesWritten::total 1193512.973376
system.mem_ctrls.dram.numWrites::writebacks 18648.640209
system.mem_ctrls.dram.numWrites::total 18648.640209
system.mem_ctrls.dram.bwWrite::writebacks 17028817.662218
system.mem_ctrls.dram.bwWrite::total 17028817.662218
system.mem_ctrls.dram.bwTotal::writebacks 17028817.662218
system.membus.transDist::WritebackDirty 18648.640209
system.switch_cpus.lsq0.loadToUse::50-59 138.31518300000002
system.l2.ReadExReq.misses::cpu.data 0.462563
system.l2.ReadExReq.accesses::cpu.data 0.462563
system.l2.ReadExReq.missRate::cpu.data 0.334521
system.switch_cpus.fetch.miscStallCycles 13.814609
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.315513
system.switch_cpus.lsq0.loadToUse::70-79 170.041188
system.l2.InvalidateReq.hits::switch_cpus.data 79.756449
system.l2.InvalidateReq.hits::total 79.756449
system.l2.InvalidateReq.accesses::switch_cpus.data 197.076845
system.l2.InvalidateReq.accesses::total 197.076845
system.switch_cpus.lsq0.loadToUse::60-69 189.440898
system.switch_cpus.lsq0.loadToUse::240-249 14.098306
system.tol2bus.transDist::InvalidateReq 197.076845
system.tol2bus.transDist::InvalidateResp 197.076845
system.l2.tags.ageTaskId_1024::0 1.301386
system.l2.InvalidateReq.misses::switch_cpus.data 117.32039600000002
system.l2.InvalidateReq.misses::total 117.32039600000002
system.l2.InvalidateReq.missRate::switch_cpus.data 0.314878045101
system.l2.InvalidateReq.missRate::total 0.314878045101
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 117.32039600000002
system.l2.InvalidateReq.mshrMisses::total 117.32039600000002
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 2246234.814
system.l2.InvalidateReq.mshrMissLatency::total 2246234.814
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.314878045101
system.l2.InvalidateReq.mshrMissRate::total 0.314878045101
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 8564.227234784119
system.l2.InvalidateReq.avgMshrMissLatency::total 8564.227234784119
system.mem_ctrls.rdPerTurnAround::samples 1158.7967239999998
system.mem_ctrls.rdPerTurnAround::mean 618.2269711472679
system.mem_ctrls.rdPerTurnAround::gmean 157.60295299748398
system.mem_ctrls.rdPerTurnAround::stdev 1162.174158221965
system.mem_ctrls.rdPerTurnAround::0-1023 1136.265098
system.mem_ctrls.rdPerTurnAround::1024-2047 0.38160799999999995
system.mem_ctrls.rdPerTurnAround::20480-21503 0.04721
system.mem_ctrls.rdPerTurnAround::total 1158.7967239999998
system.mem_ctrls.wrPerTurnAround::samples 1158.7967239999998
system.mem_ctrls.wrPerTurnAround::mean 7.394019699207
system.mem_ctrls.wrPerTurnAround::gmean 7.390066842797999
system.mem_ctrls.wrPerTurnAround::stdev 0.218193682437
system.mem_ctrls.wrPerTurnAround::16 1112.389274
system.mem_ctrls.wrPerTurnAround::17 6.419623000000001
system.mem_ctrls.wrPerTurnAround::18 32.105795
system.mem_ctrls.wrPerTurnAround::19 6.607008
system.mem_ctrls.wrPerTurnAround::20 0.904849
system.mem_ctrls.wrPerTurnAround::21 0.27317400000000003
system.mem_ctrls.wrPerTurnAround::25 0.015614
system.mem_ctrls.wrPerTurnAround::27 0.015614
system.mem_ctrls.wrPerTurnAround::total 1158.7967239999998
system.mem_ctrls.requestorWriteBytes::writebacks 1192798.973568
system.mem_ctrls.requestorWriteRate::writebacks 17016780.064062525
system.mem_ctrls.requestorWriteTotalLat::writebacks 337183390145.48254
system.membus.transDist::InvalidateReq 117.32039600000002
system.switch_cpus.commit.commitNonSpecStalls 38.467296
system.switch_cpus.lsq0.loadToUse::230-239 10.703557
system.mem_ctrls.rdPerTurnAround::19456-20479 0.065773
system.mem_ctrls.wrPerTurnAround::31 0.065773
system.mem_ctrls.rdPerTurnAround::21504-22527 0.077268
system.mem_ctrls.dram.bytesPerActivate::64-71 2.12248
system.mem_ctrls.rdPerTurnAround::0-511 21.168032
system.mem_ctrls.rdPerTurnAround::512-1023 0.385479
system.mem_ctrls.rdPerTurnAround::13312-13823 0.03719
system.mem_ctrls.rdPerTurnAround::1536-2047 0.066572
system.mem_ctrls.rdPerTurnAround::2048-2559 0.015429
system.mem_ctrls.rdPerTurnAround::5120-5631 0.015429
system.mem_ctrls.rdPerTurnAround::11264-11775 0.015429
system.switch_cpus.fetch.pendingTrapStallCycles 120.002951
system.l2.UpgradeReq.hits::switch_cpus.data 0.025202
system.l2.UpgradeReq.hits::total 0.025202
system.l2.UpgradeReq.accesses::switch_cpus.data 0.025202
system.l2.UpgradeReq.accesses::total 0.025202
system.mem_ctrls.rdPerTurnAround::22528-23551 0.012601
system.tol2bus.transDist::UpgradeReq 0.025202
system.tol2bus.transDist::UpgradeResp 0.025202
system.mem_ctrls.rdPerTurnAround::1024-1535 0.051143
system.mem_ctrls.rdPerTurnAround::15360-15871 0.051143
system.mem_ctrls.rdPerTurnAround::23552-24575 0.103024
system.mem_ctrls.rdPerTurnAround::17408-18431 0.038296
CPI 1.146250943924469

Per-Address PND Load Violations:
