<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Soft\Gowin\Gowin_V1.9.9Beta-4\IDE\ipcore\UARTMASTER\data\uart_master_top.v<br>
D:\Soft\Gowin\Gowin_V1.9.9Beta-4\IDE\ipcore\UARTMASTER\data\uart_master_encrypt.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 23 23:02:11 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>UART_MASTER_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.71s, Peak memory usage = 35.379MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 35.379MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 35.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 35.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 35.379MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 35.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 35.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 35.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 35.379MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 35.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 35.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 35.379MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.952s, Peak memory usage = 47.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.069s, Peak memory usage = 47.582MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.092s, Peak memory usage = 47.582MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.608s, Elapsed time = 0h 0m 1s, Peak memory usage = 47.582MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>205</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>178</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>240</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>124</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>259(251 LUT, 8 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>205 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>205 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>I_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_CLK_ibuf/I </td>
</tr>
<tr>
<td>i4/u_baudset/rxclk_Z_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i4/u_baudset/rxclk_s1/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_CLK</td>
<td>100.0(MHz)</td>
<td>244.7(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>i4/u_baudset/rxclk_Z_2</td>
<td>100.0(MHz)</td>
<td>304.2(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s5/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s5/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s3/I1</td>
</tr>
<tr>
<td>2.591</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s3/F</td>
</tr>
<tr>
<td>2.771</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_1_s1/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_1_s1/F</td>
</tr>
<tr>
<td>3.456</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n51_s0/I0</td>
</tr>
<tr>
<td>3.990</td>
<td>0.534</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n51_s0/COUT</td>
</tr>
<tr>
<td>3.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0/CIN</td>
</tr>
<tr>
<td>4.038</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0/COUT</td>
</tr>
<tr>
<td>4.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0/CIN</td>
</tr>
<tr>
<td>4.086</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1/I2</td>
</tr>
<tr>
<td>4.708</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1/F</td>
</tr>
<tr>
<td>4.888</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.579, 64.053%; route: 1.080, 26.826%; tC2Q: 0.367, 9.121%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_uart_sram/LCR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/U_Txmitt/Tx_State_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_baudset/rxclk_Z_2[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_uart_sram/LCR_1_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>i4/u_uart_sram/LCR_1_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/n147_s25/I1</td>
</tr>
<tr>
<td>1.905</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/n147_s25/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/n147_s23/I0</td>
</tr>
<tr>
<td>2.591</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>i4/U_Txmitt/n147_s23/F</td>
</tr>
<tr>
<td>2.771</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/n148_s19/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/n148_s19/F</td>
</tr>
<tr>
<td>3.456</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/n148_s18/I2</td>
</tr>
<tr>
<td>3.899</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/n148_s18/F</td>
</tr>
<tr>
<td>4.079</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_State_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_baudset/rxclk_Z_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_State_0_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>i4/U_Txmitt/Tx_State_0_s1</td>
</tr>
<tr>
<td>10.084</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/U_Txmitt/Tx_State_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.949, 60.597%; route: 0.900, 27.985%; tC2Q: 0.367, 11.418%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_2_s3/I2</td>
</tr>
<tr>
<td>2.538</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_2_s3/F</td>
</tr>
<tr>
<td>2.718</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_2_s0/I2</td>
</tr>
<tr>
<td>3.161</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_2_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0/I0</td>
</tr>
<tr>
<td>3.875</td>
<td>0.534</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0/COUT</td>
</tr>
<tr>
<td>3.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0/CIN</td>
</tr>
<tr>
<td>3.923</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0/COUT</td>
</tr>
<tr>
<td>4.103</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1/I2</td>
</tr>
<tr>
<td>4.545</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1/F</td>
</tr>
<tr>
<td>4.725</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.416, 62.535%; route: 1.080, 27.959%; tC2Q: 0.367, 9.506%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/U_Rxcver/RxIdle_r_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/U_Rxcver/Rx_State_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_baudset/rxclk_Z_2[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/RxIdle_r_s5/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>i4/U_Rxcver/RxIdle_r_s5/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/n195_s9/I1</td>
</tr>
<tr>
<td>1.905</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>i4/U_Rxcver/n195_s9/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/n195_s7/I0</td>
</tr>
<tr>
<td>2.591</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Rxcver/n195_s7/F</td>
</tr>
<tr>
<td>2.771</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/n189_s0/I1</td>
</tr>
<tr>
<td>3.266</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Rxcver/n189_s0/F</td>
</tr>
<tr>
<td>3.446</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_State_0_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_baudset/rxclk_Z_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_State_0_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>i4/U_Rxcver/Rx_State_0_s1</td>
</tr>
<tr>
<td>9.846</td>
<td>-0.299</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/U_Rxcver/Rx_State_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.496, 57.919%; route: 0.720, 27.868%; tC2Q: 0.367, 14.213%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/U_Rxcver/RxIdle_r_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/U_Rxcver/Rx_State_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i4/u_baudset/rxclk_Z_2[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/RxIdle_r_s5/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>i4/U_Rxcver/RxIdle_r_s5/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/n195_s9/I1</td>
</tr>
<tr>
<td>1.905</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>i4/U_Rxcver/n195_s9/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/n195_s7/I0</td>
</tr>
<tr>
<td>2.591</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Rxcver/n195_s7/F</td>
</tr>
<tr>
<td>2.771</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/n189_s0/I1</td>
</tr>
<tr>
<td>3.266</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Rxcver/n189_s0/F</td>
</tr>
<tr>
<td>3.446</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_State_1_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i4/u_baudset/rxclk_Z_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>i4/u_baudset/rxclk_s1/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_State_1_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>i4/U_Rxcver/Rx_State_1_s1</td>
</tr>
<tr>
<td>9.846</td>
<td>-0.299</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/U_Rxcver/Rx_State_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.496, 57.919%; route: 0.720, 27.868%; tC2Q: 0.367, 14.213%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
