<?xml version="1.0" encoding="UTF-8"?>
<project name="coreConv" dir="">
  <FileSets>
    <FileSet Name="kernel_coreConv" Type="DesignSrcs">
      <File Path="/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp"/>
      <Config/>
    </FileSet>
  </FileSets>
  <Runs/>
</project>
