read_verilog ../top.v
synth
splice -wires
tee -o result.log dump
