-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_read_address_generator.vhd
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DSBF_read_address_generator
-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal/read address generator
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY DSBF_read_address_generator IS
  PORT( write_addr                        :   IN    std_logic_vector(5 DOWNTO 0);  -- ufix6
        delay                             :   IN    std_logic_vector(5 DOWNTO 0);  -- sfix6
        read_addr                         :   OUT   std_logic_vector(5 DOWNTO 0)  -- ufix6
        );
END DSBF_read_address_generator;


ARCHITECTURE rtl OF DSBF_read_address_generator IS

  -- Signals
  SIGNAL delay_signed                     : signed(5 DOWNTO 0);  -- sfix6
  SIGNAL write_addr_unsigned              : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Subtract_stage2_add_cast         : signed(7 DOWNTO 0);  -- sfix8
  SIGNAL Subtract_op_stage2               : signed(7 DOWNTO 0);  -- sfix8
  SIGNAL phase_center_reference_offset_out1 : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Increment_Real_World_out1        : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Subtract_stage3_sub_cast         : signed(7 DOWNTO 0);  -- sfix8
  SIGNAL Subtract_stage3_sub_temp         : signed(7 DOWNTO 0);  -- sfix8
  SIGNAL Subtract_out1                    : unsigned(5 DOWNTO 0);  -- ufix6

BEGIN
  -- To accommodate positive and negative delays, the read pointer needs to lag the write pointer by the maximum delay 
  -- + 1. For the maximum positive delay, this puts the read pointer 1 behind the write pointer.
  -- 
  -- this offset is the maximum possible delay from a microphone to the the center of the array
  -- 
  -- wrap on overflow is the desired behavior

  delay_signed <= signed(delay);

  write_addr_unsigned <= unsigned(write_addr);

  Subtract_stage2_add_cast <= signed(resize(write_addr_unsigned, 8));
  Subtract_op_stage2 <= resize(delay_signed, 8) + Subtract_stage2_add_cast;

  phase_center_reference_offset_out1 <= to_unsigned(16#07#, 6);

  Increment_Real_World_out1 <= phase_center_reference_offset_out1 + to_unsigned(16#01#, 6);

  Subtract_stage3_sub_cast <= signed(resize(Increment_Real_World_out1, 8));
  Subtract_stage3_sub_temp <= Subtract_op_stage2 - Subtract_stage3_sub_cast;
  Subtract_out1 <= unsigned(Subtract_stage3_sub_temp(5 DOWNTO 0));

  read_addr <= std_logic_vector(Subtract_out1);

END rtl;

