{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 14:14:14 2009 " "Info: Processing started: Tue Mar 31 14:14:14 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off lab_design -c lab_design_tq " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off lab_design -c lab_design_tq" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_design_tq EP2C15AF484C7 " "Info: Selected device EP2C15AF484C7 for design \"lab_design_tq\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a0 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a1 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a2 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a3 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a4 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a5 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a6 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a7 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a8 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a9 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a10 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a11 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a12 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a13 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a14 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a15 " "Info: Atom \"fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_7g62:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 0}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C7 " "Info: Device EP2C20F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ISTA_SDC_FOUND" "lab_design_tq.sdc " "Info: Reading SDC File: 'lab_design_tq.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 0}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_idl1 " "Info: Entity dcfifo_idl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe11\|dffe12a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe11\|dffe12a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe8\|dffe9a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe8\|dffe9a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 0}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Warning: Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:12:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:12:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|LJMV0916_0\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|LJMV0916_0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|LJMV0916_0\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|LJMV0916_0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:1:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:1:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:1:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:1:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:2:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:2:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:2:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:2:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:3:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:3:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:3:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:3:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:4:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:4:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:4:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:4:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:5:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:5:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:5:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:5:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:6:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:6:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:6:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:6:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:7:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:7:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:7:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:7:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:8:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:8:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:8:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:8:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:9:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:9:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:9:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:9:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:10:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:10:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:10:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:10:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:11:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:11:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:11:LJMV0916_1\|combout " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:11:LJMV0916_1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WSTA_SCC_NODE" "nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:12:LJMV0916_1\|dataa " "Warning: Node \"nabboc\|pzdyqx_impl_inst\|\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:12:LJMV0916_1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" 730 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|CJQJ5354:AJQA6937\|CLIA8751\[18\] " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|CJQJ5354:AJQA6937\|CLIA8751\[18\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7 " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_6 " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_6 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_5 " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_4 " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_3 " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_2 " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_1 " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_0 " "Warning: Node: pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 0}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Info: Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.500         FCLK " "Info:    7.500         FCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.128         SCLK " "Info:    5.128         SCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SPI3_RX_RFCLK " "Info:   10.000 SPI3_RX_RFCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SPI3_TX_TFCLK " "Info:   10.000 SPI3_TX_TFCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK (placed in PIN W12 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node SCLK (placed in PIN W12 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SCLK } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "src/lab_design.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/src/lab_design.v" 51 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FCLK (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node FCLK (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { FCLK } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FCLK" } } } } { "src/lab_design.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/src/lab_design.v" 50 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { FCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI3_RX_RFCLK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node SPI3_RX_RFCLK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SPI3_RX_RFCLK } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI3_RX_RFCLK" } } } } { "src/lab_design.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/src/lab_design.v" 54 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI3_RX_RFCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI3_TX_TFCLK (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node SPI3_TX_TFCLK (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { SPI3_TX_TFCLK } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI3_TX_TFCLK" } } } } { "src/lab_design.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/src/lab_design.v" 64 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI3_TX_TFCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info: Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7~2 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7~2" {  } { { "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" 703 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" 703 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" 791 0 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|WCRO7487_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info: Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502" {  } { { "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" 972 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_sclk  " "Info: Automatically promoted node reset_sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_sclk~_wirecell " "Info: Destination node reset_sclk~_wirecell" {  } { { "src/lab_design.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/src/lab_design.v" 112 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_sclk~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "src/lab_design.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/src/lab_design.v" 112 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_sclk" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_sclk~_wirecell  " "Info: Automatically promoted node reset_sclk~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|master_sink_ena~reg0 " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|master_sink_ena~reg0" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|master_sink_ena~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|disable_wr " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|disable_wr" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|disable_wr } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|rdy_for_next_block " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|rdy_for_next_block" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|rdy_for_next_block } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|burst_count_en " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|burst_count_en" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|burst_count_en } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_imag_in\[0\] " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_imag_in\[0\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|core_imag_in[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_real_in\[0\] " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_real_in\[0\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|core_real_in[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_imag_in\[1\] " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_imag_in\[1\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|core_imag_in[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_real_in\[1\] " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_real_in\[1\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|core_real_in[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_imag_in\[2\] " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_imag_in\[2\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|core_imag_in[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_real_in\[2\] " "Info: Destination node fft:iFFT\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|core_real_in\[2\]" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|core_real_in[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "src/lab_design.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/src/lab_design.v" 112 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_sclk~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_reset_fclk\[1\]  " "Info: Automatically promoted node reg_reset_fclk\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "src/lab_design.v" "" { Text "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/src/lab_design.v" 192 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_reset_fclk[1] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~442 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~442" {  } { { "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~442 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "d:/altera/80/quartus/libraries/megafunctions/pzdyqx.vhd" 972 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process0~0  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process0~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "86 I/O " "Extra Info: Packed 86 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 669 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 669 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:10 " "Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:10" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Info: Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 0}
{ "Info" "IFSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Info: Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Info: Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "84 " "Warning: Found 84 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_RX_RENB 0 " "Info: Pin \"SPI3_RX_RENB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TENB 0 " "Info: Pin \"SPI3_TX_TENB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[0\] 0 " "Info: Pin \"SPI3_TX_TDAT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[1\] 0 " "Info: Pin \"SPI3_TX_TDAT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[2\] 0 " "Info: Pin \"SPI3_TX_TDAT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[3\] 0 " "Info: Pin \"SPI3_TX_TDAT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[4\] 0 " "Info: Pin \"SPI3_TX_TDAT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[5\] 0 " "Info: Pin \"SPI3_TX_TDAT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[6\] 0 " "Info: Pin \"SPI3_TX_TDAT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[7\] 0 " "Info: Pin \"SPI3_TX_TDAT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[8\] 0 " "Info: Pin \"SPI3_TX_TDAT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[9\] 0 " "Info: Pin \"SPI3_TX_TDAT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[10\] 0 " "Info: Pin \"SPI3_TX_TDAT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[11\] 0 " "Info: Pin \"SPI3_TX_TDAT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[12\] 0 " "Info: Pin \"SPI3_TX_TDAT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[13\] 0 " "Info: Pin \"SPI3_TX_TDAT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[14\] 0 " "Info: Pin \"SPI3_TX_TDAT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[15\] 0 " "Info: Pin \"SPI3_TX_TDAT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[16\] 0 " "Info: Pin \"SPI3_TX_TDAT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[17\] 0 " "Info: Pin \"SPI3_TX_TDAT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[18\] 0 " "Info: Pin \"SPI3_TX_TDAT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[19\] 0 " "Info: Pin \"SPI3_TX_TDAT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[20\] 0 " "Info: Pin \"SPI3_TX_TDAT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[21\] 0 " "Info: Pin \"SPI3_TX_TDAT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[22\] 0 " "Info: Pin \"SPI3_TX_TDAT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[23\] 0 " "Info: Pin \"SPI3_TX_TDAT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[24\] 0 " "Info: Pin \"SPI3_TX_TDAT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[25\] 0 " "Info: Pin \"SPI3_TX_TDAT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[26\] 0 " "Info: Pin \"SPI3_TX_TDAT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[27\] 0 " "Info: Pin \"SPI3_TX_TDAT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[28\] 0 " "Info: Pin \"SPI3_TX_TDAT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[29\] 0 " "Info: Pin \"SPI3_TX_TDAT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[30\] 0 " "Info: Pin \"SPI3_TX_TDAT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TDAT\[31\] 0 " "Info: Pin \"SPI3_TX_TDAT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TSOP 0 " "Info: Pin \"SPI3_TX_TSOP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TEOP 0 " "Info: Pin \"SPI3_TX_TEOP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TERR 0 " "Info: Pin \"SPI3_TX_TERR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TMOD\[0\] 0 " "Info: Pin \"SPI3_TX_TMOD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI3_TX_TMOD\[1\] 0 " "Info: Pin \"SPI3_TX_TMOD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_RST_N 0 " "Info: Pin \"FIFOA_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_CS_N 0 " "Info: Pin \"FIFOA_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_EN 0 " "Info: Pin \"FIFOA_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_WR 0 " "Info: Pin \"FIFOA_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[0\] 0 " "Info: Pin \"FIFOA_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[1\] 0 " "Info: Pin \"FIFOA_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[2\] 0 " "Info: Pin \"FIFOA_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[3\] 0 " "Info: Pin \"FIFOA_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[4\] 0 " "Info: Pin \"FIFOA_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[5\] 0 " "Info: Pin \"FIFOA_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[6\] 0 " "Info: Pin \"FIFOA_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[7\] 0 " "Info: Pin \"FIFOA_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[8\] 0 " "Info: Pin \"FIFOA_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[9\] 0 " "Info: Pin \"FIFOA_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[10\] 0 " "Info: Pin \"FIFOA_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[11\] 0 " "Info: Pin \"FIFOA_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[12\] 0 " "Info: Pin \"FIFOA_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[13\] 0 " "Info: Pin \"FIFOA_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[14\] 0 " "Info: Pin \"FIFOA_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[15\] 0 " "Info: Pin \"FIFOA_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[16\] 0 " "Info: Pin \"FIFOA_DATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[17\] 0 " "Info: Pin \"FIFOA_DATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[18\] 0 " "Info: Pin \"FIFOA_DATA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[19\] 0 " "Info: Pin \"FIFOA_DATA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[20\] 0 " "Info: Pin \"FIFOA_DATA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[21\] 0 " "Info: Pin \"FIFOA_DATA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[22\] 0 " "Info: Pin \"FIFOA_DATA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[23\] 0 " "Info: Pin \"FIFOA_DATA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[24\] 0 " "Info: Pin \"FIFOA_DATA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[25\] 0 " "Info: Pin \"FIFOA_DATA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[26\] 0 " "Info: Pin \"FIFOA_DATA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[27\] 0 " "Info: Pin \"FIFOA_DATA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[28\] 0 " "Info: Pin \"FIFOA_DATA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[29\] 0 " "Info: Pin \"FIFOA_DATA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[30\] 0 " "Info: Pin \"FIFOA_DATA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[31\] 0 " "Info: Pin \"FIFOA_DATA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[32\] 0 " "Info: Pin \"FIFOA_DATA\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[33\] 0 " "Info: Pin \"FIFOA_DATA\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[34\] 0 " "Info: Pin \"FIFOA_DATA\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOA_DATA\[35\] 0 " "Info: Pin \"FIFOA_DATA\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOB_RST_N 0 " "Info: Pin \"FIFOB_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOB_CS_N 0 " "Info: Pin \"FIFOB_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOB_EN 0 " "Info: Pin \"FIFOB_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFOB_RD_N 0 " "Info: Pin \"FIFOB_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PACKET_ERROR 0 " "Info: Pin \"PACKET_ERROR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/lab_design_tq.fit.smsg " "Info: Generated suppressed messages file E:/PLD课程电子版/For students/Day2/Quartus II时序优化workshop/Timing_optimization/Ex1_lab_design_tq_restored/lab_design_tq.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 14:16:17 2009 " "Info: Processing ended: Tue Mar 31 14:16:17 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:03 " "Info: Elapsed time: 00:02:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Info: Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
