Analysis & Synthesis report for multiprocessor
Mon Oct 14 00:19:55 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_inst|top:u0|top_sdram:sdram|m_next
 12. State Machine - |top_inst|top:u0|top_sdram:sdram|m_state
 13. State Machine - |top_inst|top:u0|top_sdram:sdram|i_next
 14. State Machine - |top_inst|top:u0|top_sdram:sdram|i_state
 15. State Machine - |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize
 16. State Machine - |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 25. Source assignments for top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for top:u0|top_sdram:sdram
 28. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux_001
 30. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 31. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_003
 32. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux
 33. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 34. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 35. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_003
 36. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 37. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 38. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_006:rsp_demux_006
 39. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_007
 40. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_008
 41. Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_009
 42. Source assignments for top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller
 43. Source assignments for top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Parameter Settings for User Entity Instance: top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo
 50. Parameter Settings for User Entity Instance: top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo
 51. Parameter Settings for User Entity Instance: top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo
 52. Parameter Settings for User Entity Instance: top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo
 53. Parameter Settings for User Entity Instance: top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
 54. Parameter Settings for User Entity Instance: top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
 55. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator
 56. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator
 57. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator
 58. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator
 59. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator
 60. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 61. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator
 62. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 63. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator
 64. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator
 65. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 66. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator
 67. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator
 68. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator
 69. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent
 70. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent
 71. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent
 72. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent
 73. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent
 74. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 77. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent
 80. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 83. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent
 86. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent
 89. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 92. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent
 95. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent
 98. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent
101. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router|top_mm_interconnect_0_router_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001|top_mm_interconnect_0_router_001_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002|top_mm_interconnect_0_router_002_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003|top_mm_interconnect_0_router_003_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_004|top_mm_interconnect_0_router_004_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_005|top_mm_interconnect_0_router_005_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_006:router_006|top_mm_interconnect_0_router_006_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_007|top_mm_interconnect_0_router_004_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_008|top_mm_interconnect_0_router_005_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_009|top_mm_interconnect_0_router_005_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_010:router_010|top_mm_interconnect_0_router_010_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_011:router_011|top_mm_interconnect_0_router_011_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_012|top_mm_interconnect_0_router_012_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_013|top_mm_interconnect_0_router_012_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter
118. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter
119. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter
120. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter
121. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
122. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
123. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
124. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
125. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
126. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
127. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb
130. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
131. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb
132. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
133. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
138. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
139. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb
140. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
141. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
142. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
143. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
144. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
145. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
146. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
147. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
148. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
149. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
150. Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
151. Parameter Settings for User Entity Instance: top:u0|top_rst_controller:rst_controller
152. Parameter Settings for User Entity Instance: top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller
153. Parameter Settings for User Entity Instance: top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
154. Parameter Settings for User Entity Instance: top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
155. Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_001
156. Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
157. Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
158. Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
159. Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_002
160. Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001
161. Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
162. Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
163. scfifo Parameter Settings by Entity Instance
164. altpll Parameter Settings by Entity Instance
165. Port Connectivity Checks: "top:u0|top_rst_controller_001:rst_controller_002"
166. Port Connectivity Checks: "top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
167. Port Connectivity Checks: "top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
168. Port Connectivity Checks: "top:u0|top_rst_controller_001:rst_controller_001"
169. Port Connectivity Checks: "top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
170. Port Connectivity Checks: "top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller"
171. Port Connectivity Checks: "top:u0|top_rst_controller:rst_controller"
172. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
173. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
174. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
175. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
176. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_012|top_mm_interconnect_0_router_012_default_decode:the_default_decode"
177. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_011:router_011|top_mm_interconnect_0_router_011_default_decode:the_default_decode"
178. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_010:router_010|top_mm_interconnect_0_router_010_default_decode:the_default_decode"
179. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_006:router_006|top_mm_interconnect_0_router_006_default_decode:the_default_decode"
180. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_005|top_mm_interconnect_0_router_005_default_decode:the_default_decode"
181. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_004|top_mm_interconnect_0_router_004_default_decode:the_default_decode"
182. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003|top_mm_interconnect_0_router_003_default_decode:the_default_decode"
183. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002|top_mm_interconnect_0_router_002_default_decode:the_default_decode"
184. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001|top_mm_interconnect_0_router_001_default_decode:the_default_decode"
185. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router|top_mm_interconnect_0_router_default_decode:the_default_decode"
186. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo"
187. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent"
188. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo"
189. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent"
190. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo"
191. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent"
192. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
193. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
194. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo"
195. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent"
196. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo"
197. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent"
198. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
199. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
200. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo"
201. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent"
202. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
203. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
204. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo"
205. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent"
206. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent"
207. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent"
208. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent"
209. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent"
210. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
211. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator"
212. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator"
213. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
214. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator"
215. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator"
216. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
217. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator"
218. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
219. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"
220. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator"
221. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator"
222. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator"
223. Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator"
224. Port Connectivity Checks: "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll"
225. Port Connectivity Checks: "top:u0|top_sdram:sdram|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module"
226. Port Connectivity Checks: "top:u0|top_jtag_uart0:jtag_uart1"
227. Port Connectivity Checks: "top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic"
228. Port Connectivity Checks: "top:u0|top_jtag_uart0:jtag_uart0"
229. Port Connectivity Checks: "top:u0|top_cpu_1:cpu_1"
230. Port Connectivity Checks: "top:u0|top_cpu_0:cpu_0"
231. Post-Synthesis Netlist Statistics for Top Partition
232. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
233. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
234. Elapsed Time Per Partition
235. Analysis & Synthesis Messages
236. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 14 00:19:54 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; multiprocessor                              ;
; Top-level Entity Name              ; top_inst                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,430                                       ;
;     Total combinational functions  ; 6,742                                       ;
;     Dedicated logic registers      ; 4,863                                       ;
; Total registers                    ; 4863                                        ;
; Total pins                         ; 68                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 638,528                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_inst           ; multiprocessor     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                          ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; top/synthesis/top.vhd                                                               ; yes             ; User VHDL File                               ; C:/COMPSYS700SOPC/top/synthesis/top.vhd                                                               ; top         ;
; top/synthesis/top_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; C:/COMPSYS700SOPC/top/synthesis/top_rst_controller.vhd                                                ; top         ;
; top/synthesis/top_rst_controller_001.vhd                                            ; yes             ; User VHDL File                               ; C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd                                            ; top         ;
; top/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v                                  ; top         ;
; top/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v                                ; top         ;
; top/synthesis/submodules/top_irq_mapper_001.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_irq_mapper_001.sv                                      ; top         ;
; top/synthesis/submodules/top_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_irq_mapper.sv                                          ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v                                    ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v                  ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv                       ; top         ;
; top/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv                                ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv                           ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv                     ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv                     ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv                         ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv                       ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv                       ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv                           ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv                     ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv                         ; top         ;
; top/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; top         ;
; top/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_012.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_011.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_011.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_010.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv                        ; top         ;
; top/synthesis/submodules/top_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv                            ; top         ;
; top/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_agent.sv                               ; top         ;
; top/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; top         ;
; top/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_master_agent.sv                              ; top         ;
; top/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_translator.sv                          ; top         ;
; top/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_master_translator.sv                         ; top         ;
; top/synthesis/submodules/top_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_timer_0.v                                              ; top         ;
; top/synthesis/submodules/top_sysid_qsys.v                                           ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_sysid_qsys.v                                           ; top         ;
; top/synthesis/submodules/top_sys_sdram_pll_0.v                                      ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_sys_sdram_pll_0.v                                      ; top         ;
; top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                ; top         ;
; top/synthesis/submodules/altera_up_altpll.v                                         ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v                                         ; top         ;
; top/synthesis/submodules/top_switches.v                                             ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_switches.v                                             ; top         ;
; top/synthesis/submodules/top_sdram.v                                                ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v                                                ; top         ;
; top/synthesis/submodules/top_mutex.v                                                ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_mutex.v                                                ; top         ;
; top/synthesis/submodules/top_jtag_uart0.v                                           ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v                                           ; top         ;
; top/synthesis/submodules/top_cpu_1.v                                                ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1.v                                                ; top         ;
; top/synthesis/submodules/top_cpu_1_cpu.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v                                            ; top         ;
; top/synthesis/submodules/top_cpu_1_cpu_debug_slave_sysclk.v                         ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_sysclk.v                         ; top         ;
; top/synthesis/submodules/top_cpu_1_cpu_debug_slave_tck.v                            ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_tck.v                            ; top         ;
; top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v                        ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v                        ; top         ;
; top/synthesis/submodules/top_cpu_1_cpu_mult_cell.v                                  ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_mult_cell.v                                  ; top         ;
; top/synthesis/submodules/top_cpu_1_cpu_test_bench.v                                 ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_test_bench.v                                 ; top         ;
; top/synthesis/submodules/top_cpu_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0.v                                                ; top         ;
; top/synthesis/submodules/top_cpu_0_cpu.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v                                            ; top         ;
; top/synthesis/submodules/top_cpu_0_cpu_debug_slave_sysclk.v                         ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_sysclk.v                         ; top         ;
; top/synthesis/submodules/top_cpu_0_cpu_debug_slave_tck.v                            ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_tck.v                            ; top         ;
; top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v                        ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v                        ; top         ;
; top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v                                  ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v                                  ; top         ;
; top/synthesis/submodules/top_cpu_0_cpu_test_bench.v                                 ; yes             ; User Verilog HDL File                        ; C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_test_bench.v                                 ; top         ;
; top/top_inst.vhd                                                                    ; yes             ; User VHDL File                               ; C:/COMPSYS700SOPC/top/top_inst.vhd                                                                    ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;             ;
; aglobal181.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                 ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                     ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                     ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                   ;             ;
; db/altsyncram_ckd1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_ckd1.tdf                                                              ;             ;
; db/altsyncram_hfd1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_hfd1.tdf                                                              ;             ;
; db/altsyncram_97d1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_97d1.tdf                                                              ;             ;
; db/altsyncram_fic1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_fic1.tdf                                                              ;             ;
; altera_mult_add.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                            ;             ;
; db/altera_mult_add_vkp2.v                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altera_mult_add_vkp2.v                                                           ;             ;
; altera_mult_add_rtl.v                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                          ;             ;
; db/altsyncram_drc1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_drc1.tdf                                                              ;             ;
; db/altsyncram_2kf1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_2kf1.tdf                                                              ;             ;
; db/altsyncram_r3d1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_r3d1.tdf                                                              ;             ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                      ;             ;
; db/altsyncram_ac71.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_ac71.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv              ;             ;
; db/altsyncram_cjd1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_cjd1.tdf                                                              ;             ;
; db/altsyncram_9ad1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_9ad1.tdf                                                              ;             ;
; db/altsyncram_5jc1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_5jc1.tdf                                                              ;             ;
; db/altsyncram_kdf1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_kdf1.tdf                                                              ;             ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                     ;             ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                  ;             ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                   ;             ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                   ;             ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                   ;             ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                   ;             ;
; db/scfifo_jr21.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/scfifo_jr21.tdf                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/a_fefifo_7cf.tdf                                                                 ;             ;
; db/cntr_do7.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/cntr_do7.tdf                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altsyncram_nio1.tdf                                                              ;             ;
; db/cntr_1ob.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/cntr_1ob.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                            ;             ;
; altpll.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                     ;             ;
; stratix_pll.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                ;             ;
; stratixii_pll.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                              ;             ;
; cycloneii_pll.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                              ;             ;
; db/altpll_3lb2.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/altpll_3lb2.tdf                                                                  ;             ;
; pzdyqx.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                     ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                    ; altera_sld  ;
; db/ip/sld70280c26/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/COMPSYS700SOPC/db/ip/sld70280c26/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;             ;
; lpm_mult.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;             ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;             ;
; multcore.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                   ;             ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                   ;             ;
; altshift.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                   ;             ;
; db/mult_jp01.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/mult_jp01.tdf                                                                    ;             ;
; db/mult_j011.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/COMPSYS700SOPC/db/mult_j011.tdf                                                                    ;             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,430                                                                                                                                 ;
;                                             ;                                                                                                                                       ;
; Total combinational functions               ; 6742                                                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                                                       ;
;     -- 4 input functions                    ; 3768                                                                                                                                  ;
;     -- 3 input functions                    ; 1983                                                                                                                                  ;
;     -- <=2 input functions                  ; 991                                                                                                                                   ;
;                                             ;                                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                                       ;
;     -- normal mode                          ; 6274                                                                                                                                  ;
;     -- arithmetic mode                      ; 468                                                                                                                                   ;
;                                             ;                                                                                                                                       ;
; Total registers                             ; 4863                                                                                                                                  ;
;     -- Dedicated logic registers            ; 4863                                                                                                                                  ;
;     -- I/O registers                        ; 0                                                                                                                                     ;
;                                             ;                                                                                                                                       ;
; I/O pins                                    ; 68                                                                                                                                    ;
; Total memory bits                           ; 638528                                                                                                                                ;
;                                             ;                                                                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 12                                                                                                                                    ;
;                                             ;                                                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                                                     ;
;                                             ;                                                                                                                                       ;
; Maximum fan-out node                        ; top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 5020                                                                                                                                  ;
; Total fan-out                               ; 50381                                                                                                                                 ;
; Average fan-out                             ; 4.10                                                                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |top_inst                                                                                                                               ; 6742 (0)            ; 4863 (0)                  ; 638528      ; 12           ; 0       ; 6         ; 68   ; 0            ; |top_inst                                                                                                                                                                                                                                                                                                                                            ; top_inst                             ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                               ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                          ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                             ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                             ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                             ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                             ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 208 (1)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 207 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 207 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 207 (2)             ; 102 (9)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 205 (0)             ; 93 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 205 (154)           ; 93 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 33 (33)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
;    |top:u0|                                                                                                                             ; 6412 (0)            ; 4689 (0)                  ; 638528      ; 12           ; 0       ; 6         ; 0    ; 0            ; |top_inst|top:u0                                                                                                                                                                                                                                                                                                                                     ; top                                  ; top          ;
;       |top_cpu_0:cpu_0|                                                                                                                 ; 2258 (33)           ; 1746 (39)                 ; 572160      ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                                     ; top_cpu_0                            ; top          ;
;          |top_cpu_0_cpu:cpu|                                                                                                            ; 2225 (1932)         ; 1707 (1372)               ; 572160      ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu                                                                                                                                                                                                                                                                                                   ; top_cpu_0_cpu                        ; top          ;
;             |top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|                                                                                ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht                                                                                                                                                                                                                                                        ; top_cpu_0_cpu_bht_module             ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                           ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                               ; altsyncram_97d1                      ; work         ;
;             |top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|                                                                        ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data                                                                                                                                                                                                                                                ; top_cpu_0_cpu_dc_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_2kf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2kf1:auto_generated                                                                                                                                                                                       ; altsyncram_2kf1                      ; work         ;
;             |top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|                                                                          ; 0 (0)               ; 0 (0)                     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag                                                                                                                                                                                                                                                  ; top_cpu_0_cpu_dc_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_drc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_drc1:auto_generated                                                                                                                                                                                         ; altsyncram_drc1                      ; work         ;
;             |top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|                                                                    ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim                                                                                                                                                                                                                                            ; top_cpu_0_cpu_dc_victim_module       ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; altsyncram                           ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                   ; altsyncram_r3d1                      ; work         ;
;             |top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|                                                                        ; 2 (0)               ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data                                                                                                                                                                                                                                                ; top_cpu_0_cpu_ic_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_ckd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ckd1:auto_generated                                                                                                                                                                                       ; altsyncram_ckd1                      ; work         ;
;             |top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|                                                                          ; 0 (0)               ; 0 (0)                     ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag                                                                                                                                                                                                                                                  ; top_cpu_0_cpu_ic_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_hfd1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hfd1:auto_generated                                                                                                                                                                                         ; altsyncram_hfd1                      ; work         ;
;             |top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|                                                                       ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell                                                                                                                                                                                                                                               ; top_cpu_0_cpu_mult_cell              ; top          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                              ; mult_jp01                            ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;             |top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|                                                                       ; 291 (35)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci                                                                                                                                                                                                                                               ; top_cpu_0_cpu_nios2_oci              ; top          ;
;                |top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|                                                ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper                                                                                                                                                                       ; top_cpu_0_cpu_debug_slave_wrapper    ; top          ;
;                   |sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy|                                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;                   |top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|                                               ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk                                                                                                 ; top_cpu_0_cpu_debug_slave_sysclk     ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer              ; work         ;
;                   |top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|                                                     ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck                                                                                                       ; top_cpu_0_cpu_debug_slave_tck        ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer              ; work         ;
;                |top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|                                                      ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg                                                                                                                                                                             ; top_cpu_0_cpu_nios2_avalon_reg       ; top          ;
;                |top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|                                                        ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break                                                                                                                                                                               ; top_cpu_0_cpu_nios2_oci_break        ; top          ;
;                |top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug|                                                        ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug                                                                                                                                                                               ; top_cpu_0_cpu_nios2_oci_debug        ; top          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer              ; work         ;
;                |top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|                                                              ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem                                                                                                                                                                                     ; top_cpu_0_cpu_nios2_ocimem           ; top          ;
;                   |top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram                                                                                                                      ; top_cpu_0_cpu_ociram_sp_ram_module   ; top          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                      ; work         ;
;             |top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a                                                                                                                                                                                                                                ; top_cpu_0_cpu_register_bank_a_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;             |top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b                                                                                                                                                                                                                                ; top_cpu_0_cpu_register_bank_b_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;       |top_cpu_1:cpu_1|                                                                                                                 ; 2233 (33)           ; 1735 (39)                 ; 64320       ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1                                                                                                                                                                                                                                                                                                                     ; top_cpu_1                            ; top          ;
;          |top_cpu_1_cpu:cpu|                                                                                                            ; 2200 (1907)         ; 1696 (1361)               ; 64320       ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu                                                                                                                                                                                                                                                                                                   ; top_cpu_1_cpu                        ; top          ;
;             |top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|                                                                                ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht                                                                                                                                                                                                                                                        ; top_cpu_1_cpu_bht_module             ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                           ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                               ; altsyncram_97d1                      ; work         ;
;             |top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|                                                                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data                                                                                                                                                                                                                                                ; top_cpu_1_cpu_dc_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                       ; altsyncram_kdf1                      ; work         ;
;             |top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|                                                                          ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag                                                                                                                                                                                                                                                  ; top_cpu_1_cpu_dc_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_5jc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated                                                                                                                                                                                         ; altsyncram_5jc1                      ; work         ;
;             |top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim|                                                                    ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim                                                                                                                                                                                                                                            ; top_cpu_1_cpu_dc_victim_module       ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; altsyncram                           ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                   ; altsyncram_r3d1                      ; work         ;
;             |top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|                                                                        ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data                                                                                                                                                                                                                                                ; top_cpu_1_cpu_ic_data_module         ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                       ; altsyncram_cjd1                      ; work         ;
;             |top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|                                                                          ; 0 (0)               ; 0 (0)                     ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag                                                                                                                                                                                                                                                  ; top_cpu_1_cpu_ic_tag_module          ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                   |altsyncram_9ad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated                                                                                                                                                                                         ; altsyncram_9ad1                      ; work         ;
;             |top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|                                                                       ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell                                                                                                                                                                                                                                               ; top_cpu_1_cpu_mult_cell              ; top          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                              ; mult_jp01                            ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                            ; altera_mult_add                      ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                        ; altera_mult_add_vkp2                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                             ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                              ; mult_j011                            ; work         ;
;             |top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|                                                                       ; 291 (35)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci                                                                                                                                                                                                                                               ; top_cpu_1_cpu_nios2_oci              ; top          ;
;                |top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|                                                ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper                                                                                                                                                                       ; top_cpu_1_cpu_debug_slave_wrapper    ; top          ;
;                   |sld_virtual_jtag_basic:top_cpu_1_cpu_debug_slave_phy|                                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_1_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;                   |top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|                                               ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk                                                                                                 ; top_cpu_1_cpu_debug_slave_sysclk     ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer              ; work         ;
;                   |top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|                                                     ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck                                                                                                       ; top_cpu_1_cpu_debug_slave_tck        ; top          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer              ; work         ;
;                |top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|                                                      ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg                                                                                                                                                                             ; top_cpu_1_cpu_nios2_avalon_reg       ; top          ;
;                |top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break|                                                        ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break                                                                                                                                                                               ; top_cpu_1_cpu_nios2_oci_break        ; top          ;
;                |top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug|                                                        ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug                                                                                                                                                                               ; top_cpu_1_cpu_nios2_oci_debug        ; top          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer              ; work         ;
;                |top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|                                                              ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem                                                                                                                                                                                     ; top_cpu_1_cpu_nios2_ocimem           ; top          ;
;                   |top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram|                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram                                                                                                                      ; top_cpu_1_cpu_ociram_sp_ram_module   ; top          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                           ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                      ; work         ;
;             |top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a                                                                                                                                                                                                                                ; top_cpu_1_cpu_register_bank_a_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;             |top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b                                                                                                                                                                                                                                ; top_cpu_1_cpu_register_bank_b_module ; top          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                           ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                       ; altsyncram_fic1                      ; work         ;
;       |top_jtag_uart0:jtag_uart0|                                                                                                       ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0                                                                                                                                                                                                                                                                                                           ; top_jtag_uart0                       ; top          ;
;          |alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|                                                                           ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                    ; work         ;
;          |top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|                                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_r              ; top          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;          |top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|                                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_w              ; top          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;       |top_jtag_uart0:jtag_uart1|                                                                                                       ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1                                                                                                                                                                                                                                                                                                           ; top_jtag_uart0                       ; top          ;
;          |alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|                                                                           ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                    ; work         ;
;          |top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|                                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_r              ; top          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;          |top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|                                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w                                                                                                                                                                                                                                                       ; top_jtag_uart0_scfifo_w              ; top          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                          ; scfifo                               ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                               ; scfifo_jr21                          ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                          ; a_dpfifo_l011                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                  ; a_fefifo_7cf                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                             ; cntr_do7                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                  ; altsyncram_nio1                      ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                    ; cntr_1ob                             ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                          ; cntr_1ob                             ; work         ;
;       |top_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 975 (0)             ; 346 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; top_mm_interconnect_0                ; top          ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                                                                   ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|                                                            ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|                                                                                ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 47 (47)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; top          ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                ; top          ;
;          |altera_merlin_master_agent:cpu_0_data_master_agent|                                                                           ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_master_agent:cpu_1_data_master_agent|                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent           ; top          ;
;          |altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:mutex_s1_agent|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent            ; top          ;
;          |altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|                                                              ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                                                              ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|                                                       ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|                                                       ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:mutex_s1_translator|                                                                           ; 7 (7)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 10 (10)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator       ; top          ;
;          |altera_merlin_traffic_limiter:cpu_0_data_master_limiter|                                                                      ; 18 (18)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|                                                               ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_1_data_master_limiter|                                                                      ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter        ; top          ;
;          |altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|                                                               ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter        ; top          ;
;          |top_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                                ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_demux      ; top          ;
;          |top_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; top_mm_interconnect_0_cmd_demux      ; top          ;
;          |top_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                           ; top_mm_interconnect_0_cmd_demux_002  ; top          ;
;          |top_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                           ; top_mm_interconnect_0_cmd_demux_002  ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                ; 15 (5)              ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (10)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                                ; 54 (46)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                ; 48 (39)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 9 (9)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                                ; 15 (6)              ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 9 (9)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                                ; 54 (47)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_001    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;          |top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|                                                                                ; 148 (125)           ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                               ; top_mm_interconnect_0_cmd_mux_006    ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 23 (14)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator             ; top          ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                    ; altera_merlin_arb_adder              ; top          ;
;          |top_mm_interconnect_0_router:router|                                                                                          ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router                                                                                                                                                                                                                                                         ; top_mm_interconnect_0_router         ; top          ;
;          |top_mm_interconnect_0_router_001:router_001|                                                                                  ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_001     ; top          ;
;          |top_mm_interconnect_0_router_002:router_002|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_002     ; top          ;
;          |top_mm_interconnect_0_router_003:router_003|                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                 ; top_mm_interconnect_0_router_003     ; top          ;
;          |top_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_001  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_001  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_001  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_001:rsp_demux_007|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_001  ; top          ;
;          |top_mm_interconnect_0_rsp_demux_006:rsp_demux_006|                                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                           ; top_mm_interconnect_0_rsp_demux_006  ; top          ;
;          |top_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                    ; 102 (102)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                   ; top_mm_interconnect_0_rsp_mux        ; top          ;
;          |top_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 102 (102)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; top_mm_interconnect_0_rsp_mux        ; top          ;
;          |top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                                ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                               ; top_mm_interconnect_0_rsp_mux_002    ; top          ;
;          |top_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                                ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                               ; top_mm_interconnect_0_rsp_mux_002    ; top          ;
;       |top_mutex:mutex|                                                                                                                 ; 51 (51)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_mutex:mutex                                                                                                                                                                                                                                                                                                                     ; top_mutex                            ; top          ;
;       |top_rst_controller:rst_controller|                                                                                               ; 7 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; top_rst_controller                   ; top          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                             ; altera_reset_synchronizer            ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer            ; top          ;
;       |top_rst_controller_001:rst_controller_001|                                                                                       ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                           ; top_rst_controller_001               ; top          ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer            ; top          ;
;       |top_rst_controller_001:rst_controller_002|                                                                                       ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_002                                                                                                                                                                                                                                                                                           ; top_rst_controller_001               ; top          ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                ; altera_reset_controller              ; top          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer            ; top          ;
;       |top_sdram:sdram|                                                                                                                 ; 325 (254)           ; 333 (207)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_sdram:sdram                                                                                                                                                                                                                                                                                                                     ; top_sdram                            ; top          ;
;          |top_sdram_input_efifo_module:the_top_sdram_input_efifo_module|                                                                ; 71 (71)             ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_sdram:sdram|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module                                                                                                                                                                                                                                                       ; top_sdram_input_efifo_module         ; top          ;
;       |top_switches:switches|                                                                                                           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_switches:switches                                                                                                                                                                                                                                                                                                               ; top_switches                         ; top          ;
;       |top_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                                 ; top_sys_sdram_pll_0                  ; top          ;
;          |altera_up_altpll:sys_pll|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                                        ; altera_up_altpll                     ; top          ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                                        ; altpll                               ; work         ;
;                |altpll_3lb2:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                                             ; altpll_3lb2                          ; work         ;
;       |top_timer_0:timer_0|                                                                                                             ; 134 (134)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_timer_0:timer_0                                                                                                                                                                                                                                                                                                                 ; top_timer_0                          ; top          ;
;       |top_timer_0:timer_1|                                                                                                             ; 133 (133)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_inst|top:u0|top_timer_0:timer_1                                                                                                                                                                                                                                                                                                                 ; top_timer_0                          ; top          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2kf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_drc1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 15           ; 1024         ; 15           ; 15360  ; None ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ckd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hfd1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 21           ; 1024         ; 21           ; 21504  ; None ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944   ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0                                                                                                                                                                                                                                                              ; top.qsys        ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_cpu_0:cpu_0                                                                                                                                                                                                                                              ; top.qsys        ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu                                                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dtrace:the_top_cpu_0_cpu_nios2_oci_dtrace                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dtrace:the_top_cpu_0_cpu_nios2_oci_dtrace|top_cpu_0_cpu_nios2_oci_td_mode:top_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo|top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo|top_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_0_cpu_nios2_oci_fifo_cnt_inc                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo|top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_im:the_top_cpu_0_cpu_nios2_oci_im                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_itrace:the_top_cpu_0_cpu_nios2_oci_itrace                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_pib:the_top_cpu_0_cpu_nios2_oci_pib                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b                                                                                                                                                         ;                 ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_cpu_1:cpu_1                                                                                                                                                                                                                                              ; top.qsys        ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu                                                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dtrace:the_top_cpu_1_cpu_nios2_oci_dtrace                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dtrace:the_top_cpu_1_cpu_nios2_oci_dtrace|top_cpu_1_cpu_nios2_oci_td_mode:top_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo|top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo|top_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_1_cpu_nios2_oci_fifo_cnt_inc                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo|top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_im:the_top_cpu_1_cpu_nios2_oci_im                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_itrace:the_top_cpu_1_cpu_nios2_oci_itrace                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_pib:the_top_cpu_1_cpu_nios2_oci_pib                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b                                                                                                                                                         ;                 ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_irq_mapper:irq_mapper                                                                                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0                                                                                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1                                                                                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                      ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                            ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                        ; top.qsys        ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                   ; top.qsys        ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                              ; top.qsys        ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                         ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                      ; top.qsys        ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                       ; top.qsys        ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                  ; top.qsys        ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                   ; top.qsys        ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                              ; top.qsys        ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator                                                                                                                                                         ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                      ; top.qsys        ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                       ; top.qsys        ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator                                                                                                                                                  ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent                                                                                                                                                         ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator                                                                                                                                               ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent                                                                                                                                                         ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator                                                                                                                                               ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent                                                                                                                                                                             ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator                                                                                                                                                                   ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router                                                                                                                                                                                  ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_004                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_005                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_006:router_006                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_007                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_008                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_009                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_010:router_010                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_011:router_011                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_012                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_013                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                            ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                             ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                   ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                     ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                             ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                   ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                           ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                      ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                 ; top.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                           ; top.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                      ; top.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                 ; top.qsys        ;
; Altera ; altera_avalon_mutex                ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_mutex:mutex                                                                                                                                                                                                                                              ; top.qsys        ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                     ; top.qsys        ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                         ; top.qsys        ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                                         ; top.qsys        ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_sdram:sdram                                                                                                                                                                                                                                              ; top.qsys        ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_switches:switches                                                                                                                                                                                                                                        ; top.qsys        ;
; Altera ; altera_avalon_sysid_qsys           ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                    ; top.qsys        ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_timer_0:timer_0                                                                                                                                                                                                                                          ; top.qsys        ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |top_inst|top:u0|top_timer_0:timer_1                                                                                                                                                                                                                                          ; top.qsys        ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top_inst|top:u0|top_sdram:sdram|m_next                                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_inst|top:u0|top_sdram:sdram|m_state                                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |top_inst|top:u0|top_sdram:sdram|i_next        ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top_inst|top:u0|top_sdram:sdram|i_state                                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                 ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                 ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                           ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|read                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                           ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|write                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 83                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|av_chipselect_pre                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,4,7..9,12,14,18,20..23,27,28,31]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_switches:switches|readdata[8..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_exc_crst                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_im:the_top_cpu_0_cpu_nios2_oci_im|trc_wrap                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_im:the_top_cpu_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_iw_corrupt                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_exc_crst                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_exc_crst_active                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_im:the_top_cpu_1_cpu_nios2_oci_im|trc_wrap                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_im:the_top_cpu_1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[1,3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[1,3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[8..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2]                                                                   ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                   ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                   ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                   ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                  ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                  ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                   ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[0]                                                                                                                   ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[2]                                                                                                                   ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_channel[1]                                                                                                                   ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[2]                                                                                                                   ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                    ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                           ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                           ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                           ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                    ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,2,3,5,6,10,11,13,15..17,19,24..26,29]                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                           ;
; top:u0|top_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                       ; Merged with top:u0|top_sdram:sdram|i_addr[12]                                                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_badaddr_reg_baddr[0..26]                                                                                                                                                                             ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break|trigger_state                                                                      ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|trigger_state                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_badaddr_reg_baddr[0..26]                                                                                                                                                                             ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent|hold_waitrequest                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                              ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                                                              ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                              ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent|hold_waitrequest                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                              ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                              ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                              ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|waitrequest_reset_override                                                                                                                    ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                              ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                 ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                              ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                    ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                              ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[2]                                                                                                                   ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_channel[0]                                                                                                                   ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|last_dest_id[3]                                                                                                                          ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|last_channel[3]                                                                                                                          ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                ; Merged with top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                  ; Merged with top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                    ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                           ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                      ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                           ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                           ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|last_dest_id[3]                                                                                                                          ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter|last_channel[6]                                                                                                                          ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                ; Merged with top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                                                  ; Merged with top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                    ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                     ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                       ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                      ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                       ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                      ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                       ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                                                        ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                      ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                               ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                                                         ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                                                         ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                      ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                               ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                         ; Merged with top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|prev_request[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|prev_request[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|prev_request[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|prev_request[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|prev_request[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|trigger_state                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk|dbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk|dbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|trigbrktype                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break|trigbrktype                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_sdram:sdram|m_next~9                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|m_next~10                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|m_next~13                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|m_next~14                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|m_next~16                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|i_next~4                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|i_next~5                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|i_next~6                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|i_state~14                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|i_state~15                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_sdram:sdram|i_state~16                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize.011 ; Merged with top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize.001 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize.011 ; Merged with top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize.001 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; top:u0|top_sdram:sdram|m_count[2]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 828                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[1]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|prev_request[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][106],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][106],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][106],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][106],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][106],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][106],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][106],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                       ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                         ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                   ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                     ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                     ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                          ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                    ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                      ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                      ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                      ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                       ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                          ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                          ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                       ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                   ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                     ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                     ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                       ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                          ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|locked[0]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|prev_request[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][106],                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                           ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|prev_request[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][106],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[1]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|prev_request[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][106],                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                        ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|prev_request[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][106],                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                           ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][106],                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                         ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                           ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                         ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                         ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                           ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                               ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                               ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                       ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|trigbrktype                                                                        ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_exc_crst                                                                                                                                                                                           ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                       ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                               ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                               ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                               ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                         ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk|dbrk_break,                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break|trigbrktype                                                                        ;
; top:u0|top_switches:switches|readdata[10]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[9]                                                                                                                                                                                                      ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[9]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[8]                                                                                                                                                                                                      ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[8]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                          ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                      ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                         ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|trigger_state                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                         ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                       ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                       ; Stuck at GND              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_exc_crst                                                                                                                                                                                           ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_exc_crst_active                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[31]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                 ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                          ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[30]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[29]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                      ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[28]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                         ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                       ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                       ; Stuck at GND              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|locked[1]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|prev_request[1]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[27]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[3]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|prev_request[3]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[2]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|prev_request[2]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[26]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|locked[0]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|prev_request[0]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[25]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|prev_request[0]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[24]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|prev_request[0]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[1]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|prev_request[1]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[23]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[22]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]                                                                                                                                        ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                     ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                     ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                     ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                     ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                   ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                   ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                   ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                   ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                     ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                     ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                     ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                     ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                   ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                   ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                   ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                     ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                   ; Lost Fanouts              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                     ;
; top:u0|top_switches:switches|readdata[21]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[20]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[19]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[18]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[17]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[17]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[16]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[16]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[15]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[15]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[14]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[14]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[13]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[13]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[12]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[12]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_switches:switches|readdata[11]                                                                                                                                                                                                     ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[11]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                  ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                    ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                  ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                    ; Stuck at GND              ; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|DRsize.101 ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4863  ;
; Number of registers using Synchronous Clear  ; 176   ;
; Number of registers using Synchronous Load   ; 498   ;
; Number of registers using Asynchronous Clear ; 4018  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3529  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; top:u0|top_timer_0:timer_0|internal_counter[0]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[1]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[2]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[3]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[4]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[8]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[13]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[15]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[16]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[17]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_0|internal_counter[18]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[0]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[1]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[2]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[3]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[4]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[8]                                                                                                                                 ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[13]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[15]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[16]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[17]                                                                                                                                ; 3       ;
; top:u0|top_timer_0:timer_1|internal_counter[18]                                                                                                                                ; 3       ;
; top:u0|top_sdram:sdram|m_cmd[1]                                                                                                                                                ; 2       ;
; top:u0|top_sdram:sdram|m_cmd[2]                                                                                                                                                ; 2       ;
; top:u0|top_sdram:sdram|m_cmd[3]                                                                                                                                                ; 1       ;
; top:u0|top_sdram:sdram|m_cmd[0]                                                                                                                                                ; 2       ;
; top:u0|top_sdram:sdram|i_addr[12]                                                                                                                                              ; 11      ;
; top:u0|top_sdram:sdram|i_cmd[1]                                                                                                                                                ; 2       ;
; top:u0|top_sdram:sdram|i_cmd[2]                                                                                                                                                ; 2       ;
; top:u0|top_sdram:sdram|i_cmd[3]                                                                                                                                                ; 2       ;
; top:u0|top_sdram:sdram|i_cmd[0]                                                                                                                                                ; 2       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                             ; 48      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                  ; 5       ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                            ; 1       ;
; top:u0|top_sdram:sdram|refresh_counter[12]                                                                                                                                     ; 2       ;
; top:u0|top_sdram:sdram|refresh_counter[9]                                                                                                                                      ; 2       ;
; top:u0|top_sdram:sdram|refresh_counter[8]                                                                                                                                      ; 2       ;
; top:u0|top_sdram:sdram|refresh_counter[7]                                                                                                                                      ; 2       ;
; top:u0|top_sdram:sdram|refresh_counter[3]                                                                                                                                      ; 2       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|count[9]                                                                                   ; 11      ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|count[9]                                                                                   ; 11      ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                  ; 6       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                  ; 8       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rst1                                                                                       ; 4       ;
; top:u0|top_jtag_uart0:jtag_uart0|av_waitrequest                                                                                                                                ; 6       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                  ; 6       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                  ; 9       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rst1                                                                                       ; 4       ;
; top:u0|top_jtag_uart0:jtag_uart1|av_waitrequest                                                                                                                                ; 6       ;
; top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                  ; 5       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_pipe_flush                                                                                                                          ; 15      ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_pipe_flush                                                                                                                          ; 15      ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                         ; 1       ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                         ; 4       ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                            ; 2       ;
; top:u0|top_jtag_uart0:jtag_uart0|t_dav                                                                                                                                         ; 3       ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 244     ;
; top:u0|top_jtag_uart0:jtag_uart1|t_dav                                                                                                                                         ; 3       ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 244     ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                         ; 1       ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                            ; 1       ;
; top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rst2                                                                                       ; 3       ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|rst2                                                                                       ; 3       ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]  ; 2       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1]  ; 2       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0]  ; 2       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1]  ; 2       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                 ; 1       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                ; 1       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                ; 1       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                 ; 1       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                ; 1       ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                         ; 1       ;
; top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                   ; 1       ;
; top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                   ; 1       ;
; top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|clr_break_line                                                                                                                        ; 19      ;
; top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out             ; 1       ;
; top:u0|top_timer_0:timer_0|period_l_register[0]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_0|period_l_register[1]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_0|period_l_register[2]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_0|period_l_register[3]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_0|period_l_register[4]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_0|period_l_register[8]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_0|period_l_register[13]                                                                                                                               ; 2       ;
; top:u0|top_timer_0:timer_0|period_l_register[15]                                                                                                                               ; 2       ;
; top:u0|top_timer_0:timer_0|period_h_register[0]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_0|period_h_register[1]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_0|period_h_register[2]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_1|period_l_register[0]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_1|period_l_register[1]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_1|period_l_register[2]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_1|period_l_register[3]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_1|period_l_register[4]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_1|period_l_register[8]                                                                                                                                ; 2       ;
; top:u0|top_timer_0:timer_1|period_l_register[13]                                                                                                                               ; 2       ;
; top:u0|top_timer_0:timer_1|period_l_register[15]                                                                                                                               ; 2       ;
; Total number of inverted registers = 108*                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|d_byteenable[2]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|d_byteenable[0]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_st_data[29]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|d_writedata[5]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|d_writedata[13]                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_inst_result[20]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|sr[37]                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|sr[34]                                                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|sr[8]                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck|sr[22]                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|sr[36]                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|sr[33]                                                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|sr[13]                                                                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck|sr[24]                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_inst|top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_inst|top:u0|top_jtag_uart0:jtag_uart1|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                                        ;
; 5:1                ; 25 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 26 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_pipe_flush_waddr[22]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top_inst|top:u0|top_sdram:sdram|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_inst|top:u0|top_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_inst|top:u0|top_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top_inst|top:u0|top_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top_inst|top:u0|top_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 61 bits   ; 244 LEs       ; 0 LEs                ; 244 LEs                ; Yes        ; |top_inst|top:u0|top_sdram:sdram|active_data[17]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001|src_data[89]                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_010:router_010|src_channel[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|E_logic_result[4]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|dc_data_rd_port_addr[10]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|dc_data_wr_port_data[6]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|dc_data_wr_port_data[27]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|dc_data_wr_port_data[25]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|dc_data_wr_port_data[6]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001|src_data[90]                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_inst|top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router|src_data[91]                                                                                                                                                                                                                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|D_src2_reg[21]                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_wr_data_unfiltered[12]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_wr_data_unfiltered[23]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|D_src2_reg[18]                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |top_inst|top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top_inst|top:u0|top_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top_inst|top:u0|top_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |top_inst|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 12:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 52:1               ; 4 bits    ; 136 LEs       ; 88 LEs               ; 48 LEs                 ; Yes        ; |top_inst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for top:u0|top_sdram:sdram                 ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_006:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                              ;
+-------------------+-------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll ;
+----------------+------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                               ;
+----------------+------------+------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                     ;
; OUTCLK0_DIV    ; 1          ; Signed Integer                                                                     ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                     ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                     ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                     ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                     ;
; PHASE_SHIFT    ; -3000      ; Signed Integer                                                                     ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                             ;
+----------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                         ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                               ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                      ;
; M                             ; 0                 ; Untyped                                                                                      ;
; N                             ; 1                 ; Untyped                                                                                      ;
; M2                            ; 1                 ; Untyped                                                                                      ;
; N2                            ; 1                 ; Untyped                                                                                      ;
; SS                            ; 1                 ; Untyped                                                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                                                      ;
; M_PH                          ; 0                 ; Untyped                                                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; CBXI_PARAMETER                ; altpll_3lb2       ; Untyped                                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                               ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 2     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 3     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router|top_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001|top_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002|top_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003|top_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_004|top_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_005|top_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_006:router_006|top_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_007|top_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_008|top_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_009|top_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_010:router_010|top_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_011:router_011|top_mm_interconnect_0_router_011_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_012|top_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_013|top_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                  ;
; VALID_WIDTH               ; 10    ; Signed Integer                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                  ;
; VALID_WIDTH               ; 10    ; Signed Integer                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 10    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 10    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------+
; Parameter Name            ; Value    ; Type                                           ;
+---------------------------+----------+------------------------------------------------+
; num_reset_inputs          ; 3        ; Signed Integer                                 ;
; output_reset_sync_edges   ; deassert ; String                                         ;
; sync_depth                ; 2        ; Signed Integer                                 ;
; reset_request_present     ; 1        ; Signed Integer                                 ;
; reset_req_wait_time       ; 1        ; Signed Integer                                 ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                 ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                 ;
; use_reset_request_in0     ; 0        ; Signed Integer                                 ;
; use_reset_request_in1     ; 0        ; Signed Integer                                 ;
; use_reset_request_in2     ; 0        ; Signed Integer                                 ;
; use_reset_request_in3     ; 0        ; Signed Integer                                 ;
; use_reset_request_in4     ; 0        ; Signed Integer                                 ;
; use_reset_request_in5     ; 0        ; Signed Integer                                 ;
; use_reset_request_in6     ; 0        ; Signed Integer                                 ;
; use_reset_request_in7     ; 0        ; Signed Integer                                 ;
; use_reset_request_in8     ; 0        ; Signed Integer                                 ;
; use_reset_request_in9     ; 0        ; Signed Integer                                 ;
; use_reset_request_in10    ; 0        ; Signed Integer                                 ;
; use_reset_request_in11    ; 0        ; Signed Integer                                 ;
; use_reset_request_in12    ; 0        ; Signed Integer                                 ;
; use_reset_request_in13    ; 0        ; Signed Integer                                 ;
; use_reset_request_in14    ; 0        ; Signed Integer                                 ;
; use_reset_request_in15    ; 0        ; Signed Integer                                 ;
; adapt_reset_request       ; 0        ; Signed Integer                                 ;
+---------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                         ;
; output_reset_sync_edges   ; deassert ; String                                                 ;
; sync_depth                ; 2        ; Signed Integer                                         ;
; reset_request_present     ; 0        ; Signed Integer                                         ;
; reset_req_wait_time       ; 1        ; Signed Integer                                         ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                         ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                         ;
; use_reset_request_in0     ; 0        ; Signed Integer                                         ;
; use_reset_request_in1     ; 0        ; Signed Integer                                         ;
; use_reset_request_in2     ; 0        ; Signed Integer                                         ;
; use_reset_request_in3     ; 0        ; Signed Integer                                         ;
; use_reset_request_in4     ; 0        ; Signed Integer                                         ;
; use_reset_request_in5     ; 0        ; Signed Integer                                         ;
; use_reset_request_in6     ; 0        ; Signed Integer                                         ;
; use_reset_request_in7     ; 0        ; Signed Integer                                         ;
; use_reset_request_in8     ; 0        ; Signed Integer                                         ;
; use_reset_request_in9     ; 0        ; Signed Integer                                         ;
; use_reset_request_in10    ; 0        ; Signed Integer                                         ;
; use_reset_request_in11    ; 0        ; Signed Integer                                         ;
; use_reset_request_in12    ; 0        ; Signed Integer                                         ;
; use_reset_request_in13    ; 0        ; Signed Integer                                         ;
; use_reset_request_in14    ; 0        ; Signed Integer                                         ;
; use_reset_request_in15    ; 0        ; Signed Integer                                         ;
; adapt_reset_request       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                         ;
; output_reset_sync_edges   ; deassert ; String                                                 ;
; sync_depth                ; 2        ; Signed Integer                                         ;
; reset_request_present     ; 0        ; Signed Integer                                         ;
; reset_req_wait_time       ; 1        ; Signed Integer                                         ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                         ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                         ;
; use_reset_request_in0     ; 0        ; Signed Integer                                         ;
; use_reset_request_in1     ; 0        ; Signed Integer                                         ;
; use_reset_request_in2     ; 0        ; Signed Integer                                         ;
; use_reset_request_in3     ; 0        ; Signed Integer                                         ;
; use_reset_request_in4     ; 0        ; Signed Integer                                         ;
; use_reset_request_in5     ; 0        ; Signed Integer                                         ;
; use_reset_request_in6     ; 0        ; Signed Integer                                         ;
; use_reset_request_in7     ; 0        ; Signed Integer                                         ;
; use_reset_request_in8     ; 0        ; Signed Integer                                         ;
; use_reset_request_in9     ; 0        ; Signed Integer                                         ;
; use_reset_request_in10    ; 0        ; Signed Integer                                         ;
; use_reset_request_in11    ; 0        ; Signed Integer                                         ;
; use_reset_request_in12    ; 0        ; Signed Integer                                         ;
; use_reset_request_in13    ; 0        ; Signed Integer                                         ;
; use_reset_request_in14    ; 0        ; Signed Integer                                         ;
; use_reset_request_in15    ; 0        ; Signed Integer                                         ;
; adapt_reset_request       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u0|top_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                 ;
; Entity Instance            ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; top:u0|top_jtag_uart0:jtag_uart1|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                               ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                   ;
; Entity Instance               ; top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                              ;
;     -- PLL_TYPE               ; FAST                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_rst_controller_001:rst_controller_002"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_rst_controller_001:rst_controller_001"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                 ;
+----------------+-------+----------+-------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                            ;
+----------------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_rst_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------+
; Port           ; Type  ; Severity ; Details                          ;
+----------------+-------+----------+----------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                     ;
+----------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_012|top_mm_interconnect_0_router_012_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_011:router_011|top_mm_interconnect_0_router_011_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_010:router_010|top_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_006:router_006|top_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_005|top_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_004|top_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003|top_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002|top_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001|top_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router|top_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" ;
+---------+--------+----------+-------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                           ;
+---------+--------+----------+-------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                            ;
+---------+--------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_sdram:sdram|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module"       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_jtag_uart0:jtag_uart1"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_jtag_uart0:jtag_uart0"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_cpu_1:cpu_1"                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u0|top_cpu_0:cpu_0"                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 147                         ;
; cycloneiii_ff         ; 4689                        ;
;     CLR               ; 923                         ;
;     CLR SCLR          ; 24                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 458                         ;
;     ENA CLR           ; 2560                        ;
;     ENA CLR SCLR      ; 14                          ;
;     ENA CLR SCLR SLD  ; 107                         ;
;     ENA CLR SLD       ; 259                         ;
;     ENA SLD           ; 31                          ;
;     SLD               ; 20                          ;
;     plain             ; 225                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 6417                        ;
;     arith             ; 455                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 248                         ;
;         3 data inputs ; 205                         ;
;     normal            ; 5962                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 108                         ;
;         2 data inputs ; 541                         ;
;         3 data inputs ; 1698                        ;
;         4 data inputs ; 3609                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 498                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.79                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 291                                      ;
; cycloneiii_ff         ; 102                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 17                                       ;
;     ENA CLR           ; 40                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 208                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 199                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 58                                       ;
;         4 data inputs ; 105                                      ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 2.34                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:13     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Oct 14 00:19:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multiprocessor -c multiprocessor
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top/synthesis/top.vhd
    Info (12022): Found design unit 1: top-rtl File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 27
    Info (12023): Found entity 1: top File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file top/synthesis/top_rst_controller.vhd
    Info (12022): Found design unit 1: top_rst_controller-rtl File: C:/COMPSYS700SOPC/top/synthesis/top_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: top_rst_controller File: C:/COMPSYS700SOPC/top/synthesis/top_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file top/synthesis/top_rst_controller_001.vhd
    Info (12022): Found design unit 1: top_rst_controller_001-rtl File: C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: top_rst_controller_001 File: C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_irq_mapper_001.sv
    Info (12023): Found entity 1: top_irq_mapper_001 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_irq_mapper.sv
    Info (12023): Found entity 1: top_irq_mapper File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0.v
    Info (12023): Found entity 1: top_mm_interconnect_0 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: top_mm_interconnect_0_avalon_st_adapter File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_rsp_mux_002 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_rsp_mux File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_rsp_demux_006 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_rsp_demux_001 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_rsp_demux File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_cmd_mux_006 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_cmd_mux_001 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_cmd_mux File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_cmd_demux_002 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_cmd_demux File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_012_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_012 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_011.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_011_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_011.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_011 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_011.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_010_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_010 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_006_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_006 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_005_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_005 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_004_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_004 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_003_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_003 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_002_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_002 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_001_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router_001 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: top_mm_interconnect_0_router_default_decode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: top_mm_interconnect_0_router File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_timer_0.v
    Info (12023): Found entity 1: top_timer_0 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_sysid_qsys.v
    Info (12023): Found entity 1: top_sysid_qsys File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_sys_sdram_pll_0.v
    Info (12023): Found entity 1: top_sys_sdram_pll_0 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_switches.v
    Info (12023): Found entity 1: top_switches File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_switches.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file top/synthesis/submodules/top_sdram.v
    Info (12023): Found entity 1: top_sdram_input_efifo_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 21
    Info (12023): Found entity 2: top_sdram File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_mutex.v
    Info (12023): Found entity 1: top_mutex File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mutex.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file top/synthesis/submodules/top_jtag_uart0.v
    Info (12023): Found entity 1: top_jtag_uart0_sim_scfifo_w File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 21
    Info (12023): Found entity 2: top_jtag_uart0_scfifo_w File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 78
    Info (12023): Found entity 3: top_jtag_uart0_sim_scfifo_r File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 164
    Info (12023): Found entity 4: top_jtag_uart0_scfifo_r File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 243
    Info (12023): Found entity 5: top_jtag_uart0 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1.v
    Info (12023): Found entity 1: top_cpu_1 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file top/synthesis/submodules/top_cpu_1_cpu.v
    Info (12023): Found entity 1: top_cpu_1_cpu_ic_data_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 21
    Info (12023): Found entity 2: top_cpu_1_cpu_ic_tag_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 89
    Info (12023): Found entity 3: top_cpu_1_cpu_bht_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 158
    Info (12023): Found entity 4: top_cpu_1_cpu_register_bank_a_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 227
    Info (12023): Found entity 5: top_cpu_1_cpu_register_bank_b_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 293
    Info (12023): Found entity 6: top_cpu_1_cpu_dc_tag_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 359
    Info (12023): Found entity 7: top_cpu_1_cpu_dc_data_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 425
    Info (12023): Found entity 8: top_cpu_1_cpu_dc_victim_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 494
    Info (12023): Found entity 9: top_cpu_1_cpu_nios2_oci_debug File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 562
    Info (12023): Found entity 10: top_cpu_1_cpu_nios2_oci_break File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 708
    Info (12023): Found entity 11: top_cpu_1_cpu_nios2_oci_xbrk File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1001
    Info (12023): Found entity 12: top_cpu_1_cpu_nios2_oci_dbrk File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1262
    Info (12023): Found entity 13: top_cpu_1_cpu_nios2_oci_itrace File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1451
    Info (12023): Found entity 14: top_cpu_1_cpu_nios2_oci_td_mode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1634
    Info (12023): Found entity 15: top_cpu_1_cpu_nios2_oci_dtrace File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1702
    Info (12023): Found entity 16: top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1784
    Info (12023): Found entity 17: top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1856
    Info (12023): Found entity 18: top_cpu_1_cpu_nios2_oci_fifo_cnt_inc File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1899
    Info (12023): Found entity 19: top_cpu_1_cpu_nios2_oci_fifo File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1946
    Info (12023): Found entity 20: top_cpu_1_cpu_nios2_oci_pib File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2432
    Info (12023): Found entity 21: top_cpu_1_cpu_nios2_oci_im File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2455
    Info (12023): Found entity 22: top_cpu_1_cpu_nios2_performance_monitors File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2525
    Info (12023): Found entity 23: top_cpu_1_cpu_nios2_avalon_reg File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2542
    Info (12023): Found entity 24: top_cpu_1_cpu_ociram_sp_ram_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2635
    Info (12023): Found entity 25: top_cpu_1_cpu_nios2_ocimem File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2700
    Info (12023): Found entity 26: top_cpu_1_cpu_nios2_oci File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2881
    Info (12023): Found entity 27: top_cpu_1_cpu File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: top_cpu_1_cpu_debug_slave_sysclk File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: top_cpu_1_cpu_debug_slave_tck File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: top_cpu_1_cpu_debug_slave_wrapper File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_mult_cell.v
    Info (12023): Found entity 1: top_cpu_1_cpu_mult_cell File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_1_cpu_test_bench.v
    Info (12023): Found entity 1: top_cpu_1_cpu_test_bench File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0.v
    Info (12023): Found entity 1: top_cpu_0 File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file top/synthesis/submodules/top_cpu_0_cpu.v
    Info (12023): Found entity 1: top_cpu_0_cpu_ic_data_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 21
    Info (12023): Found entity 2: top_cpu_0_cpu_ic_tag_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 89
    Info (12023): Found entity 3: top_cpu_0_cpu_bht_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 158
    Info (12023): Found entity 4: top_cpu_0_cpu_register_bank_a_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 227
    Info (12023): Found entity 5: top_cpu_0_cpu_register_bank_b_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 293
    Info (12023): Found entity 6: top_cpu_0_cpu_dc_tag_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 359
    Info (12023): Found entity 7: top_cpu_0_cpu_dc_data_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 425
    Info (12023): Found entity 8: top_cpu_0_cpu_dc_victim_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 494
    Info (12023): Found entity 9: top_cpu_0_cpu_nios2_oci_debug File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 562
    Info (12023): Found entity 10: top_cpu_0_cpu_nios2_oci_break File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 708
    Info (12023): Found entity 11: top_cpu_0_cpu_nios2_oci_xbrk File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1001
    Info (12023): Found entity 12: top_cpu_0_cpu_nios2_oci_dbrk File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1262
    Info (12023): Found entity 13: top_cpu_0_cpu_nios2_oci_itrace File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1451
    Info (12023): Found entity 14: top_cpu_0_cpu_nios2_oci_td_mode File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1634
    Info (12023): Found entity 15: top_cpu_0_cpu_nios2_oci_dtrace File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1702
    Info (12023): Found entity 16: top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1784
    Info (12023): Found entity 17: top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1856
    Info (12023): Found entity 18: top_cpu_0_cpu_nios2_oci_fifo_cnt_inc File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1899
    Info (12023): Found entity 19: top_cpu_0_cpu_nios2_oci_fifo File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1946
    Info (12023): Found entity 20: top_cpu_0_cpu_nios2_oci_pib File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2432
    Info (12023): Found entity 21: top_cpu_0_cpu_nios2_oci_im File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2455
    Info (12023): Found entity 22: top_cpu_0_cpu_nios2_performance_monitors File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2525
    Info (12023): Found entity 23: top_cpu_0_cpu_nios2_avalon_reg File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2542
    Info (12023): Found entity 24: top_cpu_0_cpu_ociram_sp_ram_module File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2635
    Info (12023): Found entity 25: top_cpu_0_cpu_nios2_ocimem File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2700
    Info (12023): Found entity 26: top_cpu_0_cpu_nios2_oci File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2881
    Info (12023): Found entity 27: top_cpu_0_cpu File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: top_cpu_0_cpu_debug_slave_sysclk File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: top_cpu_0_cpu_debug_slave_tck File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: top_cpu_0_cpu_debug_slave_wrapper File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v
    Info (12023): Found entity 1: top_cpu_0_cpu_mult_cell File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file top/synthesis/submodules/top_cpu_0_cpu_test_bench.v
    Info (12023): Found entity 1: top_cpu_0_cpu_test_bench File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file top/top_inst.vhd
    Info (12022): Found design unit 1: top_inst-Structure File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 21
    Info (12023): Found entity 1: top_inst File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 9
Warning (10037): Verilog HDL or VHDL warning at top_sdram.v(318): conditional expression evaluates to a constant File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at top_sdram.v(328): conditional expression evaluates to a constant File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at top_sdram.v(338): conditional expression evaluates to a constant File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at top_sdram.v(682): conditional expression evaluates to a constant File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 682
Info (12127): Elaborating entity "top_inst" for the top level hierarchy
Info (12128): Elaborating entity "top" for hierarchy "top:u0" File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 40
Info (12128): Elaborating entity "top_cpu_0" for hierarchy "top:u0|top_cpu_0:cpu_0" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 553
Info (12128): Elaborating entity "top_cpu_0_cpu" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0.v Line: 69
Info (12128): Elaborating entity "top_cpu_0_cpu_test_bench" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_test_bench:the_top_cpu_0_cpu_test_bench" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 5985
Info (12128): Elaborating entity "top_cpu_0_cpu_ic_data_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 6987
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckd1.tdf
    Info (12023): Found entity 1: altsyncram_ckd1 File: C:/COMPSYS700SOPC/db/altsyncram_ckd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ckd1" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_data_module:top_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ckd1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_0_cpu_ic_tag_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 7053
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfd1.tdf
    Info (12023): Found entity 1: altsyncram_hfd1 File: C:/COMPSYS700SOPC/db/altsyncram_hfd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hfd1" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_ic_tag_module:top_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hfd1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_0_cpu_bht_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 7251
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/COMPSYS700SOPC/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_bht_module:top_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_0_cpu_register_bank_a_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 8208
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/COMPSYS700SOPC/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_a_module:top_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_0_cpu_register_bank_b_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_register_bank_b_module:top_cpu_0_cpu_register_bank_b" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 8226
Info (12128): Elaborating entity "top_cpu_0_cpu_mult_cell" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 8811
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: C:/COMPSYS700SOPC/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/COMPSYS700SOPC/db/altera_mult_add_vkp2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "top_cpu_0_cpu_dc_tag_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 9233
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drc1.tdf
    Info (12023): Found entity 1: altsyncram_drc1 File: C:/COMPSYS700SOPC/db/altsyncram_drc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_drc1" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_tag_module:top_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_drc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_0_cpu_dc_data_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 9299
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2kf1.tdf
    Info (12023): Found entity 1: altsyncram_2kf1 File: C:/COMPSYS700SOPC/db/altsyncram_2kf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2kf1" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_data_module:top_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2kf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_0_cpu_dc_victim_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 9411
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/COMPSYS700SOPC/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_dc_victim_module:top_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 10190
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_debug" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_debug:the_top_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 632
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_break" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_break:the_top_cpu_0_cpu_nios2_oci_break" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3128
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_xbrk" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_xbrk:the_top_cpu_0_cpu_nios2_oci_xbrk" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3151
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_dbrk" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dbrk:the_top_cpu_0_cpu_nios2_oci_dbrk" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3178
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_itrace" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_itrace:the_top_cpu_0_cpu_nios2_oci_itrace" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3216
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_dtrace" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dtrace:the_top_cpu_0_cpu_nios2_oci_dtrace" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3231
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_td_mode" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_dtrace:the_top_cpu_0_cpu_nios2_oci_dtrace|top_cpu_0_cpu_nios2_oci_td_mode:top_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 1752
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_fifo" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3246
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo|top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2065
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo|top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2074
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_fifo:the_top_cpu_0_cpu_nios2_oci_fifo|top_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2083
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_pib" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_pib:the_top_cpu_0_cpu_nios2_oci_pib" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3251
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_oci_im" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_oci_im:the_top_cpu_0_cpu_nios2_oci_im" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3265
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_avalon_reg" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_avalon_reg:the_top_cpu_0_cpu_nios2_avalon_reg" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3284
Info (12128): Elaborating entity "top_cpu_0_cpu_nios2_ocimem" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3304
Info (12128): Elaborating entity "top_cpu_0_cpu_ociram_sp_ram_module" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/COMPSYS700SOPC/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_nios2_ocimem:the_top_cpu_0_cpu_nios2_ocimem|top_cpu_0_cpu_ociram_sp_ram_module:top_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_0_cpu_debug_slave_wrapper" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3406
Info (12128): Elaborating entity "top_cpu_0_cpu_debug_slave_tck" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_tck:the_top_cpu_0_cpu_debug_slave_tck" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "top_cpu_0_cpu_debug_slave_sysclk" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|top_cpu_0_cpu_debug_slave_sysclk:the_top_cpu_0_cpu_debug_slave_sysclk" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_nios2_oci:the_top_cpu_0_cpu_nios2_oci|top_cpu_0_cpu_debug_slave_wrapper:the_top_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:top_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "top_cpu_1" for hierarchy "top:u0|top_cpu_1:cpu_1" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 585
Info (12128): Elaborating entity "top_cpu_1_cpu" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1.v Line: 69
Info (12128): Elaborating entity "top_cpu_1_cpu_test_bench" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_test_bench:the_top_cpu_1_cpu_test_bench" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 5979
Info (12128): Elaborating entity "top_cpu_1_cpu_ic_data_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 6981
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/COMPSYS700SOPC/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_data_module:top_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_1_cpu_ic_tag_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 7047
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf
    Info (12023): Found entity 1: altsyncram_9ad1 File: C:/COMPSYS700SOPC/db/altsyncram_9ad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9ad1" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_ic_tag_module:top_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_1_cpu_bht_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_bht_module:top_cpu_1_cpu_bht" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 7245
Info (12128): Elaborating entity "top_cpu_1_cpu_register_bank_a_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_a_module:top_cpu_1_cpu_register_bank_a" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 8202
Info (12128): Elaborating entity "top_cpu_1_cpu_register_bank_b_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_register_bank_b_module:top_cpu_1_cpu_register_bank_b" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 8220
Info (12128): Elaborating entity "top_cpu_1_cpu_mult_cell" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 8805
Info (12128): Elaborating entity "top_cpu_1_cpu_dc_tag_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 9227
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf
    Info (12023): Found entity 1: altsyncram_5jc1 File: C:/COMPSYS700SOPC/db/altsyncram_5jc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5jc1" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_tag_module:top_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_1_cpu_dc_data_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 9293
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|altsyncram:the_altsyncram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/COMPSYS700SOPC/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_data_module:top_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "top_cpu_1_cpu_dc_victim_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_dc_victim_module:top_cpu_1_cpu_dc_victim" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 9405
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 10184
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_debug" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_debug:the_top_cpu_1_cpu_nios2_oci_debug" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3098
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_break" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_break:the_top_cpu_1_cpu_nios2_oci_break" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3128
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_xbrk" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_xbrk:the_top_cpu_1_cpu_nios2_oci_xbrk" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3151
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_dbrk" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dbrk:the_top_cpu_1_cpu_nios2_oci_dbrk" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3178
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_itrace" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_itrace:the_top_cpu_1_cpu_nios2_oci_itrace" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3216
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_dtrace" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dtrace:the_top_cpu_1_cpu_nios2_oci_dtrace" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3231
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_td_mode" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_dtrace:the_top_cpu_1_cpu_nios2_oci_dtrace|top_cpu_1_cpu_nios2_oci_td_mode:top_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 1752
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_fifo" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3246
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo|top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_top_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2065
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo|top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_top_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2074
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_fifo:the_top_cpu_1_cpu_nios2_oci_fifo|top_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_top_cpu_1_cpu_nios2_oci_fifo_cnt_inc" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2083
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_pib" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_pib:the_top_cpu_1_cpu_nios2_oci_pib" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3251
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_oci_im" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_oci_im:the_top_cpu_1_cpu_nios2_oci_im" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3265
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_avalon_reg" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_avalon_reg:the_top_cpu_1_cpu_nios2_avalon_reg" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3284
Info (12128): Elaborating entity "top_cpu_1_cpu_nios2_ocimem" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3304
Info (12128): Elaborating entity "top_cpu_1_cpu_ociram_sp_ram_module" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_nios2_ocimem:the_top_cpu_1_cpu_nios2_ocimem|top_cpu_1_cpu_ociram_sp_ram_module:top_cpu_1_cpu_ociram_sp_ram" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 2851
Info (12128): Elaborating entity "top_cpu_1_cpu_debug_slave_wrapper" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3406
Info (12128): Elaborating entity "top_cpu_1_cpu_debug_slave_tck" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_tck:the_top_cpu_1_cpu_debug_slave_tck" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "top_cpu_1_cpu_debug_slave_sysclk" for hierarchy "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_nios2_oci:the_top_cpu_1_cpu_nios2_oci|top_cpu_1_cpu_debug_slave_wrapper:the_top_cpu_1_cpu_debug_slave_wrapper|top_cpu_1_cpu_debug_slave_sysclk:the_top_cpu_1_cpu_debug_slave_sysclk" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "top_jtag_uart0" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 617
Info (12128): Elaborating entity "top_jtag_uart0_scfifo_w" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 139
Info (12130): Elaborated megafunction instantiation "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 139
Info (12133): Instantiated megafunction "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/COMPSYS700SOPC/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/COMPSYS700SOPC/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/COMPSYS700SOPC/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/COMPSYS700SOPC/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/COMPSYS700SOPC/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/COMPSYS700SOPC/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/COMPSYS700SOPC/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_w:the_top_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/COMPSYS700SOPC/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "top_jtag_uart0_scfifo_r" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|top_jtag_uart0_scfifo_r:the_top_jtag_uart0_scfifo_r" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 569
Info (12130): Elaborated megafunction instantiation "top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 569
Info (12133): Instantiated megafunction "top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic" with the following parameter: File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_jtag_uart0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "top:u0|top_jtag_uart0:jtag_uart0|alt_jtag_atlantic:top_jtag_uart0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "top_mutex" for hierarchy "top:u0|top_mutex:mutex" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 645
Info (12128): Elaborating entity "top_sdram" for hierarchy "top:u0|top_sdram:sdram" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 657
Info (12128): Elaborating entity "top_sdram_input_efifo_module" for hierarchy "top:u0|top_sdram:sdram|top_sdram_input_efifo_module:the_top_sdram_input_efifo_module" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 298
Info (12128): Elaborating entity "top_switches" for hierarchy "top:u0|top_switches:switches" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 681
Info (12128): Elaborating entity "top_sys_sdram_pll_0" for hierarchy "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 690
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sys_sdram_pll_0.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf
    Info (12023): Found entity 1: altpll_3lb2 File: C:/COMPSYS700SOPC/db/altpll_3lb2.tdf Line: 25
Info (12128): Elaborating entity "altpll_3lb2" for hierarchy "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sys_sdram_pll_0.v Line: 40
Info (12128): Elaborating entity "top_sysid_qsys" for hierarchy "top:u0|top_sysid_qsys:sysid_qsys" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 699
Info (12128): Elaborating entity "top_timer_0" for hierarchy "top:u0|top_timer_0:timer_0" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 707
Info (12128): Elaborating entity "top_mm_interconnect_0" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 731
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 988
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1108
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1168
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1232
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1296
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1360
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1424
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1488
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1552
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1616
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1889
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 1970
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 2051
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 2132
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 2216
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_agent_rsp_fifo" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 2257
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3007
Info (12128): Elaborating entity "top_mm_interconnect_0_router" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3398
Info (12128): Elaborating entity "top_mm_interconnect_0_router_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router|top_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "top_mm_interconnect_0_router_001" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3414
Info (12128): Elaborating entity "top_mm_interconnect_0_router_001_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001|top_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv Line: 190
Info (12128): Elaborating entity "top_mm_interconnect_0_router_002" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3430
Info (12128): Elaborating entity "top_mm_interconnect_0_router_002_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_002:router_002|top_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "top_mm_interconnect_0_router_003" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3446
Info (12128): Elaborating entity "top_mm_interconnect_0_router_003_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_003:router_003|top_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "top_mm_interconnect_0_router_004" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_004" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3462
Info (12128): Elaborating entity "top_mm_interconnect_0_router_004_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_004:router_004|top_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "top_mm_interconnect_0_router_005" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_005" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3478
Info (12128): Elaborating entity "top_mm_interconnect_0_router_005_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_005:router_005|top_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "top_mm_interconnect_0_router_006" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_006:router_006" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3494
Info (12128): Elaborating entity "top_mm_interconnect_0_router_006_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_006:router_006|top_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "top_mm_interconnect_0_router_010" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_010:router_010" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3558
Info (12128): Elaborating entity "top_mm_interconnect_0_router_010_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_010:router_010|top_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_010.sv Line: 178
Info (12128): Elaborating entity "top_mm_interconnect_0_router_011" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_011:router_011" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3574
Info (12128): Elaborating entity "top_mm_interconnect_0_router_011_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_011:router_011|top_mm_interconnect_0_router_011_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_011.sv Line: 178
Info (12128): Elaborating entity "top_mm_interconnect_0_router_012" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_012" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3590
Info (12128): Elaborating entity "top_mm_interconnect_0_router_012_default_decode" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_012:router_012|top_mm_interconnect_0_router_012_default_decode:the_default_decode" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3656
Info (12128): Elaborating entity "top_mm_interconnect_0_cmd_demux" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3859
Info (12128): Elaborating entity "top_mm_interconnect_0_cmd_demux_002" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3935
Info (12128): Elaborating entity "top_mm_interconnect_0_cmd_mux" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3975
Info (12128): Elaborating entity "top_mm_interconnect_0_cmd_mux_001" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 3998
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "top_mm_interconnect_0_cmd_mux_006" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 4119
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv Line: 365
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "top_mm_interconnect_0_rsp_demux" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 4193
Info (12128): Elaborating entity "top_mm_interconnect_0_rsp_demux_001" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 4216
Info (12128): Elaborating entity "top_mm_interconnect_0_rsp_demux_006" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_006:rsp_demux_006" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 4337
Info (12128): Elaborating entity "top_mm_interconnect_0_rsp_mux" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 4447
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "top_mm_interconnect_0_rsp_mux_002" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 4523
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "top_mm_interconnect_0_avalon_st_adapter" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0.v Line: 4575
Info (12128): Elaborating entity "top_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "top:u0|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "top_irq_mapper" for hierarchy "top:u0|top_irq_mapper:irq_mapper" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 826
Info (12128): Elaborating entity "top_irq_mapper_001" for hierarchy "top:u0|top_irq_mapper_001:irq_mapper_001" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 835
Info (12128): Elaborating entity "top_rst_controller" for hierarchy "top:u0|top_rst_controller:rst_controller" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 844
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: C:/COMPSYS700SOPC/top/synthesis/top_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "top:u0|top_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "top_rst_controller_001" for hierarchy "top:u0|top_rst_controller_001:rst_controller_001" File: C:/COMPSYS700SOPC/top/synthesis/top.vhd Line: 909
Warning (10541): VHDL Signal Declaration warning at top_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "top:u0|top_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: C:/COMPSYS700SOPC/top/synthesis/top_rst_controller_001.vhd Line: 144
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/COMPSYS700SOPC/top/synthesis/submodules/altera_up_altpll.v Line: 140
Warning (12020): Port "jdo" on the entity instantiation of "the_top_cpu_1_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_1_cpu.v Line: 3216
Warning (12020): Port "jdo" on the entity instantiation of "the_top_cpu_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_cpu_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.10.14.00:19:28 Progress: Loading sld70280c26/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/COMPSYS700SOPC/db/ip/sld70280c26/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 262
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/COMPSYS700SOPC/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u0|top_cpu_0:cpu_0|top_cpu_0_cpu:cpu|top_cpu_0_cpu_mult_cell:the_top_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: C:/COMPSYS700SOPC/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "top:u0|top_cpu_1:cpu_1|top_cpu_1_cpu:cpu|top_cpu_1_cpu_mult_cell:the_top_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: C:/COMPSYS700SOPC/db/mult_j011.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/COMPSYS700SOPC/top/synthesis/submodules/top_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 16
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/COMPSYS700SOPC/output_files/multiprocessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "top:u0|top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/COMPSYS700SOPC/db/altpll_3lb2.tdf Line: 27
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/COMPSYS700SOPC/top/top_inst.vhd Line: 11
Info (21057): Implemented 9691 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 26 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 9107 logic cells
    Info (21064): Implemented 498 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 5084 megabytes
    Info: Processing ended: Mon Oct 14 00:19:55 2024
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/COMPSYS700SOPC/output_files/multiprocessor.map.smsg.


