[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitVec01/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 201
LIB: work
FILE: ${SURELOG_DIR}/tests/BitVec01/dut.sv
n<> u<200> t<Top_level_rule> c<1> l<1:1> el<30:1>
  n<> u<1> t<Null_rule> p<200> s<199> l<1:1>
  n<> u<199> t<Source_text> p<200> c<198> l<1:1> el<26:10>
    n<> u<198> t<Description> p<199> c<197> l<1:1> el<26:10>
      n<> u<197> t<Module_declaration> p<198> c<6> l<1:1> el<26:10>
        n<> u<6> t<Module_nonansi_header> p<197> c<2> s<19> l<1:1> el<1:13>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<tb> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:10>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:10> el<1:10>
          n<> u<5> t<Port_list> p<6> l<1:10> el<1:12>
        n<> u<19> t<Module_item> p<197> c<18> s<32> l<3:5> el<3:15>
          n<> u<18> t<Non_port_module_item> p<19> c<17> l<3:5> el<3:15>
            n<> u<17> t<Module_or_generate_item> p<18> c<16> l<3:5> el<3:15>
              n<> u<16> t<Module_common_item> p<17> c<15> l<3:5> el<3:15>
                n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<3:5> el<3:15>
                  n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<3:5> el<3:15>
                    n<> u<13> t<Data_declaration> p<14> c<12> l<3:5> el<3:15>
                      n<> u<12> t<Variable_declaration> p<13> c<8> l<3:5> el<3:15>
                        n<> u<8> t<Data_type> p<12> c<7> s<11> l<3:5> el<3:8>
                          n<> u<7> t<IntegerAtomType_Int> p<8> l<3:5> el<3:8>
                        n<> u<11> t<Variable_decl_assignment_list> p<12> c<10> l<3:9> el<3:14>
                          n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<3:9> el<3:14>
                            n<count> u<9> t<STRING_CONST> p<10> l<3:9> el<3:14>
        n<> u<32> t<Module_item> p<197> c<31> s<55> l<4:5> el<4:16>
          n<> u<31> t<Non_port_module_item> p<32> c<30> l<4:5> el<4:16>
            n<> u<30> t<Module_or_generate_item> p<31> c<29> l<4:5> el<4:16>
              n<> u<29> t<Module_common_item> p<30> c<28> l<4:5> el<4:16>
                n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<4:5> el<4:16>
                  n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<4:5> el<4:16>
                    n<> u<26> t<Data_declaration> p<27> c<25> l<4:5> el<4:16>
                      n<> u<25> t<Variable_declaration> p<26> c<21> l<4:5> el<4:16>
                        n<> u<21> t<Data_type> p<25> c<20> s<24> l<4:5> el<4:8>
                          n<> u<20> t<IntVec_TypeBit> p<21> l<4:5> el<4:8>
                        n<> u<24> t<Variable_decl_assignment_list> p<25> c<23> l<4:9> el<4:15>
                          n<> u<23> t<Variable_decl_assignment> p<24> c<22> l<4:9> el<4:15>
                            n<result> u<22> t<STRING_CONST> p<23> l<4:9> el<4:15>
        n<> u<55> t<Module_item> p<197> c<54> s<195> l<5:5> el<5:21>
          n<> u<54> t<Non_port_module_item> p<55> c<53> l<5:5> el<5:21>
            n<> u<53> t<Module_or_generate_item> p<54> c<52> l<5:5> el<5:21>
              n<> u<52> t<Module_common_item> p<53> c<51> l<5:5> el<5:21>
                n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<5:5> el<5:21>
                  n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<5:5> el<5:21>
                    n<> u<49> t<Data_declaration> p<50> c<48> l<5:5> el<5:21>
                      n<> u<48> t<Variable_declaration> p<49> c<44> l<5:5> el<5:21>
                        n<> u<44> t<Data_type> p<48> c<33> s<47> l<5:5> el<5:16>
                          n<> u<33> t<IntVec_TypeLogic> p<44> s<43> l<5:5> el<5:10>
                          n<> u<43> t<Packed_dimension> p<44> c<42> l<5:11> el<5:16>
                            n<> u<42> t<Constant_range> p<43> c<37> l<5:12> el<5:15>
                              n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<5:12> el<5:13>
                                n<> u<36> t<Constant_primary> p<37> c<35> l<5:12> el<5:13>
                                  n<> u<35> t<Primary_literal> p<36> c<34> l<5:12> el<5:13>
                                    n<7> u<34> t<INT_CONST> p<35> l<5:12> el<5:13>
                              n<> u<41> t<Constant_expression> p<42> c<40> l<5:14> el<5:15>
                                n<> u<40> t<Constant_primary> p<41> c<39> l<5:14> el<5:15>
                                  n<> u<39> t<Primary_literal> p<40> c<38> l<5:14> el<5:15>
                                    n<0> u<38> t<INT_CONST> p<39> l<5:14> el<5:15>
                        n<> u<47> t<Variable_decl_assignment_list> p<48> c<46> l<5:17> el<5:20>
                          n<> u<46> t<Variable_decl_assignment> p<47> c<45> l<5:17> el<5:20>
                            n<val> u<45> t<STRING_CONST> p<46> l<5:17> el<5:20>
        n<> u<195> t<Module_item> p<197> c<194> s<196> l<7:5> el<24:8>
          n<> u<194> t<Non_port_module_item> p<195> c<193> l<7:5> el<24:8>
            n<> u<193> t<Module_or_generate_item> p<194> c<192> l<7:5> el<24:8>
              n<> u<192> t<Module_common_item> p<193> c<191> l<7:5> el<24:8>
                n<> u<191> t<Initial_construct> p<192> c<190> l<7:5> el<24:8>
                  n<> u<190> t<Statement_or_null> p<191> c<189> l<7:13> el<24:8>
                    n<> u<189> t<Statement> p<190> c<188> l<7:13> el<24:8>
                      n<> u<188> t<Statement_item> p<189> c<187> l<7:13> el<24:8>
                        n<> u<187> t<Seq_block> p<188> c<70> l<7:13> el<24:8>
                          n<> u<70> t<Statement_or_null> p<187> c<69> s<71> l<8:9> el<8:28>
                            n<> u<69> t<Statement> p<70> c<68> l<8:9> el<8:28>
                              n<> u<68> t<Statement_item> p<69> c<67> l<8:9> el<8:28>
                                n<> u<67> t<Blocking_assignment> p<68> c<66> l<8:9> el<8:27>
                                  n<> u<66> t<Operator_assignment> p<67> c<60> l<8:9> el<8:27>
                                    n<> u<60> t<Variable_lvalue> p<66> c<57> s<61> l<8:9> el<8:12>
                                      n<> u<57> t<Ps_or_hierarchical_identifier> p<60> c<56> s<59> l<8:9> el<8:12>
                                        n<val> u<56> t<STRING_CONST> p<57> l<8:9> el<8:12>
                                      n<> u<59> t<Select> p<60> c<58> l<8:13> el<8:13>
                                        n<> u<58> t<Bit_select> p<59> l<8:13> el<8:13>
                                    n<> u<61> t<AssignOp_Assign> p<66> s<65> l<8:13> el<8:14>
                                    n<> u<65> t<Expression> p<66> c<64> l<8:15> el<8:27>
                                      n<> u<64> t<Primary> p<65> c<63> l<8:15> el<8:27>
                                        n<> u<63> t<Primary_literal> p<64> c<62> l<8:15> el<8:27>
                                          n<8'b1100_x0z1> u<62> t<INT_CONST> p<63> l<8:15> el<8:27>
                          n<// $countbits: Counts bits matching specific values (e.g., count all 1s)> u<71> t<LINE_COMMENT> p<187> s<97> l<10:9> el<10:81>
                          n<> u<97> t<Statement_or_null> p<187> c<96> s<98> l<11:9> el<11:39>
                            n<> u<96> t<Statement> p<97> c<95> l<11:9> el<11:39>
                              n<> u<95> t<Statement_item> p<96> c<94> l<11:9> el<11:39>
                                n<> u<94> t<Blocking_assignment> p<95> c<93> l<11:9> el<11:38>
                                  n<> u<93> t<Operator_assignment> p<94> c<76> l<11:9> el<11:38>
                                    n<> u<76> t<Variable_lvalue> p<93> c<73> s<77> l<11:9> el<11:14>
                                      n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<11:9> el<11:14>
                                        n<count> u<72> t<STRING_CONST> p<73> l<11:9> el<11:14>
                                      n<> u<75> t<Select> p<76> c<74> l<11:15> el<11:15>
                                        n<> u<74> t<Bit_select> p<75> l<11:15> el<11:15>
                                    n<> u<77> t<AssignOp_Assign> p<93> s<92> l<11:15> el<11:16>
                                    n<> u<92> t<Expression> p<93> c<91> l<11:17> el<11:38>
                                      n<> u<91> t<Primary> p<92> c<90> l<11:17> el<11:38>
                                        n<> u<90> t<Complex_func_call> p<91> c<78> l<11:17> el<11:38>
                                          n<> u<78> t<Dollar_keyword> p<90> s<79> l<11:17> el<11:18>
                                          n<countbits> u<79> t<STRING_CONST> p<90> s<89> l<11:18> el<11:27>
                                          n<> u<89> t<Argument_list> p<90> c<83> l<11:28> el<11:37>
                                            n<> u<83> t<Expression> p<89> c<82> s<88> l<11:28> el<11:31>
                                              n<> u<82> t<Primary> p<83> c<81> l<11:28> el<11:31>
                                                n<> u<81> t<Primary_literal> p<82> c<80> l<11:28> el<11:31>
                                                  n<val> u<80> t<STRING_CONST> p<81> l<11:28> el<11:31>
                                            n<> u<88> t<Argument> p<89> c<87> l<11:33> el<11:37>
                                              n<> u<87> t<Expression> p<88> c<86> l<11:33> el<11:37>
                                                n<> u<86> t<Primary> p<87> c<85> l<11:33> el<11:37>
                                                  n<> u<85> t<Primary_literal> p<86> c<84> l<11:33> el<11:37>
                                                    n<> u<84> t<Number_1Tickb1> p<85> l<11:33> el<11:37>
                          n<// $countones: Counts only bits that are 1 (ignores x and z)> u<98> t<LINE_COMMENT> p<187> s<119> l<13:9> el<13:69>
                          n<> u<119> t<Statement_or_null> p<187> c<118> s<120> l<14:9> el<14:33>
                            n<> u<118> t<Statement> p<119> c<117> l<14:9> el<14:33>
                              n<> u<117> t<Statement_item> p<118> c<116> l<14:9> el<14:33>
                                n<> u<116> t<Blocking_assignment> p<117> c<115> l<14:9> el<14:32>
                                  n<> u<115> t<Operator_assignment> p<116> c<103> l<14:9> el<14:32>
                                    n<> u<103> t<Variable_lvalue> p<115> c<100> s<104> l<14:9> el<14:14>
                                      n<> u<100> t<Ps_or_hierarchical_identifier> p<103> c<99> s<102> l<14:9> el<14:14>
                                        n<count> u<99> t<STRING_CONST> p<100> l<14:9> el<14:14>
                                      n<> u<102> t<Select> p<103> c<101> l<14:15> el<14:15>
                                        n<> u<101> t<Bit_select> p<102> l<14:15> el<14:15>
                                    n<> u<104> t<AssignOp_Assign> p<115> s<114> l<14:15> el<14:16>
                                    n<> u<114> t<Expression> p<115> c<113> l<14:17> el<14:32>
                                      n<> u<113> t<Primary> p<114> c<112> l<14:17> el<14:32>
                                        n<> u<112> t<Complex_func_call> p<113> c<105> l<14:17> el<14:32>
                                          n<> u<105> t<Dollar_keyword> p<112> s<106> l<14:17> el<14:18>
                                          n<countones> u<106> t<STRING_CONST> p<112> s<111> l<14:18> el<14:27>
                                          n<> u<111> t<Argument_list> p<112> c<110> l<14:28> el<14:31>
                                            n<> u<110> t<Expression> p<111> c<109> l<14:28> el<14:31>
                                              n<> u<109> t<Primary> p<110> c<108> l<14:28> el<14:31>
                                                n<> u<108> t<Primary_literal> p<109> c<107> l<14:28> el<14:31>
                                                  n<val> u<107> t<STRING_CONST> p<108> l<14:28> el<14:31>
                          n<// $onehot: Returns true if exactly one bit is 1> u<120> t<LINE_COMMENT> p<187> s<141> l<16:9> el<16:57>
                          n<> u<141> t<Statement_or_null> p<187> c<140> s<142> l<17:9> el<17:35>
                            n<> u<140> t<Statement> p<141> c<139> l<17:9> el<17:35>
                              n<> u<139> t<Statement_item> p<140> c<138> l<17:9> el<17:35>
                                n<> u<138> t<Blocking_assignment> p<139> c<137> l<17:9> el<17:34>
                                  n<> u<137> t<Operator_assignment> p<138> c<125> l<17:9> el<17:34>
                                    n<> u<125> t<Variable_lvalue> p<137> c<122> s<126> l<17:9> el<17:15>
                                      n<> u<122> t<Ps_or_hierarchical_identifier> p<125> c<121> s<124> l<17:9> el<17:15>
                                        n<result> u<121> t<STRING_CONST> p<122> l<17:9> el<17:15>
                                      n<> u<124> t<Select> p<125> c<123> l<17:16> el<17:16>
                                        n<> u<123> t<Bit_select> p<124> l<17:16> el<17:16>
                                    n<> u<126> t<AssignOp_Assign> p<137> s<136> l<17:16> el<17:17>
                                    n<> u<136> t<Expression> p<137> c<135> l<17:18> el<17:34>
                                      n<> u<135> t<Primary> p<136> c<134> l<17:18> el<17:34>
                                        n<> u<134> t<Complex_func_call> p<135> c<127> l<17:18> el<17:34>
                                          n<> u<127> t<Dollar_keyword> p<134> s<128> l<17:18> el<17:19>
                                          n<onehot> u<128> t<STRING_CONST> p<134> s<133> l<17:19> el<17:25>
                                          n<> u<133> t<Argument_list> p<134> c<132> l<17:26> el<17:33>
                                            n<> u<132> t<Expression> p<133> c<131> l<17:26> el<17:33>
                                              n<> u<131> t<Primary> p<132> c<130> l<17:26> el<17:33>
                                                n<> u<130> t<Primary_literal> p<131> c<129> l<17:26> el<17:33>
                                                  n<4'b0010> u<129> t<INT_CONST> p<130> l<17:26> el<17:33>
                          n<// $onehot0: Returns true if at most one bit is 1 (zero or one)> u<142> t<LINE_COMMENT> p<187> s<163> l<19:9> el<19:72>
                          n<> u<163> t<Statement_or_null> p<187> c<162> s<164> l<20:9> el<20:36>
                            n<> u<162> t<Statement> p<163> c<161> l<20:9> el<20:36>
                              n<> u<161> t<Statement_item> p<162> c<160> l<20:9> el<20:36>
                                n<> u<160> t<Blocking_assignment> p<161> c<159> l<20:9> el<20:35>
                                  n<> u<159> t<Operator_assignment> p<160> c<147> l<20:9> el<20:35>
                                    n<> u<147> t<Variable_lvalue> p<159> c<144> s<148> l<20:9> el<20:15>
                                      n<> u<144> t<Ps_or_hierarchical_identifier> p<147> c<143> s<146> l<20:9> el<20:15>
                                        n<result> u<143> t<STRING_CONST> p<144> l<20:9> el<20:15>
                                      n<> u<146> t<Select> p<147> c<145> l<20:16> el<20:16>
                                        n<> u<145> t<Bit_select> p<146> l<20:16> el<20:16>
                                    n<> u<148> t<AssignOp_Assign> p<159> s<158> l<20:16> el<20:17>
                                    n<> u<158> t<Expression> p<159> c<157> l<20:18> el<20:35>
                                      n<> u<157> t<Primary> p<158> c<156> l<20:18> el<20:35>
                                        n<> u<156> t<Complex_func_call> p<157> c<149> l<20:18> el<20:35>
                                          n<> u<149> t<Dollar_keyword> p<156> s<150> l<20:18> el<20:19>
                                          n<onehot0> u<150> t<STRING_CONST> p<156> s<155> l<20:19> el<20:26>
                                          n<> u<155> t<Argument_list> p<156> c<154> l<20:27> el<20:34>
                                            n<> u<154> t<Expression> p<155> c<153> l<20:27> el<20:34>
                                              n<> u<153> t<Primary> p<154> c<152> l<20:27> el<20:34>
                                                n<> u<152> t<Primary_literal> p<153> c<151> l<20:27> el<20:34>
                                                  n<4'b0000> u<151> t<INT_CONST> p<152> l<20:27> el<20:34>
                          n<// $isunknown: Returns true if any bit is X or Z> u<164> t<LINE_COMMENT> p<187> s<185> l<22:9> el<22:57>
                          n<> u<185> t<Statement_or_null> p<187> c<184> s<186> l<23:9> el<23:34>
                            n<> u<184> t<Statement> p<185> c<183> l<23:9> el<23:34>
                              n<> u<183> t<Statement_item> p<184> c<182> l<23:9> el<23:34>
                                n<> u<182> t<Blocking_assignment> p<183> c<181> l<23:9> el<23:33>
                                  n<> u<181> t<Operator_assignment> p<182> c<169> l<23:9> el<23:33>
                                    n<> u<169> t<Variable_lvalue> p<181> c<166> s<170> l<23:9> el<23:15>
                                      n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<23:9> el<23:15>
                                        n<result> u<165> t<STRING_CONST> p<166> l<23:9> el<23:15>
                                      n<> u<168> t<Select> p<169> c<167> l<23:16> el<23:16>
                                        n<> u<167> t<Bit_select> p<168> l<23:16> el<23:16>
                                    n<> u<170> t<AssignOp_Assign> p<181> s<180> l<23:16> el<23:17>
                                    n<> u<180> t<Expression> p<181> c<179> l<23:18> el<23:33>
                                      n<> u<179> t<Primary> p<180> c<178> l<23:18> el<23:33>
                                        n<> u<178> t<Complex_func_call> p<179> c<171> l<23:18> el<23:33>
                                          n<> u<171> t<Dollar_keyword> p<178> s<172> l<23:18> el<23:19>
                                          n<isunknown> u<172> t<STRING_CONST> p<178> s<177> l<23:19> el<23:28>
                                          n<> u<177> t<Argument_list> p<178> c<176> l<23:29> el<23:32>
                                            n<> u<176> t<Expression> p<177> c<175> l<23:29> el<23:32>
                                              n<> u<175> t<Primary> p<176> c<174> l<23:29> el<23:32>
                                                n<> u<174> t<Primary_literal> p<175> c<173> l<23:29> el<23:32>
                                                  n<val> u<173> t<STRING_CONST> p<174> l<23:29> el<23:32>
                          n<> u<186> t<END> p<187> l<24:5> el<24:8>
        n<> u<196> t<ENDMODULE> p<197> l<26:1> el<26:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitVec01/dut.sv:1:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitVec01/dut.sv:1:1: Compile module "work@tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             6
Begin                                                  1
BitTypespec                                            2
Constant                                               6
Design                                                 1
Identifier                                             6
Initial                                                1
IntTypespec                                            3
LogicTypespec                                          4
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Range                                                  1
RefObj                                                 9
RefTypespec                                            9
SourceFile                                             1
SysFuncCall                                            5
Variable                                               2
------------------------------------------------------------
Total:                                                60
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitVec01/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BitVec01/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tb), line:1:8, endln:1:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
    |vpiName:work@tb
  |vpiVariable:
  \_Variable: (work@tb.count), line:3:9, endln:3:14
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.count), line:3:5, endln:3:8
      |vpiParent:
      \_Variable: (work@tb.count), line:3:9, endln:3:14
      |vpiFullName:work@tb.count
      |vpiActual:
      \_IntTypespec: , line:3:5, endln:3:8
    |vpiName:count
    |vpiFullName:work@tb.count
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@tb.result), line:4:9, endln:4:15
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.result), line:4:5, endln:4:8
      |vpiParent:
      \_Variable: (work@tb.result), line:4:9, endln:4:15
      |vpiFullName:work@tb.result
      |vpiActual:
      \_BitTypespec: , line:4:5, endln:4:8
    |vpiName:result
    |vpiFullName:work@tb.result
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypespec:
  \_IntTypespec: , line:3:5, endln:3:8
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
    |vpiSigned:1
  |vpiTypespec:
  \_BitTypespec: , line:4:5, endln:4:8
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
  |vpiTypespec:
  \_LogicTypespec: , line:5:5, endln:5:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
    |vpiRange:
    \_Range: , line:5:11, endln:5:16
      |vpiParent:
      \_LogicTypespec: , line:5:5, endln:5:10
      |vpiLeftRange:
      \_Constant: , line:5:12, endln:5:13
        |vpiParent:
        \_Range: , line:5:11, endln:5:16
        |vpiTypespec:
        \_RefTypespec: (work@tb), line:5:12, endln:5:13
          |vpiParent:
          \_Constant: , line:5:12, endln:5:13
          |vpiFullName:work@tb
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:7
        |vpiValue:7
      |vpiRightRange:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_Range: , line:5:11, endln:5:16
        |vpiTypespec:
        \_RefTypespec: (work@tb), line:5:14, endln:5:15
          |vpiParent:
          \_Constant: , line:5:14, endln:5:15
          |vpiFullName:work@tb
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
  |vpiImportTypespec:
  \_IntTypespec: , line:3:5, endln:3:8
  |vpiImportTypespec:
  \_Variable: (work@tb.count), line:3:9, endln:3:14
  |vpiImportTypespec:
  \_BitTypespec: , line:4:5, endln:4:8
  |vpiImportTypespec:
  \_Variable: (work@tb.result), line:4:9, endln:4:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:5, endln:5:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_Net: (work@tb.val), line:5:17, endln:5:20
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.val), line:5:5, endln:5:16
      |vpiParent:
      \_Net: (work@tb.val), line:5:17, endln:5:20
      |vpiFullName:work@tb.val
      |vpiActual:
      \_LogicTypespec: , line:5:5, endln:5:10
    |vpiName:val
    |vpiFullName:work@tb.val
    |vpiNetType:36
  |vpiDefName:work@tb
  |vpiNet:
  \_Net: (work@tb.val), line:5:17, endln:5:20
  |vpiProcess:
  \_Initial: , line:7:5, endln:24:8
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
    |vpiStmt:
    \_Begin: (work@tb), line:7:13, endln:24:8
      |vpiParent:
      \_Initial: , line:7:5, endln:24:8
      |vpiFullName:work@tb
      |vpiTypespec:
      \_LogicTypespec: 
        |vpiParent:
        \_Begin: (work@tb), line:7:13, endln:24:8
      |vpiTypespec:
      \_BitTypespec: 
        |vpiParent:
        \_Begin: (work@tb), line:7:13, endln:24:8
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiImportTypespec:
      \_BitTypespec: 
      |vpiStmt:
      \_Assignment: , line:8:9, endln:8:27
        |vpiParent:
        \_Begin: (work@tb), line:7:13, endln:24:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.val), line:8:9, endln:8:12
          |vpiParent:
          \_Assignment: , line:8:9, endln:8:27
          |vpiName:val
          |vpiFullName:work@tb.val
          |vpiActual:
          \_Net: (work@tb.val), line:5:17, endln:5:20
        |vpiRhs:
        \_Constant: , line:8:15, endln:8:27
          |vpiParent:
          \_Assignment: , line:8:9, endln:8:27
          |vpiTypespec:
          \_RefTypespec: (work@tb), line:8:15, endln:8:27
            |vpiParent:
            \_Constant: , line:8:15, endln:8:27
            |vpiFullName:work@tb
            |vpiActual:
            \_LogicTypespec: 
          |vpiConstType:3
          |vpiSize:8
          |vpiDecompile:8'b1100x0z1
          |vpiValue:1100x0z1
      |vpiStmt:
      \_Assignment: , line:11:9, endln:11:38
        |vpiParent:
        \_Begin: (work@tb), line:7:13, endln:24:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.count), line:11:9, endln:11:14
          |vpiParent:
          \_Assignment: , line:11:9, endln:11:38
          |vpiName:count
          |vpiFullName:work@tb.count
          |vpiActual:
          \_Variable: (work@tb.count), line:3:9, endln:3:14
        |vpiRhs:
        \_SysFuncCall: ($countbits), line:11:17, endln:11:38
          |vpiParent:
          \_Assignment: , line:11:9, endln:11:38
          |vpiName:
          \_Identifier: ($countbits), line:11:18, endln:11:27
            |vpiParent:
            \_SysFuncCall: ($countbits), line:11:17, endln:11:38
            |vpiName:$countbits
          |vpiArgument:
          \_RefObj: (work@tb.val), line:11:28, endln:11:31
            |vpiParent:
            \_SysFuncCall: ($countbits), line:11:17, endln:11:38
            |vpiName:val
            |vpiFullName:work@tb.val
            |vpiActual:
            \_Net: (work@tb.val), line:5:17, endln:5:20
          |vpiArgument:
          \_Constant: , line:11:33, endln:11:37
            |vpiParent:
            \_SysFuncCall: ($countbits), line:11:17, endln:11:38
            |vpiTypespec:
            \_RefTypespec: (work@tb), line:11:33, endln:11:37
              |vpiParent:
              \_Constant: , line:11:33, endln:11:37
              |vpiFullName:work@tb
              |vpiActual:
              \_BitTypespec: 
            |vpiConstType:3
            |vpiSize:1
            |vpiDecompile:1'b1
            |vpiValue:1
      |vpiStmt:
      \_Assignment: , line:14:9, endln:14:32
        |vpiParent:
        \_Begin: (work@tb), line:7:13, endln:24:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.count), line:14:9, endln:14:14
          |vpiParent:
          \_Assignment: , line:14:9, endln:14:32
          |vpiName:count
          |vpiFullName:work@tb.count
          |vpiActual:
          \_Variable: (work@tb.count), line:3:9, endln:3:14
        |vpiRhs:
        \_SysFuncCall: ($countones), line:14:17, endln:14:32
          |vpiParent:
          \_Assignment: , line:14:9, endln:14:32
          |vpiName:
          \_Identifier: ($countones), line:14:18, endln:14:27
            |vpiParent:
            \_SysFuncCall: ($countones), line:14:17, endln:14:32
            |vpiName:$countones
          |vpiArgument:
          \_RefObj: (work@tb.val), line:14:28, endln:14:31
            |vpiParent:
            \_SysFuncCall: ($countones), line:14:17, endln:14:32
            |vpiName:val
            |vpiFullName:work@tb.val
            |vpiActual:
            \_Net: (work@tb.val), line:5:17, endln:5:20
      |vpiStmt:
      \_Assignment: , line:17:9, endln:17:34
        |vpiParent:
        \_Begin: (work@tb), line:7:13, endln:24:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.result), line:17:9, endln:17:15
          |vpiParent:
          \_Assignment: , line:17:9, endln:17:34
          |vpiName:result
          |vpiFullName:work@tb.result
          |vpiActual:
          \_Variable: (work@tb.result), line:4:9, endln:4:15
        |vpiRhs:
        \_SysFuncCall: ($onehot), line:17:18, endln:17:34
          |vpiParent:
          \_Assignment: , line:17:9, endln:17:34
          |vpiName:
          \_Identifier: ($onehot), line:17:19, endln:17:25
            |vpiParent:
            \_SysFuncCall: ($onehot), line:17:18, endln:17:34
            |vpiName:$onehot
          |vpiArgument:
          \_Constant: , line:17:26, endln:17:33
            |vpiParent:
            \_SysFuncCall: ($onehot), line:17:18, endln:17:34
            |vpiTypespec:
            \_RefTypespec: (work@tb), line:17:26, endln:17:33
              |vpiParent:
              \_Constant: , line:17:26, endln:17:33
              |vpiFullName:work@tb
              |vpiActual:
              \_LogicTypespec: 
            |vpiConstType:3
            |vpiSize:4
            |vpiDecompile:4'b0010
            |vpiValue:0010
      |vpiStmt:
      \_Assignment: , line:20:9, endln:20:35
        |vpiParent:
        \_Begin: (work@tb), line:7:13, endln:24:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.result), line:20:9, endln:20:15
          |vpiParent:
          \_Assignment: , line:20:9, endln:20:35
          |vpiName:result
          |vpiFullName:work@tb.result
          |vpiActual:
          \_Variable: (work@tb.result), line:4:9, endln:4:15
        |vpiRhs:
        \_SysFuncCall: ($onehot0), line:20:18, endln:20:35
          |vpiParent:
          \_Assignment: , line:20:9, endln:20:35
          |vpiName:
          \_Identifier: ($onehot0), line:20:19, endln:20:26
            |vpiParent:
            \_SysFuncCall: ($onehot0), line:20:18, endln:20:35
            |vpiName:$onehot0
          |vpiArgument:
          \_Constant: , line:20:27, endln:20:34
            |vpiParent:
            \_SysFuncCall: ($onehot0), line:20:18, endln:20:35
            |vpiTypespec:
            \_RefTypespec: (work@tb), line:20:27, endln:20:34
              |vpiParent:
              \_Constant: , line:20:27, endln:20:34
              |vpiFullName:work@tb
              |vpiActual:
              \_LogicTypespec: 
            |vpiConstType:3
            |vpiSize:4
            |vpiDecompile:4'b0000
            |vpiValue:0000
      |vpiStmt:
      \_Assignment: , line:23:9, endln:23:33
        |vpiParent:
        \_Begin: (work@tb), line:7:13, endln:24:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.result), line:23:9, endln:23:15
          |vpiParent:
          \_Assignment: , line:23:9, endln:23:33
          |vpiName:result
          |vpiFullName:work@tb.result
          |vpiActual:
          \_Variable: (work@tb.result), line:4:9, endln:4:15
        |vpiRhs:
        \_SysFuncCall: ($isunknown), line:23:18, endln:23:33
          |vpiParent:
          \_Assignment: , line:23:9, endln:23:33
          |vpiName:
          \_Identifier: ($isunknown), line:23:19, endln:23:28
            |vpiParent:
            \_SysFuncCall: ($isunknown), line:23:18, endln:23:33
            |vpiName:$isunknown
          |vpiArgument:
          \_RefObj: (work@tb.val), line:23:29, endln:23:32
            |vpiParent:
            \_SysFuncCall: ($isunknown), line:23:18, endln:23:33
            |vpiName:val
            |vpiFullName:work@tb.val
            |vpiActual:
            \_Net: (work@tb.val), line:5:17, endln:5:20
|vpiTypespec:
\_ModuleTypespec: (work@tb)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tb
  |vpiModule:
  \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/BitVec01/dut.sv, line:1:1, endln:26:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/BitVec01/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/BitVec01/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
Constant                             6       6       2         2
Identifier                           6       4       0         2
RefTypespec                          9       7       0         2
SysFuncCall                          5       3       0         2
----------------------------------------------------------------
Others                              31      31       0         0
----------------------------------------------------------------
                                    57      51       2         8
===================== END REDUCTION RESULT =====================
