// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_3_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_3_x120_dout,
        fifo_C_C_IO_L2_in_3_x120_empty_n,
        fifo_C_C_IO_L2_in_3_x120_read,
        fifo_C_C_IO_L2_in_4_x121_din,
        fifo_C_C_IO_L2_in_4_x121_full_n,
        fifo_C_C_IO_L2_in_4_x121_write,
        fifo_C_PE_0_3_x1116_din,
        fifo_C_PE_0_3_x1116_full_n,
        fifo_C_PE_0_3_x1116_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_pp0_stage0 = 28'd2048;
parameter    ap_ST_fsm_state14 = 28'd4096;
parameter    ap_ST_fsm_state15 = 28'd8192;
parameter    ap_ST_fsm_state16 = 28'd16384;
parameter    ap_ST_fsm_state17 = 28'd32768;
parameter    ap_ST_fsm_state18 = 28'd65536;
parameter    ap_ST_fsm_state19 = 28'd131072;
parameter    ap_ST_fsm_state20 = 28'd262144;
parameter    ap_ST_fsm_state21 = 28'd524288;
parameter    ap_ST_fsm_state22 = 28'd1048576;
parameter    ap_ST_fsm_pp1_stage0 = 28'd2097152;
parameter    ap_ST_fsm_state25 = 28'd4194304;
parameter    ap_ST_fsm_state26 = 28'd8388608;
parameter    ap_ST_fsm_state27 = 28'd16777216;
parameter    ap_ST_fsm_state28 = 28'd33554432;
parameter    ap_ST_fsm_pp2_stage0 = 28'd67108864;
parameter    ap_ST_fsm_state31 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_3_x120_dout;
input   fifo_C_C_IO_L2_in_3_x120_empty_n;
output   fifo_C_C_IO_L2_in_3_x120_read;
output  [511:0] fifo_C_C_IO_L2_in_4_x121_din;
input   fifo_C_C_IO_L2_in_4_x121_full_n;
output   fifo_C_C_IO_L2_in_4_x121_write;
output  [255:0] fifo_C_PE_0_3_x1116_din;
input   fifo_C_PE_0_3_x1116_full_n;
output   fifo_C_PE_0_3_x1116_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_3_x120_read;
reg fifo_C_C_IO_L2_in_4_x121_write;
reg[255:0] fifo_C_PE_0_3_x1116_din;
reg fifo_C_PE_0_3_x1116_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_3_x120_blk_n;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state18;
reg    fifo_C_C_IO_L2_in_4_x121_blk_n;
reg    fifo_C_PE_0_3_x1116_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln878_18_reg_2220;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln878_17_reg_2331;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln878_16_reg_2418;
reg   [5:0] indvar_flatten_reg_517;
reg   [1:0] n_V_10_reg_528;
reg   [511:0] p_Val2_s_reg_539;
reg   [5:0] indvar_flatten77_reg_604;
reg   [1:0] n_V_9_reg_615;
reg   [511:0] p_Val2_19_reg_626;
reg   [5:0] indvar_flatten163_reg_692;
reg   [1:0] n_V_reg_703;
reg   [511:0] p_Val2_20_reg_714;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_723;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state28;
wire   [4:0] add_ln890_255_fu_729_p2;
reg   [4:0] add_ln890_255_reg_2007;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890303_fu_741_p2;
reg   [0:0] icmp_ln890303_reg_2015;
wire   [0:0] icmp_ln890_fu_735_p2;
wire   [2:0] select_ln17865_fu_747_p3;
reg   [2:0] select_ln17865_reg_2020;
wire   [0:0] or_ln17865_fu_755_p2;
reg   [0:0] or_ln17865_reg_2025;
wire   [0:0] and_ln17865_fu_767_p2;
reg   [0:0] and_ln17865_reg_2029;
wire   [5:0] add_i_i780_cast_fu_781_p2;
reg   [5:0] add_i_i780_cast_reg_2033;
wire   [0:0] icmp_ln17877_fu_804_p2;
reg   [0:0] icmp_ln17877_reg_2057;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_450_fu_787_p3;
wire   [0:0] icmp_ln886_7_fu_799_p2;
wire   [3:0] add_ln691_1262_fu_810_p2;
reg   [3:0] add_ln691_1262_reg_2061;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln691_1260_fu_822_p2;
reg   [3:0] add_ln691_1260_reg_2069;
wire   [6:0] tmp_528_cast_fu_832_p3;
reg   [6:0] tmp_528_cast_reg_2074;
wire   [3:0] c3_39_fu_846_p2;
wire   [0:0] icmp_ln890_1306_fu_840_p2;
wire   [0:0] icmp_ln890_1307_fu_816_p2;
wire   [4:0] add_ln691_1263_fu_852_p2;
reg   [4:0] add_ln691_1263_reg_2087;
wire    ap_CS_fsm_state5;
wire   [4:0] add_ln691_1261_fu_864_p2;
reg   [4:0] add_ln691_1261_reg_2095;
wire    ap_CS_fsm_state7;
reg   [6:0] local_C_pong_V_addr_reg_2100;
wire   [16:0] add_ln17913_fu_890_p2;
reg   [16:0] add_ln17913_reg_2108;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln890_1311_fu_906_p2;
reg   [0:0] icmp_ln890_1311_reg_2116;
wire   [0:0] icmp_ln17913_fu_900_p2;
wire   [0:0] or_ln17919_fu_948_p2;
reg   [0:0] or_ln17919_reg_2121;
wire   [3:0] select_ln17920_fu_1004_p3;
reg   [3:0] select_ln17920_reg_2126;
wire   [0:0] select_ln17920_1_fu_1016_p3;
reg   [0:0] select_ln17920_1_reg_2132;
wire   [5:0] select_ln890_452_fu_1024_p3;
reg   [5:0] select_ln890_452_reg_2137;
wire   [3:0] select_ln17920_2_fu_1060_p3;
reg   [3:0] select_ln17920_2_reg_2142;
wire   [16:0] add_ln17987_fu_1068_p2;
reg   [16:0] add_ln17987_reg_2147;
wire   [0:0] icmp_ln890_1308_fu_1084_p2;
reg   [0:0] icmp_ln890_1308_reg_2155;
wire   [0:0] icmp_ln17987_fu_1078_p2;
wire   [0:0] or_ln17993_fu_1126_p2;
reg   [0:0] or_ln17993_reg_2160;
wire   [3:0] select_ln17994_fu_1182_p3;
reg   [3:0] select_ln17994_reg_2165;
wire   [0:0] select_ln17994_1_fu_1194_p3;
reg   [0:0] select_ln17994_1_reg_2171;
wire   [5:0] select_ln890_451_fu_1202_p3;
reg   [5:0] select_ln890_451_reg_2176;
wire   [3:0] select_ln17994_2_fu_1238_p3;
reg   [3:0] select_ln17994_2_reg_2181;
wire   [0:0] arb_fu_1252_p2;
wire   [2:0] add_ln691_1251_fu_1257_p2;
wire    ap_CS_fsm_state10;
wire   [5:0] add_ln890_261_fu_1271_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state12_pp0_stage0_iter0;
reg    ap_block_state13_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_1317_fu_1277_p2;
reg   [0:0] icmp_ln890_1317_reg_2206;
wire   [511:0] zext_ln1497_10_fu_1345_p1;
wire   [1:0] add_ln691_1255_fu_1349_p2;
reg   [1:0] add_ln691_1255_reg_2215;
wire   [0:0] icmp_ln878_18_fu_1355_p2;
wire   [255:0] select_ln17936_fu_1361_p3;
reg   [255:0] select_ln17936_reg_2224;
wire   [3:0] add_ln691_1254_fu_1378_p2;
wire    ap_CS_fsm_state14;
wire   [9:0] select_ln890_455_fu_1389_p3;
wire   [10:0] select_ln890_456_fu_1402_p3;
wire   [0:0] icmp_ln17951_fu_1426_p2;
reg   [0:0] icmp_ln17951_reg_2250;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_449_fu_1409_p3;
wire   [0:0] icmp_ln886_fu_1421_p2;
wire   [3:0] add_ln691_1258_fu_1432_p2;
reg   [3:0] add_ln691_1258_reg_2254;
wire    ap_CS_fsm_state16;
wire   [3:0] add_ln691_1256_fu_1444_p2;
reg   [3:0] add_ln691_1256_reg_2262;
wire   [6:0] tmp_523_cast_fu_1454_p3;
reg   [6:0] tmp_523_cast_reg_2267;
wire   [3:0] c3_38_fu_1468_p2;
wire   [0:0] icmp_ln890_1304_fu_1462_p2;
wire   [0:0] icmp_ln890_1305_fu_1438_p2;
wire   [4:0] add_ln691_1259_fu_1474_p2;
reg   [4:0] add_ln691_1259_reg_2280;
wire    ap_CS_fsm_state17;
wire   [4:0] add_ln691_1257_fu_1486_p2;
reg   [4:0] add_ln691_1257_reg_2288;
wire    ap_CS_fsm_state19;
reg   [6:0] local_C_ping_V_addr_17_reg_2293;
wire    ap_CS_fsm_state21;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_43_reg_2306;
wire    ap_CS_fsm_state22;
wire   [5:0] add_ln890_260_fu_1521_p2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state23_pp1_stage0_iter0;
reg    ap_block_state24_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_1314_fu_1527_p2;
reg   [0:0] icmp_ln890_1314_reg_2317;
wire   [511:0] zext_ln1497_9_fu_1594_p1;
wire   [1:0] add_ln691_1253_fu_1598_p2;
reg   [1:0] add_ln691_1253_reg_2326;
wire   [0:0] icmp_ln878_17_fu_1604_p2;
wire   [255:0] select_ln18010_fu_1610_p3;
reg   [255:0] select_ln18010_reg_2335;
wire   [3:0] add_ln691_1252_fu_1627_p2;
wire    ap_CS_fsm_state25;
wire   [9:0] select_ln890_453_fu_1638_p3;
wire   [10:0] select_ln890_454_fu_1651_p3;
wire   [16:0] add_ln18031_fu_1658_p2;
reg   [16:0] add_ln18031_reg_2355;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln890_1300_fu_1674_p2;
reg   [0:0] icmp_ln890_1300_reg_2363;
wire   [0:0] icmp_ln18031_fu_1668_p2;
wire   [0:0] or_ln18037_fu_1716_p2;
reg   [0:0] or_ln18037_reg_2368;
wire   [3:0] select_ln18038_fu_1772_p3;
reg   [3:0] select_ln18038_reg_2373;
wire   [0:0] select_ln18038_1_fu_1784_p3;
reg   [0:0] select_ln18038_1_reg_2379;
wire   [5:0] select_ln890_fu_1792_p3;
reg   [5:0] select_ln890_reg_2384;
wire   [3:0] select_ln18038_2_fu_1828_p3;
reg   [3:0] select_ln18038_2_reg_2389;
wire    ap_CS_fsm_state27;
wire   [5:0] add_ln890_254_fu_1845_p2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state29_pp2_stage0_iter0;
reg    ap_block_state30_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln890_1303_fu_1851_p2;
reg   [0:0] icmp_ln890_1303_reg_2404;
wire   [511:0] zext_ln1497_fu_1919_p1;
wire   [1:0] add_ln691_1248_fu_1923_p2;
reg   [1:0] add_ln691_1248_reg_2413;
wire   [0:0] icmp_ln878_16_fu_1929_p2;
wire   [255:0] select_ln18054_fu_1935_p3;
reg   [255:0] select_ln18054_reg_2422;
wire   [3:0] add_ln691_1247_fu_1952_p2;
wire    ap_CS_fsm_state31;
wire   [9:0] select_ln890_449_fu_1963_p3;
wire   [10:0] select_ln890_450_fu_1976_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state12;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state23;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state29;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_ce1;
reg    local_C_ping_V_we1;
wire   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_ce1;
reg    local_C_pong_V_we1;
reg   [4:0] indvar_flatten151_reg_300;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_311;
reg   [0:0] intra_trans_en_reg_322;
reg   [0:0] arb_9_reg_335;
reg   [3:0] c3_37_reg_347;
reg   [3:0] c4_V_37_reg_359;
wire   [0:0] icmp_ln890_1319_fu_858_p2;
reg   [3:0] c4_V_36_reg_370;
wire   [0:0] icmp_ln890_1318_fu_884_p2;
reg   [4:0] c5_V_85_reg_381;
reg    ap_block_state6;
reg   [4:0] c5_V_84_reg_392;
reg   [16:0] indvar_flatten65_reg_403;
reg   [10:0] indvar_flatten31_reg_414;
reg   [9:0] indvar_flatten7_reg_426;
reg   [5:0] c6_V_144_reg_438;
reg   [3:0] c7_V_82_reg_449;
reg   [16:0] indvar_flatten143_reg_460;
reg   [10:0] indvar_flatten109_reg_471;
reg   [9:0] indvar_flatten85_reg_483;
reg   [5:0] c6_V_143_reg_495;
reg   [3:0] c7_V_81_reg_506;
reg   [1:0] ap_phi_mux_n_V_10_phi_fu_532_p4;
reg   [3:0] c3_reg_548;
reg   [3:0] c4_V_35_reg_560;
wire   [0:0] icmp_ln890_1316_fu_1480_p2;
reg   [3:0] c4_V_reg_571;
wire   [0:0] icmp_ln890_1315_fu_1506_p2;
reg   [4:0] c5_V_83_reg_582;
reg    ap_block_state18;
reg   [4:0] c5_V_reg_593;
reg   [1:0] ap_phi_mux_n_V_9_phi_fu_619_p4;
reg   [16:0] indvar_flatten229_reg_635;
reg   [10:0] indvar_flatten195_reg_646;
reg   [9:0] indvar_flatten171_reg_658;
reg   [5:0] c6_V_reg_670;
reg   [3:0] c7_V_reg_681;
reg   [1:0] ap_phi_mux_n_V_phi_fu_707_p4;
wire   [63:0] zext_ln17887_1_fu_879_p1;
wire   [63:0] tmp_24_fu_1262_p4;
wire   [63:0] zext_ln17961_1_fu_1501_p1;
wire   [63:0] tmp_23_fu_1512_p4;
wire   [63:0] tmp_s_fu_1836_p4;
reg   [255:0] data_split_V_1_fu_194;
wire   [255:0] data_split_V_1_83_fu_1327_p3;
reg   [255:0] data_split_V_1_70_fu_198;
wire   [255:0] data_split_V_1_82_fu_1319_p3;
reg   [255:0] data_split_V_1_71_fu_202;
wire   [255:0] data_split_V_1_80_fu_1576_p3;
reg   [255:0] data_split_V_1_72_fu_206;
wire   [255:0] data_split_V_1_79_fu_1568_p3;
reg   [255:0] data_split_V_1_73_fu_218;
wire   [255:0] data_split_V_1_77_fu_1901_p3;
reg   [255:0] data_split_V_1_74_fu_222;
wire   [255:0] data_split_V_1_76_fu_1893_p3;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] xor_ln17865_fu_761_p2;
wire   [5:0] p_shl_fu_773_p3;
wire   [5:0] zext_ln886_7_fu_795_p1;
wire   [2:0] trunc_ln17887_fu_828_p1;
wire   [6:0] zext_ln17887_fu_870_p1;
wire   [6:0] add_ln17887_fu_874_p2;
wire   [0:0] empty_fu_896_p1;
wire   [0:0] xor_ln17913_fu_912_p2;
wire   [0:0] icmp_ln890_1312_fu_924_p2;
wire   [0:0] icmp_ln890_1313_fu_936_p2;
wire   [0:0] and_ln17913_2_fu_942_p2;
wire   [0:0] xor_ln17919_fu_962_p2;
wire   [0:0] and_ln17913_fu_918_p2;
wire   [0:0] or_ln17919_1_fu_968_p2;
wire   [0:0] and_ln17913_1_fu_930_p2;
wire   [5:0] select_ln17919_fu_954_p3;
wire   [0:0] and_ln17919_1_fu_980_p2;
wire   [0:0] or_ln17920_fu_992_p2;
wire   [0:0] or_ln17920_1_fu_998_p2;
wire   [5:0] add_ln691_1250_fu_986_p2;
wire   [0:0] empty_2477_fu_1012_p1;
wire   [0:0] and_ln17919_fu_974_p2;
wire   [3:0] tmp_454_fu_1042_p4;
wire   [3:0] tmp_453_fu_1032_p4;
wire   [3:0] select_ln17919_1_fu_1052_p3;
wire   [0:0] empty_2478_fu_1074_p1;
wire   [0:0] xor_ln17987_fu_1090_p2;
wire   [0:0] icmp_ln890_1309_fu_1102_p2;
wire   [0:0] icmp_ln890_1310_fu_1114_p2;
wire   [0:0] and_ln17987_2_fu_1120_p2;
wire   [0:0] xor_ln17993_fu_1140_p2;
wire   [0:0] and_ln17987_fu_1096_p2;
wire   [0:0] or_ln17993_1_fu_1146_p2;
wire   [0:0] and_ln17987_1_fu_1108_p2;
wire   [5:0] select_ln17993_fu_1132_p3;
wire   [0:0] and_ln17993_1_fu_1158_p2;
wire   [0:0] or_ln17994_fu_1170_p2;
wire   [0:0] or_ln17994_1_fu_1176_p2;
wire   [5:0] add_ln691_1249_fu_1164_p2;
wire   [0:0] empty_2479_fu_1190_p1;
wire   [0:0] and_ln17993_fu_1152_p2;
wire   [3:0] tmp_452_fu_1220_p4;
wire   [3:0] tmp_451_fu_1210_p4;
wire   [3:0] select_ln17993_1_fu_1230_p3;
wire   [0:0] xor_ln18020_fu_1246_p2;
wire   [0:0] icmp_ln878_19_fu_1289_p2;
wire   [511:0] select_ln17924_1_fu_1303_p3;
wire   [1:0] select_ln17924_fu_1295_p3;
wire   [0:0] trunc_ln17932_fu_1315_p1;
wire   [255:0] data_split_V_0_fu_1311_p1;
wire   [255:0] r_fu_1335_p4;
wire   [9:0] add_ln890_258_fu_1383_p2;
wire   [10:0] add_ln890_259_fu_1396_p2;
wire   [5:0] zext_ln886_fu_1417_p1;
wire   [2:0] trunc_ln17961_fu_1450_p1;
wire   [6:0] zext_ln17961_fu_1492_p1;
wire   [6:0] add_ln17961_fu_1496_p2;
wire   [0:0] icmp_ln878_fu_1539_p2;
wire   [511:0] select_ln17998_1_fu_1553_p3;
wire   [1:0] select_ln17998_fu_1545_p3;
wire   [0:0] trunc_ln18006_fu_1564_p1;
wire   [255:0] data_split_V_0_81_fu_1560_p1;
wire   [255:0] r_16_fu_1584_p4;
wire   [9:0] add_ln890_256_fu_1632_p2;
wire   [10:0] add_ln890_257_fu_1645_p2;
wire   [0:0] empty_2480_fu_1664_p1;
wire   [0:0] xor_ln18031_fu_1680_p2;
wire   [0:0] icmp_ln890_1301_fu_1692_p2;
wire   [0:0] icmp_ln890_1302_fu_1704_p2;
wire   [0:0] and_ln18031_2_fu_1710_p2;
wire   [0:0] xor_ln18037_fu_1730_p2;
wire   [0:0] and_ln18031_fu_1686_p2;
wire   [0:0] or_ln18037_1_fu_1736_p2;
wire   [0:0] and_ln18031_1_fu_1698_p2;
wire   [5:0] select_ln18037_fu_1722_p3;
wire   [0:0] and_ln18037_1_fu_1748_p2;
wire   [0:0] or_ln18038_fu_1760_p2;
wire   [0:0] or_ln18038_1_fu_1766_p2;
wire   [5:0] add_ln691_fu_1754_p2;
wire   [0:0] empty_2481_fu_1780_p1;
wire   [0:0] and_ln18037_fu_1742_p2;
wire   [3:0] tmp_448_fu_1810_p4;
wire   [3:0] tmp_fu_1800_p4;
wire   [3:0] select_ln18037_1_fu_1820_p3;
wire   [0:0] icmp_ln878305_fu_1863_p2;
wire   [511:0] select_ln18042_1_fu_1877_p3;
wire   [1:0] select_ln18042_fu_1869_p3;
wire   [0:0] trunc_ln18050_fu_1889_p1;
wire   [255:0] data_split_V_0_82_fu_1885_p1;
wire   [255:0] r_17_fu_1909_p4;
wire   [9:0] add_ln890_fu_1957_p2;
wire   [10:0] add_ln890_253_fu_1970_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .q0(local_C_ping_V_q0),
    .address1(local_C_ping_V_addr_17_reg_2293),
    .ce1(local_C_ping_V_ce1),
    .we1(local_C_ping_V_we1),
    .d1(fifo_C_C_IO_L2_in_3_x120_dout)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .q0(local_C_pong_V_q0),
    .address1(local_C_pong_V_addr_reg_2100),
    .ce1(local_C_pong_V_ce1),
    .we1(local_C_pong_V_we1),
    .d1(fifo_C_C_IO_L2_in_3_x120_dout)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln18031_fu_1668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state12))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state12))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state12);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state23) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state23))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state23);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state29);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17865_reg_2025 == 1'd0) | ((icmp_ln17987_fu_1078_p2 == 1'd1) & (1'd1 == and_ln17865_reg_2029))) | ((icmp_ln17913_fu_900_p2 == 1'd1) & (1'd0 == and_ln17865_reg_2029))))) begin
        arb_9_reg_335 <= arb_fu_1252_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        arb_9_reg_335 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17865_reg_2025 == 1'd0) | ((icmp_ln17987_fu_1078_p2 == 1'd1) & (1'd1 == and_ln17865_reg_2029))) | ((icmp_ln17913_fu_900_p2 == 1'd1) & (1'd0 == and_ln17865_reg_2029))))) begin
        c1_V_reg_311 <= add_ln691_1251_fu_1257_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c1_V_reg_311 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln17865_fu_767_p2) & (icmp_ln890_fu_735_p2 == 1'd0))) begin
        c3_37_reg_347 <= 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1307_fu_816_p2 == 1'd1) & (icmp_ln17877_reg_2057 == 1'd0)) | ((icmp_ln890_1306_fu_840_p2 == 1'd1) & (icmp_ln17877_reg_2057 == 1'd1))))) begin
        c3_37_reg_347 <= c3_39_fu_846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd0) & (1'd1 == and_ln17865_fu_767_p2))) begin
        c3_reg_548 <= 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1305_fu_1438_p2 == 1'd1) & (icmp_ln17951_reg_2250 == 1'd0)) | ((icmp_ln890_1304_fu_1462_p2 == 1'd1) & (icmp_ln17951_reg_2250 == 1'd1))))) begin
        c3_reg_548 <= c3_38_fu_1468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1421_p2 == 1'd0) & (tmp_449_fu_1409_p3 == 1'd0) & (icmp_ln17951_fu_1426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_35_reg_560 <= 4'd0;
    end else if (((icmp_ln890_1316_fu_1480_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_35_reg_560 <= add_ln691_1258_reg_2254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_7_fu_799_p2 == 1'd0) & (tmp_450_fu_787_p3 == 1'd0) & (icmp_ln17877_fu_804_p2 == 1'd1))) begin
        c4_V_36_reg_370 <= 4'd0;
    end else if (((icmp_ln890_1318_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_36_reg_370 <= add_ln691_1260_reg_2069;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_7_fu_799_p2 == 1'd0) & (tmp_450_fu_787_p3 == 1'd0) & (icmp_ln17877_fu_804_p2 == 1'd0))) begin
        c4_V_37_reg_359 <= 4'd0;
    end else if (((icmp_ln890_1319_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c4_V_37_reg_359 <= add_ln691_1262_reg_2061;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1421_p2 == 1'd0) & (tmp_449_fu_1409_p3 == 1'd0) & (icmp_ln17951_fu_1426_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_571 <= 4'd0;
    end else if (((icmp_ln890_1315_fu_1506_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c4_V_reg_571 <= add_ln691_1256_reg_2262;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1305_fu_1438_p2 == 1'd0) & (icmp_ln17951_reg_2250 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        c5_V_83_reg_582 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_83_reg_582 <= add_ln691_1259_reg_2280;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1306_fu_840_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17877_reg_2057 == 1'd1))) begin
        c5_V_84_reg_392 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        c5_V_84_reg_392 <= add_ln691_1261_reg_2095;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1307_fu_816_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17877_reg_2057 == 1'd0))) begin
        c5_V_85_reg_381 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        c5_V_85_reg_381 <= add_ln691_1263_reg_2087;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1304_fu_1462_p2 == 1'd0) & (icmp_ln17951_reg_2250 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c5_V_reg_593 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_reg_593 <= add_ln691_1257_reg_2288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_449_fu_1409_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_fu_1421_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        c6_V_143_reg_495 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c6_V_143_reg_495 <= select_ln890_451_reg_2176;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_450_fu_787_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_7_fu_799_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        c6_V_144_reg_438 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c6_V_144_reg_438 <= select_ln890_452_reg_2137;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd1))) begin
        c6_V_reg_670 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c6_V_reg_670 <= select_ln890_reg_2384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_449_fu_1409_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_fu_1421_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        c7_V_81_reg_506 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c7_V_81_reg_506 <= add_ln691_1252_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_450_fu_787_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_7_fu_799_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        c7_V_82_reg_449 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c7_V_82_reg_449 <= add_ln691_1254_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd1))) begin
        c7_V_reg_681 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        c7_V_reg_681 <= add_ln691_1247_fu_1952_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_449_fu_1409_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_fu_1421_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        indvar_flatten109_reg_471 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten109_reg_471 <= select_ln890_454_fu_1651_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_449_fu_1409_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_fu_1421_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        indvar_flatten143_reg_460 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten143_reg_460 <= add_ln17987_reg_2147;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17865_reg_2025 == 1'd0) | ((icmp_ln17987_fu_1078_p2 == 1'd1) & (1'd1 == and_ln17865_reg_2029))) | ((icmp_ln17913_fu_900_p2 == 1'd1) & (1'd0 == and_ln17865_reg_2029))))) begin
        indvar_flatten151_reg_300 <= add_ln890_255_reg_2007;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten151_reg_300 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1851_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten163_reg_692 <= add_ln890_254_fu_1845_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        indvar_flatten163_reg_692 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd1))) begin
        indvar_flatten171_reg_658 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten171_reg_658 <= select_ln890_449_fu_1963_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd1))) begin
        indvar_flatten195_reg_646 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten195_reg_646 <= select_ln890_450_fu_1976_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd1))) begin
        indvar_flatten229_reg_635 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indvar_flatten229_reg_635 <= add_ln18031_reg_2355;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_450_fu_787_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_7_fu_799_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        indvar_flatten31_reg_414 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten31_reg_414 <= select_ln890_456_fu_1402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_450_fu_787_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_7_fu_799_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        indvar_flatten65_reg_403 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten65_reg_403 <= add_ln17913_reg_2108;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1527_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten77_reg_604 <= add_ln890_260_fu_1521_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        indvar_flatten77_reg_604 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((tmp_450_fu_787_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_7_fu_799_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        indvar_flatten7_reg_426 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten7_reg_426 <= select_ln890_455_fu_1389_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((tmp_449_fu_1409_p3 == 1'd1) & (or_ln17865_reg_2025 == 1'd1)) | ((icmp_ln886_fu_1421_p2 == 1'd1) & (or_ln17865_reg_2025 == 1'd1))))) begin
        indvar_flatten85_reg_483 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten85_reg_483 <= select_ln890_453_fu_1638_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1277_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_517 <= add_ln890_261_fu_1271_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten_reg_517 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17865_reg_2025 == 1'd0) | ((icmp_ln17987_fu_1078_p2 == 1'd1) & (1'd1 == and_ln17865_reg_2029))) | ((icmp_ln17913_fu_900_p2 == 1'd1) & (1'd0 == and_ln17865_reg_2029))))) begin
        intra_trans_en_reg_322 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_322 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1317_reg_2206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_V_10_reg_528 <= add_ln691_1255_reg_2215;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        n_V_10_reg_528 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_reg_2317 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        n_V_9_reg_615 <= add_ln691_1253_reg_2326;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        n_V_9_reg_615 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        n_V_reg_703 <= add_ln691_1248_reg_2413;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        n_V_reg_703 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1527_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Val2_19_reg_626 <= zext_ln1497_9_fu_1594_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_19_reg_626 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1851_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_Val2_20_reg_714 <= zext_ln1497_fu_1919_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        p_Val2_20_reg_714 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1277_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_reg_539 <= zext_ln1497_10_fu_1345_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Val2_s_reg_539 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd0))) begin
        add_i_i780_cast_reg_2033[5 : 3] <= add_i_i780_cast_fu_781_p2[5 : 3];
        and_ln17865_reg_2029 <= and_ln17865_fu_767_p2;
        icmp_ln890303_reg_2015 <= icmp_ln890303_fu_741_p2;
        or_ln17865_reg_2025 <= or_ln17865_fu_755_p2;
        select_ln17865_reg_2020 <= select_ln17865_fu_747_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (or_ln17865_reg_2025 == 1'd1) & (1'd0 == and_ln17865_reg_2029))) begin
        add_ln17913_reg_2108 <= add_ln17913_fu_890_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (or_ln17865_reg_2025 == 1'd1) & (1'd1 == and_ln17865_reg_2029))) begin
        add_ln17987_reg_2147 <= add_ln17987_fu_1068_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln18031_reg_2355 <= add_ln18031_fu_1658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1851_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln691_1248_reg_2413 <= add_ln691_1248_fu_1923_p2;
        data_split_V_1_73_fu_218 <= data_split_V_1_77_fu_1901_p3;
        data_split_V_1_74_fu_222 <= data_split_V_1_76_fu_1893_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1527_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln691_1253_reg_2326 <= add_ln691_1253_fu_1598_p2;
        data_split_V_1_71_fu_202 <= data_split_V_1_80_fu_1576_p3;
        data_split_V_1_72_fu_206 <= data_split_V_1_79_fu_1568_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1277_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln691_1255_reg_2215 <= add_ln691_1255_fu_1349_p2;
        data_split_V_1_70_fu_198 <= data_split_V_1_82_fu_1319_p3;
        data_split_V_1_fu_194 <= data_split_V_1_83_fu_1327_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17951_reg_2250 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_1256_reg_2262 <= add_ln691_1256_fu_1444_p2;
        tmp_523_cast_reg_2267[6 : 4] <= tmp_523_cast_fu_1454_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_1257_reg_2288 <= add_ln691_1257_fu_1486_p2;
        local_C_ping_V_addr_17_reg_2293 <= zext_ln17961_1_fu_1501_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17951_reg_2250 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_1258_reg_2254 <= add_ln691_1258_fu_1432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln691_1259_reg_2280 <= add_ln691_1259_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17877_reg_2057 == 1'd1))) begin
        add_ln691_1260_reg_2069 <= add_ln691_1260_fu_822_p2;
        tmp_528_cast_reg_2074[6 : 4] <= tmp_528_cast_fu_832_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_1261_reg_2095 <= add_ln691_1261_fu_864_p2;
        local_C_pong_V_addr_reg_2100 <= zext_ln17887_1_fu_879_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17877_reg_2057 == 1'd0))) begin
        add_ln691_1262_reg_2061 <= add_ln691_1262_fu_810_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1263_reg_2087 <= add_ln691_1263_fu_852_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_255_reg_2007 <= add_ln890_255_fu_729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_7_fu_799_p2 == 1'd0) & (tmp_450_fu_787_p3 == 1'd0))) begin
        icmp_ln17877_reg_2057 <= icmp_ln17877_fu_804_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1421_p2 == 1'd0) & (tmp_449_fu_1409_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln17951_reg_2250 <= icmp_ln17951_fu_1426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1303_fu_1851_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln878_16_reg_2418 <= icmp_ln878_16_fu_1929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1314_fu_1527_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln878_17_reg_2331 <= icmp_ln878_17_fu_1604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1317_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_18_reg_2220 <= icmp_ln878_18_fu_1355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18031_fu_1668_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        icmp_ln890_1300_reg_2363 <= icmp_ln890_1300_fu_1674_p2;
        or_ln18037_reg_2368 <= or_ln18037_fu_1716_p2;
        select_ln18038_1_reg_2379 <= select_ln18038_1_fu_1784_p3;
        select_ln18038_2_reg_2389 <= select_ln18038_2_fu_1828_p3;
        select_ln18038_reg_2373 <= select_ln18038_fu_1772_p3;
        select_ln890_reg_2384 <= select_ln890_fu_1792_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln890_1303_reg_2404 <= icmp_ln890_1303_fu_1851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17987_fu_1078_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17865_reg_2025 == 1'd1) & (1'd1 == and_ln17865_reg_2029))) begin
        icmp_ln890_1308_reg_2155 <= icmp_ln890_1308_fu_1084_p2;
        or_ln17993_reg_2160 <= or_ln17993_fu_1126_p2;
        select_ln17994_1_reg_2171 <= select_ln17994_1_fu_1194_p3;
        select_ln17994_2_reg_2181 <= select_ln17994_2_fu_1238_p3;
        select_ln17994_reg_2165 <= select_ln17994_fu_1182_p3;
        select_ln890_451_reg_2176 <= select_ln890_451_fu_1202_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17913_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17865_reg_2025 == 1'd1) & (1'd0 == and_ln17865_reg_2029))) begin
        icmp_ln890_1311_reg_2116 <= icmp_ln890_1311_fu_906_p2;
        or_ln17919_reg_2121 <= or_ln17919_fu_948_p2;
        select_ln17920_1_reg_2132 <= select_ln17920_1_fu_1016_p3;
        select_ln17920_2_reg_2142 <= select_ln17920_2_fu_1060_p3;
        select_ln17920_reg_2126 <= select_ln17920_fu_1004_p3;
        select_ln890_452_reg_2137 <= select_ln890_452_fu_1024_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_1314_reg_2317 <= icmp_ln890_1314_fu_1527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_1317_reg_2206 <= icmp_ln890_1317_fu_1277_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        in_data_V_43_reg_2306 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_723 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln878_18_fu_1355_p2 == 1'd1) & (icmp_ln890_1317_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln17936_reg_2224 <= select_ln17936_fu_1361_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln878_17_fu_1604_p2 == 1'd1) & (icmp_ln890_1314_fu_1527_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln18010_reg_2335 <= select_ln18010_fu_1610_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln878_16_fu_1929_p2 == 1'd1) & (icmp_ln890_1303_fu_1851_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln18054_reg_2422 <= select_ln18054_fu_1935_p3;
    end
end

always @ (*) begin
    if ((icmp_ln890_1317_fu_1277_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1314_fu_1527_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state23 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state23 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1303_fu_1851_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln18031_fu_1668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1317_reg_2206 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_n_V_10_phi_fu_532_p4 = add_ln691_1255_reg_2215;
    end else begin
        ap_phi_mux_n_V_10_phi_fu_532_p4 = n_V_10_reg_528;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln890_1314_reg_2317 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_n_V_9_phi_fu_619_p4 = add_ln691_1253_reg_2326;
    end else begin
        ap_phi_mux_n_V_9_phi_fu_619_p4 = n_V_9_reg_615;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln890_1303_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_n_V_phi_fu_707_p4 = add_ln691_1248_reg_2413;
    end else begin
        ap_phi_mux_n_V_phi_fu_707_p4 = n_V_reg_703;
    end
end

always @ (*) begin
    if (((icmp_ln18031_fu_1668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8))) begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = fifo_C_C_IO_L2_in_3_x120_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_3_x120_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state6))) begin
        fifo_C_C_IO_L2_in_4_x121_blk_n = fifo_C_C_IO_L2_in_4_x121_full_n;
    end else begin
        fifo_C_C_IO_L2_in_4_x121_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_4_x121_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_4_x121_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_16_reg_2418 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_17_reg_2331 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_18_reg_2220 == 1'd1)))) begin
        fifo_C_PE_0_3_x1116_blk_n = fifo_C_PE_0_3_x1116_full_n;
    end else begin
        fifo_C_PE_0_3_x1116_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_01001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_16_reg_2418 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        fifo_C_PE_0_3_x1116_din = select_ln18054_reg_2422;
    end else if (((1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_17_reg_2331 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        fifo_C_PE_0_3_x1116_din = select_ln18010_reg_2335;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_18_reg_2220 == 1'd1))) begin
        fifo_C_PE_0_3_x1116_din = select_ln17936_reg_2224;
    end else begin
        fifo_C_PE_0_3_x1116_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_16_reg_2418 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln878_17_reg_2331 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_18_reg_2220 == 1'd1)))) begin
        fifo_C_PE_0_3_x1116_write = 1'b1;
    end else begin
        fifo_C_PE_0_3_x1116_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        local_C_ping_V_address0 = tmp_s_fu_1836_p4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        local_C_ping_V_address0 = tmp_24_fu_1262_p4;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state10))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        local_C_ping_V_ce1 = 1'b1;
    end else begin
        local_C_ping_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        local_C_ping_V_we1 = 1'b1;
    end else begin
        local_C_ping_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_C_pong_V_ce1 = 1'b1;
    end else begin
        local_C_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_C_pong_V_we1 = 1'b1;
    end else begin
        local_C_pong_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_735_p2 == 1'd0) & (1'd1 == and_ln17865_fu_767_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln886_7_fu_799_p2 == 1'd1) | (tmp_450_fu_787_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1307_fu_816_p2 == 1'd1) & (icmp_ln17877_reg_2057 == 1'd0)) | ((icmp_ln890_1306_fu_840_p2 == 1'd1) & (icmp_ln17877_reg_2057 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln890_1306_fu_840_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln17877_reg_2057 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1319_fu_858_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln890_1318_fu_884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (((or_ln17865_reg_2025 == 1'd0) | ((icmp_ln17987_fu_1078_p2 == 1'd1) & (1'd1 == and_ln17865_reg_2029))) | ((icmp_ln17913_fu_900_p2 == 1'd1) & (1'd0 == and_ln17865_reg_2029))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln17987_fu_1078_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (or_ln17865_reg_2025 == 1'd1) & (1'd1 == and_ln17865_reg_2029))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_1317_fu_1277_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_1317_fu_1277_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln886_fu_1421_p2 == 1'd1) | (tmp_449_fu_1409_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1305_fu_1438_p2 == 1'd1) & (icmp_ln17951_reg_2250 == 1'd0)) | ((icmp_ln890_1304_fu_1462_p2 == 1'd1) & (icmp_ln17951_reg_2250 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln890_1304_fu_1462_p2 == 1'd0) & (icmp_ln17951_reg_2250 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln890_1316_fu_1480_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1315_fu_1506_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_1314_fu_1527_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_1314_fu_1527_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln18031_fu_1668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln890_1303_fu_1851_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln890_1303_fu_1851_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_781_p2 = ($signed(6'd41) - $signed(p_shl_fu_773_p3));

assign add_ln17887_fu_874_p2 = (tmp_528_cast_reg_2074 + zext_ln17887_fu_870_p1);

assign add_ln17913_fu_890_p2 = (indvar_flatten65_reg_403 + 17'd1);

assign add_ln17961_fu_1496_p2 = (tmp_523_cast_reg_2267 + zext_ln17961_fu_1492_p1);

assign add_ln17987_fu_1068_p2 = (indvar_flatten143_reg_460 + 17'd1);

assign add_ln18031_fu_1658_p2 = (indvar_flatten229_reg_635 + 17'd1);

assign add_ln691_1247_fu_1952_p2 = (select_ln18038_reg_2373 + 4'd1);

assign add_ln691_1248_fu_1923_p2 = (select_ln18042_fu_1869_p3 + 2'd1);

assign add_ln691_1249_fu_1164_p2 = (select_ln17993_fu_1132_p3 + 6'd1);

assign add_ln691_1250_fu_986_p2 = (select_ln17919_fu_954_p3 + 6'd1);

assign add_ln691_1251_fu_1257_p2 = (select_ln17865_reg_2020 + 3'd1);

assign add_ln691_1252_fu_1627_p2 = (select_ln17994_reg_2165 + 4'd1);

assign add_ln691_1253_fu_1598_p2 = (select_ln17998_fu_1545_p3 + 2'd1);

assign add_ln691_1254_fu_1378_p2 = (select_ln17920_reg_2126 + 4'd1);

assign add_ln691_1255_fu_1349_p2 = (select_ln17924_fu_1295_p3 + 2'd1);

assign add_ln691_1256_fu_1444_p2 = (c4_V_reg_571 + 4'd1);

assign add_ln691_1257_fu_1486_p2 = (c5_V_reg_593 + 5'd1);

assign add_ln691_1258_fu_1432_p2 = (c4_V_35_reg_560 + 4'd1);

assign add_ln691_1259_fu_1474_p2 = (c5_V_83_reg_582 + 5'd1);

assign add_ln691_1260_fu_822_p2 = (c4_V_36_reg_370 + 4'd1);

assign add_ln691_1261_fu_864_p2 = (c5_V_84_reg_392 + 5'd1);

assign add_ln691_1262_fu_810_p2 = (c4_V_37_reg_359 + 4'd1);

assign add_ln691_1263_fu_852_p2 = (c5_V_85_reg_381 + 5'd1);

assign add_ln691_fu_1754_p2 = (select_ln18037_fu_1722_p3 + 6'd1);

assign add_ln890_253_fu_1970_p2 = (indvar_flatten195_reg_646 + 11'd1);

assign add_ln890_254_fu_1845_p2 = (indvar_flatten163_reg_692 + 6'd1);

assign add_ln890_255_fu_729_p2 = (indvar_flatten151_reg_300 + 5'd1);

assign add_ln890_256_fu_1632_p2 = (indvar_flatten85_reg_483 + 10'd1);

assign add_ln890_257_fu_1645_p2 = (indvar_flatten109_reg_471 + 11'd1);

assign add_ln890_258_fu_1383_p2 = (indvar_flatten7_reg_426 + 10'd1);

assign add_ln890_259_fu_1396_p2 = (indvar_flatten31_reg_414 + 11'd1);

assign add_ln890_260_fu_1521_p2 = (indvar_flatten77_reg_604 + 6'd1);

assign add_ln890_261_fu_1271_p2 = (indvar_flatten_reg_517 + 6'd1);

assign add_ln890_fu_1957_p2 = (indvar_flatten171_reg_658 + 10'd1);

assign and_ln17865_fu_767_p2 = (xor_ln17865_fu_761_p2 & arb_9_reg_335);

assign and_ln17913_1_fu_930_p2 = (xor_ln17913_fu_912_p2 & icmp_ln890_1312_fu_924_p2);

assign and_ln17913_2_fu_942_p2 = (xor_ln17913_fu_912_p2 & icmp_ln890_1313_fu_936_p2);

assign and_ln17913_fu_918_p2 = (xor_ln17913_fu_912_p2 & empty_fu_896_p1);

assign and_ln17919_1_fu_980_p2 = (or_ln17919_1_fu_968_p2 & and_ln17913_1_fu_930_p2);

assign and_ln17919_fu_974_p2 = (or_ln17919_1_fu_968_p2 & and_ln17913_fu_918_p2);

assign and_ln17987_1_fu_1108_p2 = (xor_ln17987_fu_1090_p2 & icmp_ln890_1309_fu_1102_p2);

assign and_ln17987_2_fu_1120_p2 = (xor_ln17987_fu_1090_p2 & icmp_ln890_1310_fu_1114_p2);

assign and_ln17987_fu_1096_p2 = (xor_ln17987_fu_1090_p2 & empty_2478_fu_1074_p1);

assign and_ln17993_1_fu_1158_p2 = (or_ln17993_1_fu_1146_p2 & and_ln17987_1_fu_1108_p2);

assign and_ln17993_fu_1152_p2 = (or_ln17993_1_fu_1146_p2 & and_ln17987_fu_1096_p2);

assign and_ln18031_1_fu_1698_p2 = (xor_ln18031_fu_1680_p2 & icmp_ln890_1301_fu_1692_p2);

assign and_ln18031_2_fu_1710_p2 = (xor_ln18031_fu_1680_p2 & icmp_ln890_1302_fu_1704_p2);

assign and_ln18031_fu_1686_p2 = (xor_ln18031_fu_1680_p2 & empty_2480_fu_1664_p1);

assign and_ln18037_1_fu_1748_p2 = (or_ln18037_1_fu_1736_p2 & and_ln18031_1_fu_1698_p2);

assign and_ln18037_fu_1742_p2 = (or_ln18037_1_fu_1736_p2 & and_ln18031_fu_1686_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_18_reg_2220 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_18_reg_2220 == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_18_reg_2220 == 1'd1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_17_reg_2331 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_17_reg_2331 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_17_reg_2331 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_16_reg_2418 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_16_reg_2418 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_16_reg_2418 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter1 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_18_reg_2220 == 1'd1));
end

always @ (*) begin
    ap_block_state18 = ((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0));
end

assign ap_block_state23_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp1_stage0_iter1 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_17_reg_2331 == 1'd1));
end

assign ap_block_state29_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp2_stage0_iter1 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_16_reg_2418 == 1'd1));
end

always @ (*) begin
    ap_block_state6 = ((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign arb_fu_1252_p2 = (xor_ln18020_fu_1246_p2 | icmp_ln890303_reg_2015);

assign c3_38_fu_1468_p2 = (c3_reg_548 + 4'd1);

assign c3_39_fu_846_p2 = (c3_37_reg_347 + 4'd1);

assign data_split_V_0_81_fu_1560_p1 = select_ln17998_1_fu_1553_p3[255:0];

assign data_split_V_0_82_fu_1885_p1 = select_ln18042_1_fu_1877_p3[255:0];

assign data_split_V_0_fu_1311_p1 = select_ln17924_1_fu_1303_p3[255:0];

assign data_split_V_1_76_fu_1893_p3 = ((trunc_ln18050_fu_1889_p1[0:0] == 1'b1) ? data_split_V_0_82_fu_1885_p1 : data_split_V_1_74_fu_222);

assign data_split_V_1_77_fu_1901_p3 = ((trunc_ln18050_fu_1889_p1[0:0] == 1'b1) ? data_split_V_1_73_fu_218 : data_split_V_0_82_fu_1885_p1);

assign data_split_V_1_79_fu_1568_p3 = ((trunc_ln18006_fu_1564_p1[0:0] == 1'b1) ? data_split_V_0_81_fu_1560_p1 : data_split_V_1_72_fu_206);

assign data_split_V_1_80_fu_1576_p3 = ((trunc_ln18006_fu_1564_p1[0:0] == 1'b1) ? data_split_V_1_71_fu_202 : data_split_V_0_81_fu_1560_p1);

assign data_split_V_1_82_fu_1319_p3 = ((trunc_ln17932_fu_1315_p1[0:0] == 1'b1) ? data_split_V_0_fu_1311_p1 : data_split_V_1_70_fu_198);

assign data_split_V_1_83_fu_1327_p3 = ((trunc_ln17932_fu_1315_p1[0:0] == 1'b1) ? data_split_V_1_fu_194 : data_split_V_0_fu_1311_p1);

assign empty_2477_fu_1012_p1 = add_ln691_1250_fu_986_p2[0:0];

assign empty_2478_fu_1074_p1 = c6_V_143_reg_495[0:0];

assign empty_2479_fu_1190_p1 = add_ln691_1249_fu_1164_p2[0:0];

assign empty_2480_fu_1664_p1 = c6_V_reg_670[0:0];

assign empty_2481_fu_1780_p1 = add_ln691_fu_1754_p2[0:0];

assign empty_fu_896_p1 = c6_V_144_reg_438[0:0];

assign fifo_C_C_IO_L2_in_4_x121_din = fifo_C_C_IO_L2_in_3_x120_dout;

assign icmp_ln17877_fu_804_p2 = ((c3_37_reg_347 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln17913_fu_900_p2 = ((indvar_flatten65_reg_403 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln17951_fu_1426_p2 = ((c3_reg_548 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln17987_fu_1078_p2 = ((indvar_flatten143_reg_460 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln18031_fu_1668_p2 = ((indvar_flatten229_reg_635 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln878305_fu_1863_p2 = ((ap_phi_mux_n_V_phi_fu_707_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_16_fu_1929_p2 = ((add_ln691_1248_fu_1923_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_17_fu_1604_p2 = ((add_ln691_1253_fu_1598_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_18_fu_1355_p2 = ((add_ln691_1255_fu_1349_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_19_fu_1289_p2 = ((ap_phi_mux_n_V_10_phi_fu_532_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1539_p2 = ((ap_phi_mux_n_V_9_phi_fu_619_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_7_fu_799_p2 = ((zext_ln886_7_fu_795_p1 > add_i_i780_cast_reg_2033) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1421_p2 = ((zext_ln886_fu_1417_p1 > add_i_i780_cast_reg_2033) ? 1'b1 : 1'b0);

assign icmp_ln890303_fu_741_p2 = ((c1_V_reg_311 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1300_fu_1674_p2 = ((indvar_flatten195_reg_646 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1301_fu_1692_p2 = ((c7_V_reg_681 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1302_fu_1704_p2 = ((indvar_flatten171_reg_658 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1303_fu_1851_p2 = ((indvar_flatten163_reg_692 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1304_fu_1462_p2 = ((c4_V_reg_571 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1305_fu_1438_p2 = ((c4_V_35_reg_560 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1306_fu_840_p2 = ((c4_V_36_reg_370 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1307_fu_816_p2 = ((c4_V_37_reg_359 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1308_fu_1084_p2 = ((indvar_flatten109_reg_471 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1309_fu_1102_p2 = ((c7_V_81_reg_506 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1310_fu_1114_p2 = ((indvar_flatten85_reg_483 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1311_fu_906_p2 = ((indvar_flatten31_reg_414 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1312_fu_924_p2 = ((c7_V_82_reg_449 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1313_fu_936_p2 = ((indvar_flatten7_reg_426 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1314_fu_1527_p2 = ((indvar_flatten77_reg_604 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1315_fu_1506_p2 = ((c5_V_reg_593 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1316_fu_1480_p2 = ((c5_V_83_reg_582 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1317_fu_1277_p2 = ((indvar_flatten_reg_517 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1318_fu_884_p2 = ((c5_V_84_reg_392 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1319_fu_858_p2 = ((c5_V_85_reg_381 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_735_p2 = ((indvar_flatten151_reg_300 == 5'd24) ? 1'b1 : 1'b0);

assign local_C_pong_V_address0 = tmp_23_fu_1512_p4;

assign or_ln17865_fu_755_p2 = (intra_trans_en_reg_322 | icmp_ln890303_fu_741_p2);

assign or_ln17919_1_fu_968_p2 = (xor_ln17919_fu_962_p2 | icmp_ln890_1311_fu_906_p2);

assign or_ln17919_fu_948_p2 = (icmp_ln890_1311_fu_906_p2 | and_ln17913_2_fu_942_p2);

assign or_ln17920_1_fu_998_p2 = (or_ln17920_fu_992_p2 | icmp_ln890_1311_fu_906_p2);

assign or_ln17920_fu_992_p2 = (and_ln17919_1_fu_980_p2 | and_ln17913_2_fu_942_p2);

assign or_ln17993_1_fu_1146_p2 = (xor_ln17993_fu_1140_p2 | icmp_ln890_1308_fu_1084_p2);

assign or_ln17993_fu_1126_p2 = (icmp_ln890_1308_fu_1084_p2 | and_ln17987_2_fu_1120_p2);

assign or_ln17994_1_fu_1176_p2 = (or_ln17994_fu_1170_p2 | icmp_ln890_1308_fu_1084_p2);

assign or_ln17994_fu_1170_p2 = (and_ln17993_1_fu_1158_p2 | and_ln17987_2_fu_1120_p2);

assign or_ln18037_1_fu_1736_p2 = (xor_ln18037_fu_1730_p2 | icmp_ln890_1300_fu_1674_p2);

assign or_ln18037_fu_1716_p2 = (icmp_ln890_1300_fu_1674_p2 | and_ln18031_2_fu_1710_p2);

assign or_ln18038_1_fu_1766_p2 = (or_ln18038_fu_1760_p2 | icmp_ln890_1300_fu_1674_p2);

assign or_ln18038_fu_1760_p2 = (and_ln18037_1_fu_1748_p2 | and_ln18031_2_fu_1710_p2);

assign p_shl_fu_773_p3 = {{select_ln17865_fu_747_p3}, {3'd0}};

assign r_16_fu_1584_p4 = {{select_ln17998_1_fu_1553_p3[511:256]}};

assign r_17_fu_1909_p4 = {{select_ln18042_1_fu_1877_p3[511:256]}};

assign r_fu_1335_p4 = {{select_ln17924_1_fu_1303_p3[511:256]}};

assign select_ln17865_fu_747_p3 = ((icmp_ln890303_fu_741_p2[0:0] == 1'b1) ? 3'd0 : c1_V_reg_311);

assign select_ln17919_1_fu_1052_p3 = ((or_ln17919_fu_948_p2[0:0] == 1'b1) ? 4'd0 : tmp_454_fu_1042_p4);

assign select_ln17919_fu_954_p3 = ((or_ln17919_fu_948_p2[0:0] == 1'b1) ? 6'd0 : c6_V_144_reg_438);

assign select_ln17920_1_fu_1016_p3 = ((and_ln17919_1_fu_980_p2[0:0] == 1'b1) ? empty_2477_fu_1012_p1 : and_ln17919_fu_974_p2);

assign select_ln17920_2_fu_1060_p3 = ((and_ln17919_1_fu_980_p2[0:0] == 1'b1) ? tmp_453_fu_1032_p4 : select_ln17919_1_fu_1052_p3);

assign select_ln17920_fu_1004_p3 = ((or_ln17920_1_fu_998_p2[0:0] == 1'b1) ? 4'd0 : c7_V_82_reg_449);

assign select_ln17924_1_fu_1303_p3 = ((icmp_ln878_19_fu_1289_p2[0:0] == 1'b1) ? reg_723 : p_Val2_s_reg_539);

assign select_ln17924_fu_1295_p3 = ((icmp_ln878_19_fu_1289_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_10_phi_fu_532_p4);

assign select_ln17936_fu_1361_p3 = ((select_ln17920_1_reg_2132[0:0] == 1'b1) ? data_split_V_1_82_fu_1319_p3 : data_split_V_1_83_fu_1327_p3);

assign select_ln17993_1_fu_1230_p3 = ((or_ln17993_fu_1126_p2[0:0] == 1'b1) ? 4'd0 : tmp_452_fu_1220_p4);

assign select_ln17993_fu_1132_p3 = ((or_ln17993_fu_1126_p2[0:0] == 1'b1) ? 6'd0 : c6_V_143_reg_495);

assign select_ln17994_1_fu_1194_p3 = ((and_ln17993_1_fu_1158_p2[0:0] == 1'b1) ? empty_2479_fu_1190_p1 : and_ln17993_fu_1152_p2);

assign select_ln17994_2_fu_1238_p3 = ((and_ln17993_1_fu_1158_p2[0:0] == 1'b1) ? tmp_451_fu_1210_p4 : select_ln17993_1_fu_1230_p3);

assign select_ln17994_fu_1182_p3 = ((or_ln17994_1_fu_1176_p2[0:0] == 1'b1) ? 4'd0 : c7_V_81_reg_506);

assign select_ln17998_1_fu_1553_p3 = ((icmp_ln878_fu_1539_p2[0:0] == 1'b1) ? in_data_V_43_reg_2306 : p_Val2_19_reg_626);

assign select_ln17998_fu_1545_p3 = ((icmp_ln878_fu_1539_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_9_phi_fu_619_p4);

assign select_ln18010_fu_1610_p3 = ((select_ln17994_1_reg_2171[0:0] == 1'b1) ? data_split_V_1_79_fu_1568_p3 : data_split_V_1_80_fu_1576_p3);

assign select_ln18037_1_fu_1820_p3 = ((or_ln18037_fu_1716_p2[0:0] == 1'b1) ? 4'd0 : tmp_448_fu_1810_p4);

assign select_ln18037_fu_1722_p3 = ((or_ln18037_fu_1716_p2[0:0] == 1'b1) ? 6'd0 : c6_V_reg_670);

assign select_ln18038_1_fu_1784_p3 = ((and_ln18037_1_fu_1748_p2[0:0] == 1'b1) ? empty_2481_fu_1780_p1 : and_ln18037_fu_1742_p2);

assign select_ln18038_2_fu_1828_p3 = ((and_ln18037_1_fu_1748_p2[0:0] == 1'b1) ? tmp_fu_1800_p4 : select_ln18037_1_fu_1820_p3);

assign select_ln18038_fu_1772_p3 = ((or_ln18038_1_fu_1766_p2[0:0] == 1'b1) ? 4'd0 : c7_V_reg_681);

assign select_ln18042_1_fu_1877_p3 = ((icmp_ln878305_fu_1863_p2[0:0] == 1'b1) ? reg_723 : p_Val2_20_reg_714);

assign select_ln18042_fu_1869_p3 = ((icmp_ln878305_fu_1863_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_phi_fu_707_p4);

assign select_ln18054_fu_1935_p3 = ((select_ln18038_1_reg_2379[0:0] == 1'b1) ? data_split_V_1_76_fu_1893_p3 : data_split_V_1_77_fu_1901_p3);

assign select_ln890_449_fu_1963_p3 = ((or_ln18037_reg_2368[0:0] == 1'b1) ? 10'd1 : add_ln890_fu_1957_p2);

assign select_ln890_450_fu_1976_p3 = ((icmp_ln890_1300_reg_2363[0:0] == 1'b1) ? 11'd1 : add_ln890_253_fu_1970_p2);

assign select_ln890_451_fu_1202_p3 = ((and_ln17993_1_fu_1158_p2[0:0] == 1'b1) ? add_ln691_1249_fu_1164_p2 : select_ln17993_fu_1132_p3);

assign select_ln890_452_fu_1024_p3 = ((and_ln17919_1_fu_980_p2[0:0] == 1'b1) ? add_ln691_1250_fu_986_p2 : select_ln17919_fu_954_p3);

assign select_ln890_453_fu_1638_p3 = ((or_ln17993_reg_2160[0:0] == 1'b1) ? 10'd1 : add_ln890_256_fu_1632_p2);

assign select_ln890_454_fu_1651_p3 = ((icmp_ln890_1308_reg_2155[0:0] == 1'b1) ? 11'd1 : add_ln890_257_fu_1645_p2);

assign select_ln890_455_fu_1389_p3 = ((or_ln17919_reg_2121[0:0] == 1'b1) ? 10'd1 : add_ln890_258_fu_1383_p2);

assign select_ln890_456_fu_1402_p3 = ((icmp_ln890_1311_reg_2116[0:0] == 1'b1) ? 11'd1 : add_ln890_259_fu_1396_p2);

assign select_ln890_fu_1792_p3 = ((and_ln18037_1_fu_1748_p2[0:0] == 1'b1) ? add_ln691_fu_1754_p2 : select_ln18037_fu_1722_p3);

assign tmp_23_fu_1512_p4 = {{{{56'd0}, {select_ln17994_reg_2165}}}, {select_ln17994_2_reg_2181}};

assign tmp_24_fu_1262_p4 = {{{{56'd0}, {select_ln17920_reg_2126}}}, {select_ln17920_2_reg_2142}};

assign tmp_448_fu_1810_p4 = {{c6_V_reg_670[4:1]}};

assign tmp_449_fu_1409_p3 = c3_reg_548[32'd3];

assign tmp_450_fu_787_p3 = c3_37_reg_347[32'd3];

assign tmp_451_fu_1210_p4 = {{add_ln691_1249_fu_1164_p2[4:1]}};

assign tmp_452_fu_1220_p4 = {{c6_V_143_reg_495[4:1]}};

assign tmp_453_fu_1032_p4 = {{add_ln691_1250_fu_986_p2[4:1]}};

assign tmp_454_fu_1042_p4 = {{c6_V_144_reg_438[4:1]}};

assign tmp_523_cast_fu_1454_p3 = {{trunc_ln17961_fu_1450_p1}, {4'd0}};

assign tmp_528_cast_fu_832_p3 = {{trunc_ln17887_fu_828_p1}, {4'd0}};

assign tmp_fu_1800_p4 = {{add_ln691_fu_1754_p2[4:1]}};

assign tmp_s_fu_1836_p4 = {{{{56'd0}, {select_ln18038_reg_2373}}}, {select_ln18038_2_reg_2389}};

assign trunc_ln17887_fu_828_p1 = c4_V_36_reg_370[2:0];

assign trunc_ln17932_fu_1315_p1 = select_ln17924_fu_1295_p3[0:0];

assign trunc_ln17961_fu_1450_p1 = c4_V_reg_571[2:0];

assign trunc_ln18006_fu_1564_p1 = select_ln17998_fu_1545_p3[0:0];

assign trunc_ln18050_fu_1889_p1 = select_ln18042_fu_1869_p3[0:0];

assign xor_ln17865_fu_761_p2 = (icmp_ln890303_fu_741_p2 ^ 1'd1);

assign xor_ln17913_fu_912_p2 = (icmp_ln890_1311_fu_906_p2 ^ 1'd1);

assign xor_ln17919_fu_962_p2 = (icmp_ln890_1313_fu_936_p2 ^ 1'd1);

assign xor_ln17987_fu_1090_p2 = (icmp_ln890_1308_fu_1084_p2 ^ 1'd1);

assign xor_ln17993_fu_1140_p2 = (icmp_ln890_1310_fu_1114_p2 ^ 1'd1);

assign xor_ln18020_fu_1246_p2 = (arb_9_reg_335 ^ 1'd1);

assign xor_ln18031_fu_1680_p2 = (icmp_ln890_1300_fu_1674_p2 ^ 1'd1);

assign xor_ln18037_fu_1730_p2 = (icmp_ln890_1302_fu_1704_p2 ^ 1'd1);

assign zext_ln1497_10_fu_1345_p1 = r_fu_1335_p4;

assign zext_ln1497_9_fu_1594_p1 = r_16_fu_1584_p4;

assign zext_ln1497_fu_1919_p1 = r_17_fu_1909_p4;

assign zext_ln17887_1_fu_879_p1 = add_ln17887_fu_874_p2;

assign zext_ln17887_fu_870_p1 = c5_V_84_reg_392;

assign zext_ln17961_1_fu_1501_p1 = add_ln17961_fu_1496_p2;

assign zext_ln17961_fu_1492_p1 = c5_V_reg_593;

assign zext_ln886_7_fu_795_p1 = c3_37_reg_347;

assign zext_ln886_fu_1417_p1 = c3_reg_548;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_2033[2:0] <= 3'b001;
    tmp_528_cast_reg_2074[3:0] <= 4'b0000;
    tmp_523_cast_reg_2267[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_3_x1
