
MotorCtrlSys_STM32F407ZET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012494  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e1c  08012628  08012628  00022628  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013444  08013444  000301e8  2**0
                  CONTENTS
  4 .ARM          00000008  08013444  08013444  00023444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801344c  0801344c  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801344c  0801344c  0002344c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013450  08013450  00023450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08013454  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e8  2**0
                  CONTENTS
 10 .bss          00005524  200001e8  200001e8  000301e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000570c  2000570c  000301e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002982e  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a96  00000000  00000000  00059a46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001fa8  00000000  00000000  0005f4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d58  00000000  00000000  00061488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002baf1  00000000  00000000  000631e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b309  00000000  00000000  0008ecd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eec69  00000000  00000000  000b9fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001a8c43  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000933c  00000000  00000000  001a8c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801260c 	.word	0x0801260c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0801260c 	.word	0x0801260c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f92:	463b      	mov	r3, r7
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f9e:	4b21      	ldr	r3, [pc, #132]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fa0:	4a21      	ldr	r2, [pc, #132]	; (8001028 <MX_ADC1_Init+0x9c>)
 8000fa2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000fa4:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000faa:	4b1e      	ldr	r3, [pc, #120]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000fb0:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fb6:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fbc:	4b19      	ldr	r3, [pc, #100]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fc4:	4b17      	ldr	r3, [pc, #92]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fca:	4b16      	ldr	r3, [pc, #88]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fcc:	4a17      	ldr	r2, [pc, #92]	; (800102c <MX_ADC1_Init+0xa0>)
 8000fce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fd0:	4b14      	ldr	r3, [pc, #80]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fd6:	4b13      	ldr	r3, [pc, #76]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fdc:	4b11      	ldr	r3, [pc, #68]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fea:	480e      	ldr	r0, [pc, #56]	; (8001024 <MX_ADC1_Init+0x98>)
 8000fec:	f005 ff98 	bl	8006f20 <HAL_ADC_Init>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000ff6:	f001 fcf7 	bl	80029e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000ffa:	230a      	movs	r3, #10
 8000ffc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ffe:	2301      	movs	r3, #1
 8001000:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001002:	2301      	movs	r3, #1
 8001004:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001006:	463b      	mov	r3, r7
 8001008:	4619      	mov	r1, r3
 800100a:	4806      	ldr	r0, [pc, #24]	; (8001024 <MX_ADC1_Init+0x98>)
 800100c:	f005 ffcc 	bl	8006fa8 <HAL_ADC_ConfigChannel>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001016:	f001 fce7 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000204 	.word	0x20000204
 8001028:	40012000 	.word	0x40012000
 800102c:	0f000001 	.word	0x0f000001

08001030 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001036:	463b      	mov	r3, r7
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001042:	4b21      	ldr	r3, [pc, #132]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001044:	4a21      	ldr	r2, [pc, #132]	; (80010cc <MX_ADC2_Init+0x9c>)
 8001046:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001048:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <MX_ADC2_Init+0x98>)
 800104a:	2200      	movs	r2, #0
 800104c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800104e:	4b1e      	ldr	r3, [pc, #120]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001054:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001056:	2200      	movs	r2, #0
 8001058:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800105a:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <MX_ADC2_Init+0x98>)
 800105c:	2200      	movs	r2, #0
 800105e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001060:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001062:	2200      	movs	r2, #0
 8001064:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001068:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <MX_ADC2_Init+0x98>)
 800106a:	2200      	movs	r2, #0
 800106c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800106e:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001070:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <MX_ADC2_Init+0xa0>)
 8001072:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <MX_ADC2_Init+0x98>)
 800107c:	2201      	movs	r2, #1
 800107e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001080:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001082:	2200      	movs	r2, #0
 8001084:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001088:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <MX_ADC2_Init+0x98>)
 800108a:	2201      	movs	r2, #1
 800108c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800108e:	480e      	ldr	r0, [pc, #56]	; (80010c8 <MX_ADC2_Init+0x98>)
 8001090:	f005 ff46 	bl	8006f20 <HAL_ADC_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800109a:	f001 fca5 	bl	80029e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800109e:	230c      	movs	r3, #12
 80010a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010a2:	2301      	movs	r3, #1
 80010a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010aa:	463b      	mov	r3, r7
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	; (80010c8 <MX_ADC2_Init+0x98>)
 80010b0:	f005 ff7a 	bl	8006fa8 <HAL_ADC_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80010ba:	f001 fc95 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2000024c 	.word	0x2000024c
 80010cc:	40012100 	.word	0x40012100
 80010d0:	0f000001 	.word	0x0f000001

080010d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	; 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a2e      	ldr	r2, [pc, #184]	; (80011ac <HAL_ADC_MspInit+0xd8>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d128      	bne.n	8001148 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
 80010fa:	4b2d      	ldr	r3, [pc, #180]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fe:	4a2c      	ldr	r2, [pc, #176]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001104:	6453      	str	r3, [r2, #68]	; 0x44
 8001106:	4b2a      	ldr	r3, [pc, #168]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800110e:	61bb      	str	r3, [r7, #24]
 8001110:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
 8001116:	4b26      	ldr	r3, [pc, #152]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a25      	ldr	r2, [pc, #148]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 800111c:	f043 0304 	orr.w	r3, r3, #4
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b23      	ldr	r3, [pc, #140]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0304 	and.w	r3, r3, #4
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = VM6_SensA_ADC_Pin|VM6_SensB_ADC_Pin;
 800112e:	2303      	movs	r3, #3
 8001130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001132:	2303      	movs	r3, #3
 8001134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	4619      	mov	r1, r3
 8001140:	481c      	ldr	r0, [pc, #112]	; (80011b4 <HAL_ADC_MspInit+0xe0>)
 8001142:	f006 ff97 	bl	8008074 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001146:	e02c      	b.n	80011a2 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a1a      	ldr	r2, [pc, #104]	; (80011b8 <HAL_ADC_MspInit+0xe4>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d127      	bne.n	80011a2 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
 8001156:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115a:	4a15      	ldr	r2, [pc, #84]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 800115c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001160:	6453      	str	r3, [r2, #68]	; 0x44
 8001162:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001166:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800116a:	613b      	str	r3, [r7, #16]
 800116c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	4a0e      	ldr	r2, [pc, #56]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001178:	f043 0304 	orr.w	r3, r3, #4
 800117c:	6313      	str	r3, [r2, #48]	; 0x30
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <HAL_ADC_MspInit+0xdc>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f003 0304 	and.w	r3, r3, #4
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VM8_SensA_ADC_Pin|VM8_SensB_ADC_Pin;
 800118a:	230c      	movs	r3, #12
 800118c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800118e:	2303      	movs	r3, #3
 8001190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	; (80011b4 <HAL_ADC_MspInit+0xe0>)
 800119e:	f006 ff69 	bl	8008074 <HAL_GPIO_Init>
}
 80011a2:	bf00      	nop
 80011a4:	3730      	adds	r7, #48	; 0x30
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40012000 	.word	0x40012000
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40020800 	.word	0x40020800
 80011b8:	40012100 	.word	0x40012100

080011bc <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80011c0:	4b16      	ldr	r3, [pc, #88]	; (800121c <MX_CAN1_Init+0x60>)
 80011c2:	4a17      	ldr	r2, [pc, #92]	; (8001220 <MX_CAN1_Init+0x64>)
 80011c4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80011c6:	4b15      	ldr	r3, [pc, #84]	; (800121c <MX_CAN1_Init+0x60>)
 80011c8:	2210      	movs	r2, #16
 80011ca:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80011cc:	4b13      	ldr	r3, [pc, #76]	; (800121c <MX_CAN1_Init+0x60>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_CAN1_Init+0x60>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80011d8:	4b10      	ldr	r3, [pc, #64]	; (800121c <MX_CAN1_Init+0x60>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_CAN1_Init+0x60>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80011e4:	4b0d      	ldr	r3, [pc, #52]	; (800121c <MX_CAN1_Init+0x60>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_CAN1_Init+0x60>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <MX_CAN1_Init+0x60>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_CAN1_Init+0x60>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <MX_CAN1_Init+0x60>)
 80011fe:	2200      	movs	r2, #0
 8001200:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_CAN1_Init+0x60>)
 8001204:	2200      	movs	r2, #0
 8001206:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	; (800121c <MX_CAN1_Init+0x60>)
 800120a:	f006 f8eb 	bl	80073e4 <HAL_CAN_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001214:	f001 fbe8 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000294 	.word	0x20000294
 8001220:	40006400 	.word	0x40006400

08001224 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08a      	sub	sp, #40	; 0x28
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a19      	ldr	r2, [pc, #100]	; (80012a8 <HAL_CAN_MspInit+0x84>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d12c      	bne.n	80012a0 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <HAL_CAN_MspInit+0x88>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124e:	4a17      	ldr	r2, [pc, #92]	; (80012ac <HAL_CAN_MspInit+0x88>)
 8001250:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001254:	6413      	str	r3, [r2, #64]	; 0x40
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <HAL_CAN_MspInit+0x88>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125e:	613b      	str	r3, [r7, #16]
 8001260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	4b11      	ldr	r3, [pc, #68]	; (80012ac <HAL_CAN_MspInit+0x88>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	4a10      	ldr	r2, [pc, #64]	; (80012ac <HAL_CAN_MspInit+0x88>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6313      	str	r3, [r2, #48]	; 0x30
 8001272:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <HAL_CAN_MspInit+0x88>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800127e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128c:	2303      	movs	r3, #3
 800128e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001290:	2309      	movs	r3, #9
 8001292:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	4805      	ldr	r0, [pc, #20]	; (80012b0 <HAL_CAN_MspInit+0x8c>)
 800129c:	f006 feea 	bl	8008074 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80012a0:	bf00      	nop
 80012a2:	3728      	adds	r7, #40	; 0x28
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40006400 	.word	0x40006400
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40020000 	.word	0x40020000

080012b4 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80012ba:	463b      	mov	r3, r7
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80012c2:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <MX_DAC_Init+0x4c>)
 80012c4:	4a0f      	ldr	r2, [pc, #60]	; (8001304 <MX_DAC_Init+0x50>)
 80012c6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80012c8:	480d      	ldr	r0, [pc, #52]	; (8001300 <MX_DAC_Init+0x4c>)
 80012ca:	f006 fa69 	bl	80077a0 <HAL_DAC_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80012d4:	f001 fb88 	bl	80029e8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80012d8:	2300      	movs	r3, #0
 80012da:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80012dc:	2300      	movs	r3, #0
 80012de:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80012e0:	463b      	mov	r3, r7
 80012e2:	2200      	movs	r2, #0
 80012e4:	4619      	mov	r1, r3
 80012e6:	4806      	ldr	r0, [pc, #24]	; (8001300 <MX_DAC_Init+0x4c>)
 80012e8:	f006 fae0 	bl	80078ac <HAL_DAC_ConfigChannel>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80012f2:	f001 fb79 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200002bc 	.word	0x200002bc
 8001304:	40007400 	.word	0x40007400

08001308 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	; 0x28
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a1b      	ldr	r2, [pc, #108]	; (8001394 <HAL_DAC_MspInit+0x8c>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d12f      	bne.n	800138a <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <HAL_DAC_MspInit+0x90>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	4a19      	ldr	r2, [pc, #100]	; (8001398 <HAL_DAC_MspInit+0x90>)
 8001334:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001338:	6413      	str	r3, [r2, #64]	; 0x40
 800133a:	4b17      	ldr	r3, [pc, #92]	; (8001398 <HAL_DAC_MspInit+0x90>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	4b13      	ldr	r3, [pc, #76]	; (8001398 <HAL_DAC_MspInit+0x90>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a12      	ldr	r2, [pc, #72]	; (8001398 <HAL_DAC_MspInit+0x90>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <HAL_DAC_MspInit+0x90>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001362:	2310      	movs	r3, #16
 8001364:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001366:	2303      	movs	r3, #3
 8001368:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	4809      	ldr	r0, [pc, #36]	; (800139c <HAL_DAC_MspInit+0x94>)
 8001376:	f006 fe7d 	bl	8008074 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 7, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2107      	movs	r1, #7
 800137e:	2036      	movs	r0, #54	; 0x36
 8001380:	f006 f9e4 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001384:	2036      	movs	r0, #54	; 0x36
 8001386:	f006 f9fd 	bl	8007784 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800138a:	bf00      	nop
 800138c:	3728      	adds	r7, #40	; 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40007400 	.word	0x40007400
 8001398:	40023800 	.word	0x40023800
 800139c:	40020000 	.word	0x40020000

080013a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <MX_DMA_Init+0x3c>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <MX_DMA_Init+0x3c>)
 80013b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <MX_DMA_Init+0x3c>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 7, 0);
 80013c2:	2200      	movs	r2, #0
 80013c4:	2107      	movs	r1, #7
 80013c6:	200d      	movs	r0, #13
 80013c8:	f006 f9c0 	bl	800774c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80013cc:	200d      	movs	r0, #13
 80013ce:	f006 f9d9 	bl	8007784 <HAL_NVIC_EnableIRQ>

}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40023800 	.word	0x40023800

080013e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80013e4:	4a10      	ldr	r2, [pc, #64]	; (8001428 <MX_FREERTOS_Init+0x48>)
 80013e6:	2100      	movs	r1, #0
 80013e8:	4810      	ldr	r0, [pc, #64]	; (800142c <MX_FREERTOS_Init+0x4c>)
 80013ea:	f00b fda1 	bl	800cf30 <osThreadNew>
 80013ee:	4603      	mov	r3, r0
 80013f0:	4a0f      	ldr	r2, [pc, #60]	; (8001430 <MX_FREERTOS_Init+0x50>)
 80013f2:	6013      	str	r3, [r2, #0]

  /* creation of messageTask */
  messageTaskHandle = osThreadNew(StartmessageTask, NULL, &messageTask_attributes);
 80013f4:	4a0f      	ldr	r2, [pc, #60]	; (8001434 <MX_FREERTOS_Init+0x54>)
 80013f6:	2100      	movs	r1, #0
 80013f8:	480f      	ldr	r0, [pc, #60]	; (8001438 <MX_FREERTOS_Init+0x58>)
 80013fa:	f00b fd99 	bl	800cf30 <osThreadNew>
 80013fe:	4603      	mov	r3, r0
 8001400:	4a0e      	ldr	r2, [pc, #56]	; (800143c <MX_FREERTOS_Init+0x5c>)
 8001402:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8001404:	4a0e      	ldr	r2, [pc, #56]	; (8001440 <MX_FREERTOS_Init+0x60>)
 8001406:	2100      	movs	r1, #0
 8001408:	480e      	ldr	r0, [pc, #56]	; (8001444 <MX_FREERTOS_Init+0x64>)
 800140a:	f00b fd91 	bl	800cf30 <osThreadNew>
 800140e:	4603      	mov	r3, r0
 8001410:	4a0d      	ldr	r2, [pc, #52]	; (8001448 <MX_FREERTOS_Init+0x68>)
 8001412:	6013      	str	r3, [r2, #0]

  /* creation of DetectionTask */
  DetectionTaskHandle = osThreadNew(StartDetectionTask, NULL, &DetectionTask_attributes);
 8001414:	4a0d      	ldr	r2, [pc, #52]	; (800144c <MX_FREERTOS_Init+0x6c>)
 8001416:	2100      	movs	r1, #0
 8001418:	480d      	ldr	r0, [pc, #52]	; (8001450 <MX_FREERTOS_Init+0x70>)
 800141a:	f00b fd89 	bl	800cf30 <osThreadNew>
 800141e:	4603      	mov	r3, r0
 8001420:	4a0c      	ldr	r2, [pc, #48]	; (8001454 <MX_FREERTOS_Init+0x74>)
 8001422:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	08012fb8 	.word	0x08012fb8
 800142c:	08001459 	.word	0x08001459
 8001430:	200002d0 	.word	0x200002d0
 8001434:	08012fdc 	.word	0x08012fdc
 8001438:	08006639 	.word	0x08006639
 800143c:	200002d4 	.word	0x200002d4
 8001440:	08013000 	.word	0x08013000
 8001444:	08006785 	.word	0x08006785
 8001448:	200002d8 	.word	0x200002d8
 800144c:	08013024 	.word	0x08013024
 8001450:	080060d9 	.word	0x080060d9
 8001454:	200002dc 	.word	0x200002dc

08001458 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  LED_Heart_Toggle();
 8001460:	2120      	movs	r1, #32
 8001462:	4804      	ldr	r0, [pc, #16]	; (8001474 <StartDefaultTask+0x1c>)
 8001464:	f006 ffd3 	bl	800840e <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8001468:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800146c:	f00b fdf2 	bl	800d054 <osDelay>
	  LED_Heart_Toggle();
 8001470:	e7f6      	b.n	8001460 <StartDefaultTask+0x8>
 8001472:	bf00      	nop
 8001474:	40021800 	.word	0x40021800

08001478 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08e      	sub	sp, #56	; 0x38
 800147c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
 8001492:	4bb5      	ldr	r3, [pc, #724]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4ab4      	ldr	r2, [pc, #720]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001498:	f043 0310 	orr.w	r3, r3, #16
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4bb2      	ldr	r3, [pc, #712]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0310 	and.w	r3, r3, #16
 80014a6:	623b      	str	r3, [r7, #32]
 80014a8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
 80014ae:	4bae      	ldr	r3, [pc, #696]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	4aad      	ldr	r2, [pc, #692]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ba:	4bab      	ldr	r3, [pc, #684]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	61fb      	str	r3, [r7, #28]
 80014c4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	61bb      	str	r3, [r7, #24]
 80014ca:	4ba7      	ldr	r3, [pc, #668]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	4aa6      	ldr	r2, [pc, #664]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014d0:	f043 0320 	orr.w	r3, r3, #32
 80014d4:	6313      	str	r3, [r2, #48]	; 0x30
 80014d6:	4ba4      	ldr	r3, [pc, #656]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	f003 0320 	and.w	r3, r3, #32
 80014de:	61bb      	str	r3, [r7, #24]
 80014e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	4ba0      	ldr	r3, [pc, #640]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a9f      	ldr	r2, [pc, #636]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b9d      	ldr	r3, [pc, #628]	; (8001768 <MX_GPIO_Init+0x2f0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b99      	ldr	r3, [pc, #612]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	4a98      	ldr	r2, [pc, #608]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	; 0x30
 800150e:	4b96      	ldr	r3, [pc, #600]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b92      	ldr	r3, [pc, #584]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a91      	ldr	r2, [pc, #580]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b8f      	ldr	r3, [pc, #572]	; (8001768 <MX_GPIO_Init+0x2f0>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	4b8b      	ldr	r3, [pc, #556]	; (8001768 <MX_GPIO_Init+0x2f0>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a8a      	ldr	r2, [pc, #552]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001540:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b88      	ldr	r3, [pc, #544]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	4b84      	ldr	r3, [pc, #528]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a83      	ldr	r2, [pc, #524]	; (8001768 <MX_GPIO_Init+0x2f0>)
 800155c:	f043 0308 	orr.w	r3, r3, #8
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b81      	ldr	r3, [pc, #516]	; (8001768 <MX_GPIO_Init+0x2f0>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VM4_Step_Pin|VM4_Dir_Pin|VM6_IN1_Pin|VM6_IN2_Pin
 800156e:	2200      	movs	r2, #0
 8001570:	f248 31f6 	movw	r1, #33782	; 0x83f6
 8001574:	487d      	ldr	r0, [pc, #500]	; (800176c <MX_GPIO_Init+0x2f4>)
 8001576:	f006 ff31 	bl	80083dc <HAL_GPIO_WritePin>
                          |VM6_EnA_Pin|VM5_EnB_Pin|VM5_EnA_Pin|BEEP_Pin
                          |VM3_Dir_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VM4_En_Pin|VM3_En_Pin, GPIO_PIN_SET);
 800157a:	2201      	movs	r2, #1
 800157c:	2109      	movs	r1, #9
 800157e:	487b      	ldr	r0, [pc, #492]	; (800176c <MX_GPIO_Init+0x2f4>)
 8001580:	f006 ff2c 	bl	80083dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, FDCshutdown_Pin|OUT6_Pin|OUT5_Pin|OUT4_Pin
 8001584:	2200      	movs	r2, #0
 8001586:	f24e 71e8 	movw	r1, #59368	; 0xe7e8
 800158a:	4879      	ldr	r0, [pc, #484]	; (8001770 <MX_GPIO_Init+0x2f8>)
 800158c:	f006 ff26 	bl	80083dc <HAL_GPIO_WritePin>
                          |OUT3_Pin|OUT2_Pin|OUT1_Pin|VM8_EnB_Pin
                          |VM8_EnA_Pin|VM7_EnB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VM8_IN3_Pin|VM8_IN4_Pin, GPIO_PIN_RESET);
 8001590:	2200      	movs	r2, #0
 8001592:	210c      	movs	r1, #12
 8001594:	4877      	ldr	r0, [pc, #476]	; (8001774 <MX_GPIO_Init+0x2fc>)
 8001596:	f006 ff21 	bl	80083dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VM7_IN3_Pin|VM7_IN4_Pin|VM7_IN1_Pin|VM7_IN2_Pin
 800159a:	2200      	movs	r2, #0
 800159c:	f64f 716b 	movw	r1, #65387	; 0xff6b
 80015a0:	4875      	ldr	r0, [pc, #468]	; (8001778 <MX_GPIO_Init+0x300>)
 80015a2:	f006 ff1b 	bl	80083dc <HAL_GPIO_WritePin>
                          |VM5_IN1_Pin|VM5_IN2_Pin|VM5_IN3_Pin|VM5_IN4_Pin
                          |VM1_Step_Pin|VM1_Dir_Pin|VM2_Step_Pin|VM2_Dir_Pin
                          |VM3_Step_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, VM7_EnA_Pin|VM6_EnB_Pin|LED_Heart_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2123      	movs	r1, #35	; 0x23
 80015aa:	4874      	ldr	r0, [pc, #464]	; (800177c <MX_GPIO_Init+0x304>)
 80015ac:	f006 ff16 	bl	80083dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, VM8_IN1_Pin|VM8_IN2_Pin, GPIO_PIN_RESET);
 80015b0:	2200      	movs	r2, #0
 80015b2:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80015b6:	4872      	ldr	r0, [pc, #456]	; (8001780 <MX_GPIO_Init+0x308>)
 80015b8:	f006 ff10 	bl	80083dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED2_Pin|LED1_Pin|LED0_Pin, GPIO_PIN_SET);
 80015bc:	2201      	movs	r2, #1
 80015be:	211c      	movs	r1, #28
 80015c0:	486e      	ldr	r0, [pc, #440]	; (800177c <MX_GPIO_Init+0x304>)
 80015c2:	f006 ff0b 	bl	80083dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VM6_IN3_Pin|VM6_IN4_Pin, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	f44f 7140 	mov.w	r1, #768	; 0x300
 80015cc:	486d      	ldr	r0, [pc, #436]	; (8001784 <MX_GPIO_Init+0x30c>)
 80015ce:	f006 ff05 	bl	80083dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VM1_En_Pin|VM2_En_Pin, GPIO_PIN_SET);
 80015d2:	2201      	movs	r2, #1
 80015d4:	2190      	movs	r1, #144	; 0x90
 80015d6:	4868      	ldr	r0, [pc, #416]	; (8001778 <MX_GPIO_Init+0x300>)
 80015d8:	f006 ff00 	bl	80083dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VM4_Step_Pin;
 80015dc:	2304      	movs	r3, #4
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e0:	2301      	movs	r3, #1
 80015e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e8:	2303      	movs	r3, #3
 80015ea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(VM4_Step_GPIO_Port, &GPIO_InitStruct);
 80015ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015f0:	4619      	mov	r1, r3
 80015f2:	485e      	ldr	r0, [pc, #376]	; (800176c <MX_GPIO_Init+0x2f4>)
 80015f4:	f006 fd3e 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = VM4_En_Pin|VM4_Dir_Pin|BEEP_Pin|VM3_En_Pin
 80015f8:	f248 031b 	movw	r3, #32795	; 0x801b
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
                          |VM3_Dir_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800160a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160e:	4619      	mov	r1, r3
 8001610:	4856      	ldr	r0, [pc, #344]	; (800176c <MX_GPIO_Init+0x2f4>)
 8001612:	f006 fd2f 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = VM6_IN1_Pin|VM6_IN2_Pin;
 8001616:	2360      	movs	r3, #96	; 0x60
 8001618:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161a:	2301      	movs	r3, #1
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001622:	2302      	movs	r3, #2
 8001624:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001626:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162a:	4619      	mov	r1, r3
 800162c:	484f      	ldr	r0, [pc, #316]	; (800176c <MX_GPIO_Init+0x2f4>)
 800162e:	f006 fd21 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FDCINTB_Pin;
 8001632:	2304      	movs	r3, #4
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001636:	2300      	movs	r3, #0
 8001638:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(FDCINTB_GPIO_Port, &GPIO_InitStruct);
 800163e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001642:	4619      	mov	r1, r3
 8001644:	484a      	ldr	r0, [pc, #296]	; (8001770 <MX_GPIO_Init+0x2f8>)
 8001646:	f006 fd15 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FDCshutdown_Pin;
 800164a:	2308      	movs	r3, #8
 800164c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164e:	2301      	movs	r3, #1
 8001650:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FDCshutdown_GPIO_Port, &GPIO_InitStruct);
 800165a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800165e:	4619      	mov	r1, r3
 8001660:	4843      	ldr	r0, [pc, #268]	; (8001770 <MX_GPIO_Init+0x2f8>)
 8001662:	f006 fd07 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin */
  GPIO_InitStruct.Pin = OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8001666:	f24e 73e0 	movw	r3, #59360	; 0xe7e0
 800166a:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT2_Pin|OUT1_Pin|VM8_EnB_Pin|VM8_EnA_Pin
                          |VM7_EnB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166c:	2301      	movs	r3, #1
 800166e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001670:	2302      	movs	r3, #2
 8001672:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001674:	2300      	movs	r3, #0
 8001676:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001678:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800167c:	4619      	mov	r1, r3
 800167e:	483c      	ldr	r0, [pc, #240]	; (8001770 <MX_GPIO_Init+0x2f8>)
 8001680:	f006 fcf8 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Liquid_Detect_Pin;
 8001684:	2301      	movs	r3, #1
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001688:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800168c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800168e:	2301      	movs	r3, #1
 8001690:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Liquid_Detect_GPIO_Port, &GPIO_InitStruct);
 8001692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001696:	4619      	mov	r1, r3
 8001698:	4836      	ldr	r0, [pc, #216]	; (8001774 <MX_GPIO_Init+0x2fc>)
 800169a:	f006 fceb 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VM8_IN3_Pin|VM8_IN4_Pin;
 800169e:	230c      	movs	r3, #12
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016aa:	2302      	movs	r3, #2
 80016ac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b2:	4619      	mov	r1, r3
 80016b4:	482f      	ldr	r0, [pc, #188]	; (8001774 <MX_GPIO_Init+0x2fc>)
 80016b6:	f006 fcdd 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Encoder3_Z_Pin|Encoder4_Z_Pin;
 80016ba:	2330      	movs	r3, #48	; 0x30
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016be:	2300      	movs	r3, #0
 80016c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ca:	4619      	mov	r1, r3
 80016cc:	482d      	ldr	r0, [pc, #180]	; (8001784 <MX_GPIO_Init+0x30c>)
 80016ce:	f006 fcd1 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = VM7_IN3_Pin|VM7_IN4_Pin|VM7_IN1_Pin|VM7_IN2_Pin
 80016d2:	f64f 4303 	movw	r3, #64515	; 0xfc03
 80016d6:	627b      	str	r3, [r7, #36]	; 0x24
                          |VM5_IN1_Pin|VM5_IN2_Pin|VM5_IN3_Pin|VM5_IN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d8:	2301      	movs	r3, #1
 80016da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016e0:	2302      	movs	r3, #2
 80016e2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e8:	4619      	mov	r1, r3
 80016ea:	4823      	ldr	r0, [pc, #140]	; (8001778 <MX_GPIO_Init+0x300>)
 80016ec:	f006 fcc2 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = VM7_EnA_Pin|VM6_EnB_Pin;
 80016f0:	2303      	movs	r3, #3
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016f8:	2302      	movs	r3, #2
 80016fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001700:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001704:	4619      	mov	r1, r3
 8001706:	481d      	ldr	r0, [pc, #116]	; (800177c <MX_GPIO_Init+0x304>)
 8001708:	f006 fcb4 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VM6_EnA_Pin|VM5_EnB_Pin|VM5_EnA_Pin;
 800170c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001712:	2301      	movs	r3, #1
 8001714:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001716:	2302      	movs	r3, #2
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171a:	2300      	movs	r3, #0
 800171c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800171e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001722:	4619      	mov	r1, r3
 8001724:	4811      	ldr	r0, [pc, #68]	; (800176c <MX_GPIO_Init+0x2f4>)
 8001726:	f006 fca5 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encoder2_Z_Pin;
 800172a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800172e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001730:	2300      	movs	r3, #0
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Encoder2_Z_GPIO_Port, &GPIO_InitStruct);
 8001738:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800173c:	4619      	mov	r1, r3
 800173e:	4810      	ldr	r0, [pc, #64]	; (8001780 <MX_GPIO_Init+0x308>)
 8001740:	f006 fc98 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = VM8_IN1_Pin|VM8_IN2_Pin;
 8001744:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001748:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174a:	2301      	movs	r3, #1
 800174c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001752:	2302      	movs	r3, #2
 8001754:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001756:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175a:	4619      	mov	r1, r3
 800175c:	4808      	ldr	r0, [pc, #32]	; (8001780 <MX_GPIO_Init+0x308>)
 800175e:	f006 fc89 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|LED0_Pin|LED_Heart_Pin;
 8001762:	233c      	movs	r3, #60	; 0x3c
 8001764:	e010      	b.n	8001788 <MX_GPIO_Init+0x310>
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800
 800176c:	40021000 	.word	0x40021000
 8001770:	40021400 	.word	0x40021400
 8001774:	40020000 	.word	0x40020000
 8001778:	40020400 	.word	0x40020400
 800177c:	40021800 	.word	0x40021800
 8001780:	40020c00 	.word	0x40020c00
 8001784:	40020800 	.word	0x40020800
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800179a:	4619      	mov	r1, r3
 800179c:	4848      	ldr	r0, [pc, #288]	; (80018c0 <MX_GPIO_Init+0x448>)
 800179e:	f006 fc69 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 80017a2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80017a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a8:	2300      	movs	r3, #0
 80017aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b4:	4619      	mov	r1, r3
 80017b6:	4842      	ldr	r0, [pc, #264]	; (80018c0 <MX_GPIO_Init+0x448>)
 80017b8:	f006 fc5c 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = VM6_IN3_Pin|VM6_IN4_Pin;
 80017bc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c2:	2301      	movs	r3, #1
 80017c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ca:	2302      	movs	r3, #2
 80017cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d2:	4619      	mov	r1, r3
 80017d4:	483b      	ldr	r0, [pc, #236]	; (80018c4 <MX_GPIO_Init+0x44c>)
 80017d6:	f006 fc4d 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encoder1_Z_Pin;
 80017da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e0:	2300      	movs	r3, #0
 80017e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Encoder1_Z_GPIO_Port, &GPIO_InitStruct);
 80017e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ec:	4619      	mov	r1, r3
 80017ee:	4836      	ldr	r0, [pc, #216]	; (80018c8 <MX_GPIO_Init+0x450>)
 80017f0:	f006 fc40 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = OPT_IN1_Pin|OPT_IN2_Pin|OPT_IN3_Pin|OPT_IN4_Pin
 80017f4:	23f8      	movs	r3, #248	; 0xf8
 80017f6:	627b      	str	r3, [r7, #36]	; 0x24
                          |OPT_IN5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80017f8:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80017fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001802:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001806:	4619      	mov	r1, r3
 8001808:	4830      	ldr	r0, [pc, #192]	; (80018cc <MX_GPIO_Init+0x454>)
 800180a:	f006 fc33 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = OPT_IN6_Pin|OPT_IN7_Pin|OPT_IN8_Pin|OPT_IN9_Pin
 800180e:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 8001812:	627b      	str	r3, [r7, #36]	; 0x24
                          |OPT_IN10_Pin|OPT_IN11_Pin|OPT_IN12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001814:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001818:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800181e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001822:	4619      	mov	r1, r3
 8001824:	4826      	ldr	r0, [pc, #152]	; (80018c0 <MX_GPIO_Init+0x448>)
 8001826:	f006 fc25 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = VM1_Step_Pin|VM2_Step_Pin|VM3_Step_Pin;
 800182a:	f44f 7312 	mov.w	r3, #584	; 0x248
 800182e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001830:	2301      	movs	r3, #1
 8001832:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001840:	4619      	mov	r1, r3
 8001842:	4823      	ldr	r0, [pc, #140]	; (80018d0 <MX_GPIO_Init+0x458>)
 8001844:	f006 fc16 	bl	8008074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = VM1_En_Pin|VM1_Dir_Pin|VM2_En_Pin|VM2_Dir_Pin;
 8001848:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800184c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800185a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800185e:	4619      	mov	r1, r3
 8001860:	481b      	ldr	r0, [pc, #108]	; (80018d0 <MX_GPIO_Init+0x458>)
 8001862:	f006 fc07 	bl	8008074 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2105      	movs	r1, #5
 800186a:	2006      	movs	r0, #6
 800186c:	f005 ff6e 	bl	800774c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001870:	2006      	movs	r0, #6
 8001872:	f005 ff87 	bl	8007784 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2105      	movs	r1, #5
 800187a:	2009      	movs	r0, #9
 800187c:	f005 ff66 	bl	800774c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001880:	2009      	movs	r0, #9
 8001882:	f005 ff7f 	bl	8007784 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2105      	movs	r1, #5
 800188a:	200a      	movs	r0, #10
 800188c:	f005 ff5e 	bl	800774c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001890:	200a      	movs	r0, #10
 8001892:	f005 ff77 	bl	8007784 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2105      	movs	r1, #5
 800189a:	2017      	movs	r0, #23
 800189c:	f005 ff56 	bl	800774c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018a0:	2017      	movs	r0, #23
 80018a2:	f005 ff6f 	bl	8007784 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2105      	movs	r1, #5
 80018aa:	2028      	movs	r0, #40	; 0x28
 80018ac:	f005 ff4e 	bl	800774c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018b0:	2028      	movs	r0, #40	; 0x28
 80018b2:	f005 ff67 	bl	8007784 <HAL_NVIC_EnableIRQ>

}
 80018b6:	bf00      	nop
 80018b8:	3738      	adds	r7, #56	; 0x38
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40021800 	.word	0x40021800
 80018c4:	40020800 	.word	0x40020800
 80018c8:	40020000 	.word	0x40020000
 80018cc:	40020c00 	.word	0x40020c00
 80018d0:	40020400 	.word	0x40020400

080018d4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	80fb      	strh	r3, [r7, #6]
    switch(GPIO_Pin)
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	2b20      	cmp	r3, #32
 80018e2:	dc49      	bgt.n	8001978 <HAL_GPIO_EXTI_Callback+0xa4>
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f340 8085 	ble.w	80019f4 <HAL_GPIO_EXTI_Callback+0x120>
 80018ea:	3b01      	subs	r3, #1
 80018ec:	2b1f      	cmp	r3, #31
 80018ee:	f200 8081 	bhi.w	80019f4 <HAL_GPIO_EXTI_Callback+0x120>
 80018f2:	a201      	add	r2, pc, #4	; (adr r2, 80018f8 <HAL_GPIO_EXTI_Callback+0x24>)
 80018f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f8:	0800197f 	.word	0x0800197f
 80018fc:	080019f5 	.word	0x080019f5
 8001900:	080019f5 	.word	0x080019f5
 8001904:	080019f5 	.word	0x080019f5
 8001908:	080019f5 	.word	0x080019f5
 800190c:	080019f5 	.word	0x080019f5
 8001910:	080019f5 	.word	0x080019f5
 8001914:	08001985 	.word	0x08001985
 8001918:	080019f5 	.word	0x080019f5
 800191c:	080019f5 	.word	0x080019f5
 8001920:	080019f5 	.word	0x080019f5
 8001924:	080019f5 	.word	0x080019f5
 8001928:	080019f5 	.word	0x080019f5
 800192c:	080019f5 	.word	0x080019f5
 8001930:	080019f5 	.word	0x080019f5
 8001934:	080019a5 	.word	0x080019a5
 8001938:	080019f5 	.word	0x080019f5
 800193c:	080019f5 	.word	0x080019f5
 8001940:	080019f5 	.word	0x080019f5
 8001944:	080019f5 	.word	0x080019f5
 8001948:	080019f5 	.word	0x080019f5
 800194c:	080019f5 	.word	0x080019f5
 8001950:	080019f5 	.word	0x080019f5
 8001954:	080019f5 	.word	0x080019f5
 8001958:	080019f5 	.word	0x080019f5
 800195c:	080019f5 	.word	0x080019f5
 8001960:	080019f5 	.word	0x080019f5
 8001964:	080019f5 	.word	0x080019f5
 8001968:	080019f5 	.word	0x080019f5
 800196c:	080019f5 	.word	0x080019f5
 8001970:	080019f5 	.word	0x080019f5
 8001974:	080019bb 	.word	0x080019bb
 8001978:	2b40      	cmp	r3, #64	; 0x40
 800197a:	d029      	beq.n	80019d0 <HAL_GPIO_EXTI_Callback+0xfc>
        		 ;
        	}
            break;
#endif
    }
}
 800197c:	e03a      	b.n	80019f4 <HAL_GPIO_EXTI_Callback+0x120>
        	if (Liquid_Detect_GPIO_Port->IDR & Liquid_Detect_Pin){ 	// if Rising edge trigger
 800197e:	4b20      	ldr	r3, [pc, #128]	; (8001a00 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001980:	691b      	ldr	r3, [r3, #16]
            break;
 8001982:	e037      	b.n	80019f4 <HAL_GPIO_EXTI_Callback+0x120>
        	if (OPT_IN1_GPIO_Port->IDR & OPT_IN1_Pin){ 	// if Rising edge trigger
 8001984:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x130>)
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	f003 0308 	and.w	r3, r3, #8
 800198c:	2b00      	cmp	r3, #0
 800198e:	d12a      	bne.n	80019e6 <HAL_GPIO_EXTI_Callback+0x112>
        		if(Motor[1].MotorDirection == 0){
 8001990:	4b1d      	ldr	r3, [pc, #116]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x134>)
 8001992:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001996:	2b00      	cmp	r3, #0
 8001998:	d125      	bne.n	80019e6 <HAL_GPIO_EXTI_Callback+0x112>
        			Motor[1].StepPosition =0 ;
 800199a:	4b1b      	ldr	r3, [pc, #108]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x134>)
 800199c:	2200      	movs	r2, #0
 800199e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            break;
 80019a2:	e020      	b.n	80019e6 <HAL_GPIO_EXTI_Callback+0x112>
        	if (OPT_IN2_GPIO_Port->IDR & OPT_IN2_Pin) { 	// if Rising edge trigger
 80019a4:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x130>)
 80019a6:	691b      	ldr	r3, [r3, #16]
 80019a8:	f003 0310 	and.w	r3, r3, #16
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d01c      	beq.n	80019ea <HAL_GPIO_EXTI_Callback+0x116>
        		Motor[2].StepPosition =0 ;
 80019b0:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x134>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
            break;
 80019b8:	e017      	b.n	80019ea <HAL_GPIO_EXTI_Callback+0x116>
        	if (OPT_IN3_GPIO_Port->IDR & OPT_IN3_Pin) { 	// if Rising edge trigger
 80019ba:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x130>)
 80019bc:	691b      	ldr	r3, [r3, #16]
 80019be:	f003 0320 	and.w	r3, r3, #32
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d013      	beq.n	80019ee <HAL_GPIO_EXTI_Callback+0x11a>
        		Motor[3].StepPosition =0 ;
 80019c6:	4b10      	ldr	r3, [pc, #64]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x134>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
            break;
 80019ce:	e00e      	b.n	80019ee <HAL_GPIO_EXTI_Callback+0x11a>
        	if (OPT_IN4_GPIO_Port->IDR & OPT_IN4_Pin) { 	// if Rising edge trigger
 80019d0:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <HAL_GPIO_EXTI_Callback+0x130>)
 80019d2:	691b      	ldr	r3, [r3, #16]
 80019d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d00a      	beq.n	80019f2 <HAL_GPIO_EXTI_Callback+0x11e>
        		Motor[4].StepPosition =0 ;
 80019dc:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <HAL_GPIO_EXTI_Callback+0x134>)
 80019de:	2200      	movs	r2, #0
 80019e0:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
            break;
 80019e4:	e005      	b.n	80019f2 <HAL_GPIO_EXTI_Callback+0x11e>
            break;
 80019e6:	bf00      	nop
 80019e8:	e004      	b.n	80019f4 <HAL_GPIO_EXTI_Callback+0x120>
            break;
 80019ea:	bf00      	nop
 80019ec:	e002      	b.n	80019f4 <HAL_GPIO_EXTI_Callback+0x120>
            break;
 80019ee:	bf00      	nop
 80019f0:	e000      	b.n	80019f4 <HAL_GPIO_EXTI_Callback+0x120>
            break;
 80019f2:	bf00      	nop
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	40020000 	.word	0x40020000
 8001a04:	40020c00 	.word	0x40020c00
 8001a08:	200008b0 	.word	0x200008b0

08001a0c <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c2_rx;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a10:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a12:	4a13      	ldr	r2, [pc, #76]	; (8001a60 <MX_I2C2_Init+0x54>)
 8001a14:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001a16:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a18:	4a12      	ldr	r2, [pc, #72]	; (8001a64 <MX_I2C2_Init+0x58>)
 8001a1a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001a22:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a28:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a2e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a30:	4b0a      	ldr	r3, [pc, #40]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001a36:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a3c:	4b07      	ldr	r3, [pc, #28]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a42:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a48:	4804      	ldr	r0, [pc, #16]	; (8001a5c <MX_I2C2_Init+0x50>)
 8001a4a:	f006 fd13 	bl	8008474 <HAL_I2C_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001a54:	f000 ffc8 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	200002e0 	.word	0x200002e0
 8001a60:	40005800 	.word	0x40005800
 8001a64:	000186a0 	.word	0x000186a0

08001a68 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	; 0x28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a39      	ldr	r2, [pc, #228]	; (8001b6c <HAL_I2C_MspInit+0x104>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d16b      	bne.n	8001b62 <HAL_I2C_MspInit+0xfa>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	4b38      	ldr	r3, [pc, #224]	; (8001b70 <HAL_I2C_MspInit+0x108>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	4a37      	ldr	r2, [pc, #220]	; (8001b70 <HAL_I2C_MspInit+0x108>)
 8001a94:	f043 0320 	orr.w	r3, r3, #32
 8001a98:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9a:	4b35      	ldr	r3, [pc, #212]	; (8001b70 <HAL_I2C_MspInit+0x108>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	f003 0320 	and.w	r3, r3, #32
 8001aa2:	613b      	str	r3, [r7, #16]
 8001aa4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aaa:	2312      	movs	r3, #18
 8001aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4619      	mov	r1, r3
 8001ac0:	482c      	ldr	r0, [pc, #176]	; (8001b74 <HAL_I2C_MspInit+0x10c>)
 8001ac2:	f006 fad7 	bl	8008074 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	4b29      	ldr	r3, [pc, #164]	; (8001b70 <HAL_I2C_MspInit+0x108>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	4a28      	ldr	r2, [pc, #160]	; (8001b70 <HAL_I2C_MspInit+0x108>)
 8001ad0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad6:	4b26      	ldr	r3, [pc, #152]	; (8001b70 <HAL_I2C_MspInit+0x108>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 8001ae2:	4b25      	ldr	r3, [pc, #148]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001ae4:	4a25      	ldr	r2, [pc, #148]	; (8001b7c <HAL_I2C_MspInit+0x114>)
 8001ae6:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8001ae8:	4b23      	ldr	r3, [pc, #140]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001aea:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001aee:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001af0:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001af6:	4b20      	ldr	r3, [pc, #128]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001afc:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001afe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b02:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b04:	4b1c      	ldr	r3, [pc, #112]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b0a:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_CIRCULAR;
 8001b10:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001b12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b16:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001b18:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001b1a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b1e:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b20:	4b15      	ldr	r3, [pc, #84]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8001b26:	4814      	ldr	r0, [pc, #80]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001b28:	f005 ff1a 	bl	8007960 <HAL_DMA_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8001b32:	f000 ff59 	bl	80029e8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c2_rx);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a0f      	ldr	r2, [pc, #60]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001b3a:	639a      	str	r2, [r3, #56]	; 0x38
 8001b3c:	4a0e      	ldr	r2, [pc, #56]	; (8001b78 <HAL_I2C_MspInit+0x110>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2105      	movs	r1, #5
 8001b46:	2021      	movs	r0, #33	; 0x21
 8001b48:	f005 fe00 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001b4c:	2021      	movs	r0, #33	; 0x21
 8001b4e:	f005 fe19 	bl	8007784 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8001b52:	2200      	movs	r2, #0
 8001b54:	2105      	movs	r1, #5
 8001b56:	2022      	movs	r0, #34	; 0x22
 8001b58:	f005 fdf8 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001b5c:	2022      	movs	r0, #34	; 0x22
 8001b5e:	f005 fe11 	bl	8007784 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001b62:	bf00      	nop
 8001b64:	3728      	adds	r7, #40	; 0x28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40005800 	.word	0x40005800
 8001b70:	40023800 	.word	0x40023800
 8001b74:	40021400 	.word	0x40021400
 8001b78:	20000334 	.word	0x20000334
 8001b7c:	40026040 	.word	0x40026040

08001b80 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8001b88:	1d39      	adds	r1, r7, #4
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8e:	2201      	movs	r2, #1
 8001b90:	4803      	ldr	r0, [pc, #12]	; (8001ba0 <__io_putchar+0x20>)
 8001b92:	f00a f8d0 	bl	800bd36 <HAL_UART_Transmit>
    return ch;
 8001b96:	687b      	ldr	r3, [r7, #4]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	2000086c 	.word	0x2000086c

08001ba4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ba8:	f005 f954 	bl	8006e54 <HAL_Init>
  /* USER CODE BEGIN Init */
  //HAL_Delay(6000);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bac:	f000 f836 	bl	8001c1c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init();
 8001bb0:	f7ff fc62 	bl	8001478 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bb4:	f7ff fbf4 	bl	80013a0 <MX_DMA_Init>
  MX_CAN1_Init();
 8001bb8:	f7ff fb00 	bl	80011bc <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8001bbc:	f001 fdf6 	bl	80037ac <MX_USART1_UART_Init>
  MX_DAC_Init();
 8001bc0:	f7ff fb78 	bl	80012b4 <MX_DAC_Init>
  MX_TIM2_Init();
 8001bc4:	f001 f982 	bl	8002ecc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001bc8:	f001 f9d4 	bl	8002f74 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001bcc:	f001 fa26 	bl	800301c <MX_TIM4_Init>
  MX_UART4_Init();
 8001bd0:	f001 fd92 	bl	80036f8 <MX_UART4_Init>
  MX_UART5_Init();
 8001bd4:	f001 fdba 	bl	800374c <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001bd8:	f001 fe12 	bl	8003800 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001bdc:	f7ff f9d6 	bl	8000f8c <MX_ADC1_Init>
  MX_ADC2_Init();
 8001be0:	f7ff fa26 	bl	8001030 <MX_ADC2_Init>
  MX_I2C2_Init();
 8001be4:	f7ff ff12 	bl	8001a0c <MX_I2C2_Init>
  MX_TIM10_Init();
 8001be8:	f001 fb0c 	bl	8003204 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001bec:	f001 fb2c 	bl	8003248 <MX_TIM11_Init>
  MX_TIM13_Init();
 8001bf0:	f001 fb84 	bl	80032fc <MX_TIM13_Init>
  MX_TIM14_Init();
 8001bf4:	f001 fba4 	bl	8003340 <MX_TIM14_Init>
  MX_TIM9_Init();
 8001bf8:	f001 facc 	bl	8003194 <MX_TIM9_Init>
  MX_TIM7_Init();
 8001bfc:	f001 fa96 	bl	800312c <MX_TIM7_Init>
  MX_TIM6_Init();
 8001c00:	f001 fa60 	bl	80030c4 <MX_TIM6_Init>
  MX_TIM12_Init();
 8001c04:	f001 fb42 	bl	800328c <MX_TIM12_Init>
  MX_TIM7_Init();
  MX_TIM6_Init();
  MX_TIM12_Init();
  /* USER CODE BEGIN 2 */
#endif
  ALL_Motors_Disable();
 8001c08:	f002 fadc 	bl	80041c4 <ALL_Motors_Disable>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001c0c:	f00b f946 	bl	800ce9c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001c10:	f7ff fbe6 	bl	80013e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001c14:	f00b f966 	bl	800cee4 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c18:	e7fe      	b.n	8001c18 <main+0x74>
	...

08001c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b094      	sub	sp, #80	; 0x50
 8001c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c22:	f107 0320 	add.w	r3, r7, #32
 8001c26:	2230      	movs	r2, #48	; 0x30
 8001c28:	2100      	movs	r1, #0
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f00d ffdf 	bl	800fbee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c40:	2300      	movs	r3, #0
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	4b28      	ldr	r3, [pc, #160]	; (8001ce8 <SystemClock_Config+0xcc>)
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	4a27      	ldr	r2, [pc, #156]	; (8001ce8 <SystemClock_Config+0xcc>)
 8001c4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c50:	4b25      	ldr	r3, [pc, #148]	; (8001ce8 <SystemClock_Config+0xcc>)
 8001c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	607b      	str	r3, [r7, #4]
 8001c60:	4b22      	ldr	r3, [pc, #136]	; (8001cec <SystemClock_Config+0xd0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a21      	ldr	r2, [pc, #132]	; (8001cec <SystemClock_Config+0xd0>)
 8001c66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	4b1f      	ldr	r3, [pc, #124]	; (8001cec <SystemClock_Config+0xd0>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c74:	607b      	str	r3, [r7, #4]
 8001c76:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c82:	2302      	movs	r3, #2
 8001c84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c86:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001c90:	23a0      	movs	r3, #160	; 0xa0
 8001c92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c94:	2302      	movs	r3, #2
 8001c96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c98:	2304      	movs	r3, #4
 8001c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c9c:	f107 0320 	add.w	r3, r7, #32
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f008 fddb 	bl	800a85c <HAL_RCC_OscConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001cac:	f000 fe9c 	bl	80029e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cb0:	230f      	movs	r3, #15
 8001cb2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cbc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001cc2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cc8:	f107 030c 	add.w	r3, r7, #12
 8001ccc:	2105      	movs	r1, #5
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f009 f83c 	bl	800ad4c <HAL_RCC_ClockConfig>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001cda:	f000 fe85 	bl	80029e8 <Error_Handler>
  }
}
 8001cde:	bf00      	nop
 8001ce0:	3750      	adds	r7, #80	; 0x50
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40007000 	.word	0x40007000

08001cf0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a9e      	ldr	r2, [pc, #632]	; (8001f78 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d101      	bne.n	8001d06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d02:	f005 f8c9 	bl	8006e98 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

	if (htim->Instance == TIM9) {	// 0.1ms
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a9c      	ldr	r2, [pc, #624]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d125      	bne.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x6c>
		uart_reieve_timeoutCount++;
 8001d10:	4b9b      	ldr	r3, [pc, #620]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	3301      	adds	r3, #1
 8001d16:	4a9a      	ldr	r2, [pc, #616]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d18:	6013      	str	r3, [r2, #0]
		if( (USART_RX_STA&0x8000) || (USART_RX_STA==0) ){	// 
 8001d1a:	4b9a      	ldr	r3, [pc, #616]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	b21b      	sxth	r3, r3
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	db03      	blt.n	8001d2c <HAL_TIM_PeriodElapsedCallback+0x3c>
 8001d24:	4b97      	ldr	r3, [pc, #604]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d106      	bne.n	8001d3a <HAL_TIM_PeriodElapsedCallback+0x4a>
			uart_reieve_timeoutCount = 0;
 8001d2c:	4b94      	ldr	r3, [pc, #592]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim9);
 8001d32:	4895      	ldr	r0, [pc, #596]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001d34:	f009 fb1c 	bl	800b370 <HAL_TIM_Base_Stop_IT>
 8001d38:	e010      	b.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x6c>
		}
		else{
			if(uart_reieve_timeoutCount > 1000){
 8001d3a:	4b91      	ldr	r3, [pc, #580]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d42:	d90b      	bls.n	8001d5c <HAL_TIM_PeriodElapsedCallback+0x6c>
				printf("[WRONG] Data Input Timeout ! \r\n");
 8001d44:	4891      	ldr	r0, [pc, #580]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001d46:	f00e fcdf 	bl	8010708 <puts>
				uart_reieve_timeoutCount = 0;
 8001d4a:	4b8d      	ldr	r3, [pc, #564]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
				USART_RX_STA = 0;
 8001d50:	4b8c      	ldr	r3, [pc, #560]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	801a      	strh	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim9);
 8001d56:	488c      	ldr	r0, [pc, #560]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001d58:	f009 fb0a 	bl	800b370 <HAL_TIM_Base_Stop_IT>
			}
		}
	}

	if (htim->Instance == TIM10)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a8b      	ldr	r2, [pc, #556]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	f040 80c2 	bne.w	8001eec <HAL_TIM_PeriodElapsedCallback+0x1fc>
	{
			timecount_TIM10++;
 8001d68:	4b8a      	ldr	r3, [pc, #552]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	4a89      	ldr	r2, [pc, #548]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001d70:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM10++;
 8001d72:	4b89      	ldr	r3, [pc, #548]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	3301      	adds	r3, #1
 8001d78:	4a87      	ldr	r2, [pc, #540]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001d7a:	6013      	str	r3, [r2, #0]
			if(timecount_TIM10 <= Pluse_High)
 8001d7c:	4b85      	ldr	r3, [pc, #532]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	4b86      	ldr	r3, [pc, #536]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d805      	bhi.n	8001d94 <HAL_TIM_PeriodElapsedCallback+0xa4>
			{
				Motorpluse1_High();
 8001d88:	2201      	movs	r2, #1
 8001d8a:	2108      	movs	r1, #8
 8001d8c:	4884      	ldr	r0, [pc, #528]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001d8e:	f006 fb25 	bl	80083dc <HAL_GPIO_WritePin>
 8001d92:	e00a      	b.n	8001daa <HAL_TIM_PeriodElapsedCallback+0xba>
			}
			else if(timecount_TIM10 > Pluse_High)
 8001d94:	4b7f      	ldr	r3, [pc, #508]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b80      	ldr	r3, [pc, #512]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d904      	bls.n	8001daa <HAL_TIM_PeriodElapsedCallback+0xba>
			{
				Motorpluse1_Low();
 8001da0:	2200      	movs	r2, #0
 8001da2:	2108      	movs	r1, #8
 8001da4:	487e      	ldr	r0, [pc, #504]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001da6:	f006 fb19 	bl	80083dc <HAL_GPIO_WritePin>
			}
			if(timecount_TIM10 >= Motor[1].StepperSpeedTMR)
 8001daa:	4b7e      	ldr	r3, [pc, #504]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dac:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8001db0:	4b78      	ldr	r3, [pc, #480]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d843      	bhi.n	8001e40 <HAL_TIM_PeriodElapsedCallback+0x150>
			{
				timecount_TIM10 = 0 ;
 8001db8:	4b76      	ldr	r3, [pc, #472]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
				Motor[1].NumberofSteps--;
 8001dbe:	4b79      	ldr	r3, [pc, #484]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dc0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	4a77      	ldr	r2, [pc, #476]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dc8:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
				if (Motor[1].MotorDirection == 1){
 8001dcc:	4b75      	ldr	r3, [pc, #468]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dce:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d11c      	bne.n	8001e10 <HAL_TIM_PeriodElapsedCallback+0x120>
					Motor[1].StepPosition++;
 8001dd6:	4b73      	ldr	r3, [pc, #460]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ddc:	3301      	adds	r3, #1
 8001dde:	4a71      	ldr	r2, [pc, #452]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001de0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
					if (Motor[1].StepPosition >= Motor[1].StepsInOneCircle){
 8001de4:	4b6f      	ldr	r3, [pc, #444]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dea:	461a      	mov	r2, r3
 8001dec:	4b6d      	ldr	r3, [pc, #436]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001dee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d324      	bcc.n	8001e40 <HAL_TIM_PeriodElapsedCallback+0x150>
						Motor[1].StepPosition = Motor[1].StepPosition - Motor[1].StepsInOneCircle ;
 8001df6:	4b6b      	ldr	r3, [pc, #428]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4b69      	ldr	r3, [pc, #420]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	461a      	mov	r2, r3
 8001e08:	4b66      	ldr	r3, [pc, #408]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8001e0e:	e017      	b.n	8001e40 <HAL_TIM_PeriodElapsedCallback+0x150>
					}
				}
				else{
					Motor[1].StepPosition--;
 8001e10:	4b64      	ldr	r3, [pc, #400]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e16:	3b01      	subs	r3, #1
 8001e18:	4a62      	ldr	r2, [pc, #392]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e1a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
					if (Motor[1].StepPosition < 0){
 8001e1e:	4b61      	ldr	r3, [pc, #388]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	da0b      	bge.n	8001e40 <HAL_TIM_PeriodElapsedCallback+0x150>
						Motor[1].StepPosition = Motor[1].StepPosition + Motor[1].StepsInOneCircle ;
 8001e28:	4b5e      	ldr	r3, [pc, #376]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b5c      	ldr	r3, [pc, #368]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e36:	4413      	add	r3, r2
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b5a      	ldr	r3, [pc, #360]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
					}
				}
			}
			if(Motor[1].StepPosition == Motor[1].TargetPosition)
 8001e40:	4b58      	ldr	r3, [pc, #352]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e42:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001e46:	4b57      	ldr	r3, [pc, #348]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d10e      	bne.n	8001e6e <HAL_TIM_PeriodElapsedCallback+0x17e>
			{
				Motor[1].Status = 0;
 8001e50:	4b54      	ldr	r3, [pc, #336]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
				printf("---Motor1 Steps Position:%ld---\r\n",Motor[1].StepPosition);
 8001e58:	4b52      	ldr	r3, [pc, #328]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4851      	ldr	r0, [pc, #324]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001e62:	f00e fbcb 	bl	80105fc <iprintf>
				HAL_TIM_Base_Stop_IT(&htim10);
 8001e66:	4851      	ldr	r0, [pc, #324]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001e68:	f009 fa82 	bl	800b370 <HAL_TIM_Base_Stop_IT>
 8001e6c:	e00b      	b.n	8001e86 <HAL_TIM_PeriodElapsedCallback+0x196>
			}
			else if (Motor[1].NumberofSteps <= 0){
 8001e6e:	4b4d      	ldr	r3, [pc, #308]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e70:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d106      	bne.n	8001e86 <HAL_TIM_PeriodElapsedCallback+0x196>
				Motor[1].Status = 0;
 8001e78:	4b4a      	ldr	r3, [pc, #296]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
				//printf("[WRONG]Motor1 Goto Target Position Failed!---Current_Position:%ld---\r\n",Motor[1].StepPosition);
				HAL_TIM_Base_Stop_IT(&htim10);
 8001e80:	484a      	ldr	r0, [pc, #296]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001e82:	f009 fa75 	bl	800b370 <HAL_TIM_Base_Stop_IT>
			}

			if (Motor[1].NumberofSteps > Motor[1].NumberofSteps_StopAccel)  // if.. begin Acceleration
 8001e86:	4b47      	ldr	r3, [pc, #284]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e88:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8001e8c:	4b45      	ldr	r3, [pc, #276]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d910      	bls.n	8001eb8 <HAL_TIM_PeriodElapsedCallback+0x1c8>
			{
				if(AccelDecelcount_TIM10 >= Motor[1].AccelerationTimeTMR)
 8001e96:	4b43      	ldr	r3, [pc, #268]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e98:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8001e9c:	4b3e      	ldr	r3, [pc, #248]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	f200 858f 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
				{
					AccelDecelcount_TIM10=0;
 8001ea6:	4b3c      	ldr	r3, [pc, #240]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[1]);
 8001eac:	4940      	ldr	r1, [pc, #256]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001eae:	2001      	movs	r0, #1
 8001eb0:	f002 fa66 	bl	8004380 <AccelDecel>
			}
	}
#endif

  /* USER CODE END Callback 1 */
}
 8001eb4:	f000 bd86 	b.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
			else if (Motor[1].NumberofSteps < Motor[1].NumberofSteps_BeginDecel)  // if.. begin Deceleration
 8001eb8:	4b3a      	ldr	r3, [pc, #232]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001eba:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8001ebe:	4b39      	ldr	r3, [pc, #228]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ec0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	f080 857d 	bcs.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
				if(AccelDecelcount_TIM10 >= Motor[1].DecelerationTimeTMR)
 8001eca:	4b36      	ldr	r3, [pc, #216]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ecc:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8001ed0:	4b31      	ldr	r3, [pc, #196]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	f200 8575 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM10=0;
 8001eda:	4b2f      	ldr	r3, [pc, #188]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[1]);
 8001ee0:	4933      	ldr	r1, [pc, #204]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001ee2:	2002      	movs	r0, #2
 8001ee4:	f002 fa4c 	bl	8004380 <AccelDecel>
}
 8001ee8:	f000 bd6c 	b.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
	else if (htim->Instance == TIM11)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a30      	ldr	r2, [pc, #192]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	f040 80c1 	bne.w	800207a <HAL_TIM_PeriodElapsedCallback+0x38a>
			timecount_TIM11++;
 8001ef8:	4b2f      	ldr	r3, [pc, #188]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	3301      	adds	r3, #1
 8001efe:	4a2e      	ldr	r2, [pc, #184]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f00:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM11++;
 8001f02:	4b2e      	ldr	r3, [pc, #184]	; (8001fbc <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	3301      	adds	r3, #1
 8001f08:	4a2c      	ldr	r2, [pc, #176]	; (8001fbc <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001f0a:	6013      	str	r3, [r2, #0]
			if(timecount_TIM11 <= Pluse_High)
 8001f0c:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d805      	bhi.n	8001f24 <HAL_TIM_PeriodElapsedCallback+0x234>
				Motorpluse2_High();
 8001f18:	2201      	movs	r2, #1
 8001f1a:	2140      	movs	r1, #64	; 0x40
 8001f1c:	4820      	ldr	r0, [pc, #128]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001f1e:	f006 fa5d 	bl	80083dc <HAL_GPIO_WritePin>
 8001f22:	e00a      	b.n	8001f3a <HAL_TIM_PeriodElapsedCallback+0x24a>
			else if(timecount_TIM11 > Pluse_High)
 8001f24:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d904      	bls.n	8001f3a <HAL_TIM_PeriodElapsedCallback+0x24a>
				Motorpluse2_Low();
 8001f30:	2200      	movs	r2, #0
 8001f32:	2140      	movs	r1, #64	; 0x40
 8001f34:	481a      	ldr	r0, [pc, #104]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001f36:	f006 fa51 	bl	80083dc <HAL_GPIO_WritePin>
			if(timecount_TIM11 >= Motor[2].StepperSpeedTMR)
 8001f3a:	4b1a      	ldr	r3, [pc, #104]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f3c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001f40:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d842      	bhi.n	8001fce <HAL_TIM_PeriodElapsedCallback+0x2de>
				timecount_TIM11 = 0 ;
 8001f48:	4b1b      	ldr	r3, [pc, #108]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
				Motor[2].NumberofSteps--;
 8001f4e:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f50:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001f54:	3b01      	subs	r3, #1
 8001f56:	4a13      	ldr	r2, [pc, #76]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f58:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
				if (Motor[2].MotorDirection == 1){
 8001f5c:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f5e:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d12c      	bne.n	8001fc0 <HAL_TIM_PeriodElapsedCallback+0x2d0>
					Motor[2].StepPosition++;
 8001f66:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	4a0d      	ldr	r2, [pc, #52]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001f70:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f74:	e02b      	b.n	8001fce <HAL_TIM_PeriodElapsedCallback+0x2de>
 8001f76:	bf00      	nop
 8001f78:	40010000 	.word	0x40010000
 8001f7c:	40014000 	.word	0x40014000
 8001f80:	20000394 	.word	0x20000394
 8001f84:	2000079c 	.word	0x2000079c
 8001f88:	20000584 	.word	0x20000584
 8001f8c:	0801265c 	.word	0x0801265c
 8001f90:	40014400 	.word	0x40014400
 8001f94:	20000398 	.word	0x20000398
 8001f98:	2000039c 	.word	0x2000039c
 8001f9c:	20000000 	.word	0x20000000
 8001fa0:	40020400 	.word	0x40020400
 8001fa4:	200008b0 	.word	0x200008b0
 8001fa8:	0801267c 	.word	0x0801267c
 8001fac:	200005cc 	.word	0x200005cc
 8001fb0:	20000910 	.word	0x20000910
 8001fb4:	40014800 	.word	0x40014800
 8001fb8:	200003a0 	.word	0x200003a0
 8001fbc:	200003a4 	.word	0x200003a4
					Motor[2].StepPosition--;
 8001fc0:	4b98      	ldr	r3, [pc, #608]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001fc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	4a96      	ldr	r2, [pc, #600]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001fca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
			if(Motor[2].StepPosition == Motor[2].TargetPosition){
 8001fce:	4b95      	ldr	r3, [pc, #596]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001fd0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8001fd4:	4b93      	ldr	r3, [pc, #588]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001fd6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d10e      	bne.n	8001ffc <HAL_TIM_PeriodElapsedCallback+0x30c>
				Motor[2].Status = 0;
 8001fde:	4b91      	ldr	r3, [pc, #580]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				printf("---Motor2 Steps Position:%ld---\r\n",Motor[2].StepPosition);
 8001fe6:	4b8f      	ldr	r3, [pc, #572]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001fe8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fec:	4619      	mov	r1, r3
 8001fee:	488e      	ldr	r0, [pc, #568]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8001ff0:	f00e fb04 	bl	80105fc <iprintf>
				HAL_TIM_Base_Stop_IT(&htim11);
 8001ff4:	488d      	ldr	r0, [pc, #564]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8001ff6:	f009 f9bb 	bl	800b370 <HAL_TIM_Base_Stop_IT>
 8001ffa:	e00b      	b.n	8002014 <HAL_TIM_PeriodElapsedCallback+0x324>
			else if (Motor[2].NumberofSteps <= 0){
 8001ffc:	4b89      	ldr	r3, [pc, #548]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8001ffe:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8002002:	2b00      	cmp	r3, #0
 8002004:	d106      	bne.n	8002014 <HAL_TIM_PeriodElapsedCallback+0x324>
				Motor[2].Status = 0;
 8002006:	4b87      	ldr	r3, [pc, #540]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002008:	2200      	movs	r2, #0
 800200a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				HAL_TIM_Base_Stop_IT(&htim11);
 800200e:	4887      	ldr	r0, [pc, #540]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8002010:	f009 f9ae 	bl	800b370 <HAL_TIM_Base_Stop_IT>
			if (Motor[2].NumberofSteps > Motor[2].NumberofSteps_StopAccel)
 8002014:	4b83      	ldr	r3, [pc, #524]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002016:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800201a:	4b82      	ldr	r3, [pc, #520]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 800201c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002020:	429a      	cmp	r2, r3
 8002022:	d910      	bls.n	8002046 <HAL_TIM_PeriodElapsedCallback+0x356>
				if(AccelDecelcount_TIM11 >= Motor[2].AccelerationTimeTMR)
 8002024:	4b7f      	ldr	r3, [pc, #508]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002026:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800202a:	4b81      	ldr	r3, [pc, #516]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x540>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	f200 84c8 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM11=0;
 8002034:	4b7e      	ldr	r3, [pc, #504]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[2]);
 800203a:	497e      	ldr	r1, [pc, #504]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x544>)
 800203c:	2001      	movs	r0, #1
 800203e:	f002 f99f 	bl	8004380 <AccelDecel>
}
 8002042:	f000 bcbf 	b.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
			else if (Motor[2].NumberofSteps < Motor[2].NumberofSteps_BeginDecel)
 8002046:	4b77      	ldr	r3, [pc, #476]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002048:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800204c:	4b75      	ldr	r3, [pc, #468]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 800204e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002052:	429a      	cmp	r2, r3
 8002054:	f080 84b6 	bcs.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
				if(AccelDecelcount_TIM11 >= Motor[2].DecelerationTimeTMR)
 8002058:	4b72      	ldr	r3, [pc, #456]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 800205a:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 800205e:	4b74      	ldr	r3, [pc, #464]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	429a      	cmp	r2, r3
 8002064:	f200 84ae 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM11=0;
 8002068:	4b71      	ldr	r3, [pc, #452]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x540>)
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[2]);
 800206e:	4971      	ldr	r1, [pc, #452]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x544>)
 8002070:	2002      	movs	r0, #2
 8002072:	f002 f985 	bl	8004380 <AccelDecel>
}
 8002076:	f000 bca5 	b.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
	else if (htim->Instance == TIM13)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a6e      	ldr	r2, [pc, #440]	; (8002238 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8002080:	4293      	cmp	r3, r2
 8002082:	f040 8128 	bne.w	80022d6 <HAL_TIM_PeriodElapsedCallback+0x5e6>
			timecount_TIM13++;
 8002086:	4b6d      	ldr	r3, [pc, #436]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	3301      	adds	r3, #1
 800208c:	4a6b      	ldr	r2, [pc, #428]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800208e:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM13++;
 8002090:	4b6b      	ldr	r3, [pc, #428]	; (8002240 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	3301      	adds	r3, #1
 8002096:	4a6a      	ldr	r2, [pc, #424]	; (8002240 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8002098:	6013      	str	r3, [r2, #0]
			if (DetectionTask_STATE == Cap0_Sample_State){
 800209a:	4b6a      	ldr	r3, [pc, #424]	; (8002244 <HAL_TIM_PeriodElapsedCallback+0x554>)
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	2b6f      	cmp	r3, #111	; 0x6f
 80020a0:	d16b      	bne.n	800217a <HAL_TIM_PeriodElapsedCallback+0x48a>
				switch (Follow_state){
 80020a2:	4b69      	ldr	r3, [pc, #420]	; (8002248 <HAL_TIM_PeriodElapsedCallback+0x558>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	d03a      	beq.n	8002120 <HAL_TIM_PeriodElapsedCallback+0x430>
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	f300 848a 	bgt.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d003      	beq.n	80020bc <HAL_TIM_PeriodElapsedCallback+0x3cc>
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d02e      	beq.n	8002116 <HAL_TIM_PeriodElapsedCallback+0x426>
}
 80020b8:	f000 bc84 	b.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					if(timecount_TIM13 <= Pluse_High){
 80020bc:	4b5f      	ldr	r3, [pc, #380]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	4b62      	ldr	r3, [pc, #392]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x55c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d806      	bhi.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0x3e6>
						Motorpluse3_High();
 80020c8:	2201      	movs	r2, #1
 80020ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020ce:	4860      	ldr	r0, [pc, #384]	; (8002250 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80020d0:	f006 f984 	bl	80083dc <HAL_GPIO_WritePin>
 80020d4:	e00b      	b.n	80020ee <HAL_TIM_PeriodElapsedCallback+0x3fe>
					else if(timecount_TIM13 > Pluse_High){
 80020d6:	4b59      	ldr	r3, [pc, #356]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	4b5c      	ldr	r3, [pc, #368]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x55c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d905      	bls.n	80020ee <HAL_TIM_PeriodElapsedCallback+0x3fe>
						Motorpluse3_Low();
 80020e2:	2200      	movs	r2, #0
 80020e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020e8:	4859      	ldr	r0, [pc, #356]	; (8002250 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80020ea:	f006 f977 	bl	80083dc <HAL_GPIO_WritePin>
					if(timecount_TIM13 >= Motor[3].StepperSpeedTMR){
 80020ee:	4b4d      	ldr	r3, [pc, #308]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80020f0:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 80020f4:	4b51      	ldr	r3, [pc, #324]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	f200 8460 	bhi.w	80029be <HAL_TIM_PeriodElapsedCallback+0xcce>
						timecount_TIM13 = 0 ;
 80020fe:	4b4f      	ldr	r3, [pc, #316]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
						Motor[3].StepPosition++;
 8002104:	4b47      	ldr	r3, [pc, #284]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002106:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800210a:	3301      	adds	r3, #1
 800210c:	4a45      	ldr	r2, [pc, #276]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 800210e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
					break;
 8002112:	f000 bc54 	b.w	80029be <HAL_TIM_PeriodElapsedCallback+0xcce>
					timecount_TIM13 = 0 ;
 8002116:	4b49      	ldr	r3, [pc, #292]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
					break;
 800211c:	f000 bc52 	b.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					if(timecount_TIM13 <= Pluse_High){
 8002120:	4b46      	ldr	r3, [pc, #280]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4b49      	ldr	r3, [pc, #292]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	429a      	cmp	r2, r3
 800212a:	d806      	bhi.n	800213a <HAL_TIM_PeriodElapsedCallback+0x44a>
						Motorpluse3_High();
 800212c:	2201      	movs	r2, #1
 800212e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002132:	4847      	ldr	r0, [pc, #284]	; (8002250 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8002134:	f006 f952 	bl	80083dc <HAL_GPIO_WritePin>
 8002138:	e00b      	b.n	8002152 <HAL_TIM_PeriodElapsedCallback+0x462>
					else if(timecount_TIM13 > Pluse_High){
 800213a:	4b40      	ldr	r3, [pc, #256]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	4b43      	ldr	r3, [pc, #268]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d905      	bls.n	8002152 <HAL_TIM_PeriodElapsedCallback+0x462>
						Motorpluse3_Low();
 8002146:	2200      	movs	r2, #0
 8002148:	f44f 7100 	mov.w	r1, #512	; 0x200
 800214c:	4840      	ldr	r0, [pc, #256]	; (8002250 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800214e:	f006 f945 	bl	80083dc <HAL_GPIO_WritePin>
					if(timecount_TIM13 >= Motor[3].StepperSpeedTMR){
 8002152:	4b34      	ldr	r3, [pc, #208]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002154:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8002158:	4b38      	ldr	r3, [pc, #224]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	429a      	cmp	r2, r3
 800215e:	f200 8430 	bhi.w	80029c2 <HAL_TIM_PeriodElapsedCallback+0xcd2>
						timecount_TIM13 = 0 ;
 8002162:	4b36      	ldr	r3, [pc, #216]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
							Motor[3].StepPosition--;
 8002168:	4b2e      	ldr	r3, [pc, #184]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 800216a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800216e:	3b01      	subs	r3, #1
 8002170:	4a2c      	ldr	r2, [pc, #176]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002172:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
					break;
 8002176:	f000 bc24 	b.w	80029c2 <HAL_TIM_PeriodElapsedCallback+0xcd2>
				if(timecount_TIM13 <= Pluse_High){
 800217a:	4b30      	ldr	r3, [pc, #192]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b33      	ldr	r3, [pc, #204]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d806      	bhi.n	8002194 <HAL_TIM_PeriodElapsedCallback+0x4a4>
					Motorpluse3_High();
 8002186:	2201      	movs	r2, #1
 8002188:	f44f 7100 	mov.w	r1, #512	; 0x200
 800218c:	4830      	ldr	r0, [pc, #192]	; (8002250 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800218e:	f006 f925 	bl	80083dc <HAL_GPIO_WritePin>
 8002192:	e00b      	b.n	80021ac <HAL_TIM_PeriodElapsedCallback+0x4bc>
				else if(timecount_TIM13 > Pluse_High){
 8002194:	4b29      	ldr	r3, [pc, #164]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4b2c      	ldr	r3, [pc, #176]	; (800224c <HAL_TIM_PeriodElapsedCallback+0x55c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	429a      	cmp	r2, r3
 800219e:	d905      	bls.n	80021ac <HAL_TIM_PeriodElapsedCallback+0x4bc>
					Motorpluse3_Low();
 80021a0:	2200      	movs	r2, #0
 80021a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021a6:	482a      	ldr	r0, [pc, #168]	; (8002250 <HAL_TIM_PeriodElapsedCallback+0x560>)
 80021a8:	f006 f918 	bl	80083dc <HAL_GPIO_WritePin>
				if(timecount_TIM13 >= Motor[3].StepperSpeedTMR){
 80021ac:	4b1d      	ldr	r3, [pc, #116]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021ae:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 80021b2:	4b22      	ldr	r3, [pc, #136]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d81d      	bhi.n	80021f6 <HAL_TIM_PeriodElapsedCallback+0x506>
					timecount_TIM13 = 0 ;
 80021ba:	4b20      	ldr	r3, [pc, #128]	; (800223c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
					Motor[3].NumberofSteps--;
 80021c0:	4b18      	ldr	r3, [pc, #96]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021c2:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 80021c6:	3b01      	subs	r3, #1
 80021c8:	4a16      	ldr	r2, [pc, #88]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021ca:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
					if (Motor[3].MotorDirection == 1){
 80021ce:	4b15      	ldr	r3, [pc, #84]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021d0:	f893 3141 	ldrb.w	r3, [r3, #321]	; 0x141
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d107      	bne.n	80021e8 <HAL_TIM_PeriodElapsedCallback+0x4f8>
						Motor[3].StepPosition++;
 80021d8:	4b12      	ldr	r3, [pc, #72]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021da:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80021de:	3301      	adds	r3, #1
 80021e0:	4a10      	ldr	r2, [pc, #64]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021e2:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80021e6:	e006      	b.n	80021f6 <HAL_TIM_PeriodElapsedCallback+0x506>
						Motor[3].StepPosition--;
 80021e8:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021ea:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80021ee:	3b01      	subs	r3, #1
 80021f0:	4a0c      	ldr	r2, [pc, #48]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021f2:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
				if(Motor[3].StepPosition == Motor[3].TargetPosition){
 80021f6:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021f8:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 80021fc:	4b09      	ldr	r3, [pc, #36]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 80021fe:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8002202:	429a      	cmp	r2, r3
 8002204:	d12a      	bne.n	800225c <HAL_TIM_PeriodElapsedCallback+0x56c>
					Motor[3].Status = 0;
 8002206:	4b07      	ldr	r3, [pc, #28]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
					printf("---Motor3 Steps Position:%ld---\r\n",Motor[3].StepPosition);
 800220e:	4b05      	ldr	r3, [pc, #20]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8002210:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002214:	4619      	mov	r1, r3
 8002216:	480f      	ldr	r0, [pc, #60]	; (8002254 <HAL_TIM_PeriodElapsedCallback+0x564>)
 8002218:	f00e f9f0 	bl	80105fc <iprintf>
					HAL_TIM_Base_Stop_IT(&htim13);
 800221c:	480e      	ldr	r0, [pc, #56]	; (8002258 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800221e:	f009 f8a7 	bl	800b370 <HAL_TIM_Base_Stop_IT>
 8002222:	e027      	b.n	8002274 <HAL_TIM_PeriodElapsedCallback+0x584>
 8002224:	200008b0 	.word	0x200008b0
 8002228:	080126a0 	.word	0x080126a0
 800222c:	20000614 	.word	0x20000614
 8002230:	200003a4 	.word	0x200003a4
 8002234:	20000970 	.word	0x20000970
 8002238:	40001c00 	.word	0x40001c00
 800223c:	200003a8 	.word	0x200003a8
 8002240:	200003ac 	.word	0x200003ac
 8002244:	20000c71 	.word	0x20000c71
 8002248:	20000c70 	.word	0x20000c70
 800224c:	20000000 	.word	0x20000000
 8002250:	40020400 	.word	0x40020400
 8002254:	080126c4 	.word	0x080126c4
 8002258:	200006a4 	.word	0x200006a4
				else if (Motor[3].NumberofSteps <= 0){
 800225c:	4b9f      	ldr	r3, [pc, #636]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800225e:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8002262:	2b00      	cmp	r3, #0
 8002264:	d106      	bne.n	8002274 <HAL_TIM_PeriodElapsedCallback+0x584>
					Motor[3].Status = 0;
 8002266:	4b9d      	ldr	r3, [pc, #628]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
					HAL_TIM_Base_Stop_IT(&htim13);
 800226e:	489c      	ldr	r0, [pc, #624]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8002270:	f009 f87e 	bl	800b370 <HAL_TIM_Base_Stop_IT>
				if (Motor[3].NumberofSteps > Motor[3].NumberofSteps_StopAccel){
 8002274:	4b99      	ldr	r3, [pc, #612]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002276:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 800227a:	4b98      	ldr	r3, [pc, #608]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800227c:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8002280:	429a      	cmp	r2, r3
 8002282:	d90f      	bls.n	80022a4 <HAL_TIM_PeriodElapsedCallback+0x5b4>
					if(AccelDecelcount_TIM13 >= Motor[3].AccelerationTimeTMR){
 8002284:	4b95      	ldr	r3, [pc, #596]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002286:	f8d3 2178 	ldr.w	r2, [r3, #376]	; 0x178
 800228a:	4b96      	ldr	r3, [pc, #600]	; (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	429a      	cmp	r2, r3
 8002290:	f200 8398 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
						AccelDecelcount_TIM13=0;
 8002294:	4b93      	ldr	r3, [pc, #588]	; (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
						AccelDecel(ACCEL,&Motor[3]);
 800229a:	4993      	ldr	r1, [pc, #588]	; (80024e8 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 800229c:	2001      	movs	r0, #1
 800229e:	f002 f86f 	bl	8004380 <AccelDecel>
}
 80022a2:	e38f      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
				else if (Motor[3].NumberofSteps < Motor[3].NumberofSteps_BeginDecel){
 80022a4:	4b8d      	ldr	r3, [pc, #564]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80022a6:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 80022aa:	4b8c      	ldr	r3, [pc, #560]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80022ac:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80022b0:	429a      	cmp	r2, r3
 80022b2:	f080 8387 	bcs.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					if(AccelDecelcount_TIM13 >= Motor[3].DecelerationTimeTMR){
 80022b6:	4b89      	ldr	r3, [pc, #548]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80022b8:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 80022bc:	4b89      	ldr	r3, [pc, #548]	; (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	f200 837f 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
						AccelDecelcount_TIM13=0;
 80022c6:	4b87      	ldr	r3, [pc, #540]	; (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
						AccelDecel(DECEL,&Motor[3]);
 80022cc:	4986      	ldr	r1, [pc, #536]	; (80024e8 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 80022ce:	2002      	movs	r0, #2
 80022d0:	f002 f856 	bl	8004380 <AccelDecel>
}
 80022d4:	e376      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
	else if (htim->Instance == TIM14)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a84      	ldr	r2, [pc, #528]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	f040 8093 	bne.w	8002408 <HAL_TIM_PeriodElapsedCallback+0x718>
			timecount_TIM14++;
 80022e2:	4b83      	ldr	r3, [pc, #524]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0x800>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	3301      	adds	r3, #1
 80022e8:	4a81      	ldr	r2, [pc, #516]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0x800>)
 80022ea:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM14++;
 80022ec:	4b81      	ldr	r3, [pc, #516]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0x804>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	3301      	adds	r3, #1
 80022f2:	4a80      	ldr	r2, [pc, #512]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0x804>)
 80022f4:	6013      	str	r3, [r2, #0]
			if(timecount_TIM14 <= Pluse_High)
 80022f6:	4b7e      	ldr	r3, [pc, #504]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0x800>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	4b7f      	ldr	r3, [pc, #508]	; (80024f8 <HAL_TIM_PeriodElapsedCallback+0x808>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d805      	bhi.n	800230e <HAL_TIM_PeriodElapsedCallback+0x61e>
				Motorpluse4_High();
 8002302:	2201      	movs	r2, #1
 8002304:	2104      	movs	r1, #4
 8002306:	487d      	ldr	r0, [pc, #500]	; (80024fc <HAL_TIM_PeriodElapsedCallback+0x80c>)
 8002308:	f006 f868 	bl	80083dc <HAL_GPIO_WritePin>
 800230c:	e00a      	b.n	8002324 <HAL_TIM_PeriodElapsedCallback+0x634>
			else if(timecount_TIM14 > Pluse_High)
 800230e:	4b78      	ldr	r3, [pc, #480]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4b79      	ldr	r3, [pc, #484]	; (80024f8 <HAL_TIM_PeriodElapsedCallback+0x808>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	429a      	cmp	r2, r3
 8002318:	d904      	bls.n	8002324 <HAL_TIM_PeriodElapsedCallback+0x634>
				Motorpluse4_Low();
 800231a:	2200      	movs	r2, #0
 800231c:	2104      	movs	r1, #4
 800231e:	4877      	ldr	r0, [pc, #476]	; (80024fc <HAL_TIM_PeriodElapsedCallback+0x80c>)
 8002320:	f006 f85c 	bl	80083dc <HAL_GPIO_WritePin>
			if(timecount_TIM14 >= Motor[4].StepperSpeedTMR)
 8002324:	4b6d      	ldr	r3, [pc, #436]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002326:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 800232a:	4b71      	ldr	r3, [pc, #452]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	429a      	cmp	r2, r3
 8002330:	d81d      	bhi.n	800236e <HAL_TIM_PeriodElapsedCallback+0x67e>
				timecount_TIM14 = 0 ;
 8002332:	4b6f      	ldr	r3, [pc, #444]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
				Motor[4].NumberofSteps--;
 8002338:	4b68      	ldr	r3, [pc, #416]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800233a:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800233e:	3b01      	subs	r3, #1
 8002340:	4a66      	ldr	r2, [pc, #408]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002342:	f8c2 31cc 	str.w	r3, [r2, #460]	; 0x1cc
				if (Motor[4].MotorDirection == 1){
 8002346:	4b65      	ldr	r3, [pc, #404]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002348:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 800234c:	2b01      	cmp	r3, #1
 800234e:	d107      	bne.n	8002360 <HAL_TIM_PeriodElapsedCallback+0x670>
					Motor[4].StepPosition++;
 8002350:	4b62      	ldr	r3, [pc, #392]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002352:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002356:	3301      	adds	r3, #1
 8002358:	4a60      	ldr	r2, [pc, #384]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800235a:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
 800235e:	e006      	b.n	800236e <HAL_TIM_PeriodElapsedCallback+0x67e>
					Motor[4].StepPosition--;
 8002360:	4b5e      	ldr	r3, [pc, #376]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002362:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8002366:	3b01      	subs	r3, #1
 8002368:	4a5c      	ldr	r2, [pc, #368]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800236a:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
			if(Motor[4].StepPosition == Motor[4].TargetPosition)
 800236e:	4b5b      	ldr	r3, [pc, #364]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002370:	f8d3 21a8 	ldr.w	r2, [r3, #424]	; 0x1a8
 8002374:	4b59      	ldr	r3, [pc, #356]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002376:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 800237a:	429a      	cmp	r2, r3
 800237c:	d107      	bne.n	800238e <HAL_TIM_PeriodElapsedCallback+0x69e>
				Motor[4].Status = 0;
 800237e:	4b57      	ldr	r3, [pc, #348]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002380:	2200      	movs	r2, #0
 8002382:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
				HAL_TIM_Base_Stop_IT(&htim14);
 8002386:	485e      	ldr	r0, [pc, #376]	; (8002500 <HAL_TIM_PeriodElapsedCallback+0x810>)
 8002388:	f008 fff2 	bl	800b370 <HAL_TIM_Base_Stop_IT>
 800238c:	e00b      	b.n	80023a6 <HAL_TIM_PeriodElapsedCallback+0x6b6>
			else if (Motor[4].NumberofSteps <= 0){
 800238e:	4b53      	ldr	r3, [pc, #332]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002390:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 8002394:	2b00      	cmp	r3, #0
 8002396:	d106      	bne.n	80023a6 <HAL_TIM_PeriodElapsedCallback+0x6b6>
				Motor[4].Status = 0;
 8002398:	4b50      	ldr	r3, [pc, #320]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800239a:	2200      	movs	r2, #0
 800239c:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
				HAL_TIM_Base_Stop_IT(&htim14);
 80023a0:	4857      	ldr	r0, [pc, #348]	; (8002500 <HAL_TIM_PeriodElapsedCallback+0x810>)
 80023a2:	f008 ffe5 	bl	800b370 <HAL_TIM_Base_Stop_IT>
			if (Motor[4].NumberofSteps > Motor[4].NumberofSteps_StopAccel)
 80023a6:	4b4d      	ldr	r3, [pc, #308]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80023a8:	f8d3 21cc 	ldr.w	r2, [r3, #460]	; 0x1cc
 80023ac:	4b4b      	ldr	r3, [pc, #300]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80023ae:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d90f      	bls.n	80023d6 <HAL_TIM_PeriodElapsedCallback+0x6e6>
				if(AccelDecelcount_TIM14 >= Motor[4].AccelerationTimeTMR)
 80023b6:	4b49      	ldr	r3, [pc, #292]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80023b8:	f8d3 21d8 	ldr.w	r2, [r3, #472]	; 0x1d8
 80023bc:	4b4d      	ldr	r3, [pc, #308]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0x804>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	f200 82ff 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM14=0;
 80023c6:	4b4b      	ldr	r3, [pc, #300]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0x804>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[4]);
 80023cc:	494d      	ldr	r1, [pc, #308]	; (8002504 <HAL_TIM_PeriodElapsedCallback+0x814>)
 80023ce:	2001      	movs	r0, #1
 80023d0:	f001 ffd6 	bl	8004380 <AccelDecel>
}
 80023d4:	e2f6      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
			else if (Motor[4].NumberofSteps < Motor[4].NumberofSteps_BeginDecel)
 80023d6:	4b41      	ldr	r3, [pc, #260]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80023d8:	f8d3 21cc 	ldr.w	r2, [r3, #460]	; 0x1cc
 80023dc:	4b3f      	ldr	r3, [pc, #252]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80023de:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 80023e2:	429a      	cmp	r2, r3
 80023e4:	f080 82ee 	bcs.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
				if(AccelDecelcount_TIM14 >= Motor[4].DecelerationTimeTMR)
 80023e8:	4b3c      	ldr	r3, [pc, #240]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80023ea:	f8d3 21dc 	ldr.w	r2, [r3, #476]	; 0x1dc
 80023ee:	4b41      	ldr	r3, [pc, #260]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0x804>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	f200 82e6 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM14=0;
 80023f8:	4b3e      	ldr	r3, [pc, #248]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0x804>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[4]);
 80023fe:	4941      	ldr	r1, [pc, #260]	; (8002504 <HAL_TIM_PeriodElapsedCallback+0x814>)
 8002400:	2002      	movs	r0, #2
 8002402:	f001 ffbd 	bl	8004380 <AccelDecel>
}
 8002406:	e2dd      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
	else if (htim->Instance == TIM6)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a3e      	ldr	r2, [pc, #248]	; (8002508 <HAL_TIM_PeriodElapsedCallback+0x818>)
 800240e:	4293      	cmp	r3, r2
 8002410:	f040 80fb 	bne.w	800260a <HAL_TIM_PeriodElapsedCallback+0x91a>
			timecount_TIM6++;
 8002414:	4b3d      	ldr	r3, [pc, #244]	; (800250c <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	3301      	adds	r3, #1
 800241a:	4a3c      	ldr	r2, [pc, #240]	; (800250c <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800241c:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM6++;
 800241e:	4b3c      	ldr	r3, [pc, #240]	; (8002510 <HAL_TIM_PeriodElapsedCallback+0x820>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	3301      	adds	r3, #1
 8002424:	4a3a      	ldr	r2, [pc, #232]	; (8002510 <HAL_TIM_PeriodElapsedCallback+0x820>)
 8002426:	6013      	str	r3, [r2, #0]
			if(timecount_TIM6 >= Motor[5].StepperSpeedTMR)
 8002428:	4b2c      	ldr	r3, [pc, #176]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800242a:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 800242e:	4b37      	ldr	r3, [pc, #220]	; (800250c <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	f200 8091 	bhi.w	800255a <HAL_TIM_PeriodElapsedCallback+0x86a>
				timecount_TIM6 = 0 ;
 8002438:	4b34      	ldr	r3, [pc, #208]	; (800250c <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
				if (Motor[5].MotorDirection == 1){
 800243e:	4b27      	ldr	r3, [pc, #156]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8002440:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8002444:	2b01      	cmp	r3, #1
 8002446:	d127      	bne.n	8002498 <HAL_TIM_PeriodElapsedCallback+0x7a8>
					switch ( Motor5_State )
 8002448:	4b32      	ldr	r3, [pc, #200]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	3b01      	subs	r3, #1
 800244e:	2b03      	cmp	r3, #3
 8002450:	d868      	bhi.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
 8002452:	a201      	add	r2, pc, #4	; (adr r2, 8002458 <HAL_TIM_PeriodElapsedCallback+0x768>)
 8002454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002458:	08002469 	.word	0x08002469
 800245c:	08002475 	.word	0x08002475
 8002460:	08002481 	.word	0x08002481
 8002464:	0800248d 	.word	0x0800248d
						Motor5_AB();
 8002468:	f001 fd80 	bl	8003f6c <Motor5_AB>
						Motor5_State = 2 ;
 800246c:	4b29      	ldr	r3, [pc, #164]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 800246e:	2202      	movs	r2, #2
 8002470:	701a      	strb	r2, [r3, #0]
						break;
 8002472:	e057      	b.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
						Motor5_Ab();
 8002474:	f001 fdd4 	bl	8004020 <Motor5_Ab>
						Motor5_State = 3 ;
 8002478:	4b26      	ldr	r3, [pc, #152]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 800247a:	2203      	movs	r2, #3
 800247c:	701a      	strb	r2, [r3, #0]
						break;
 800247e:	e051      	b.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
						Motor5_ab();
 8002480:	f001 fdb0 	bl	8003fe4 <Motor5_ab>
						Motor5_State = 4 ;
 8002484:	4b23      	ldr	r3, [pc, #140]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 8002486:	2204      	movs	r2, #4
 8002488:	701a      	strb	r2, [r3, #0]
						break;
 800248a:	e04b      	b.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
						Motor5_aB();
 800248c:	f001 fd8c 	bl	8003fa8 <Motor5_aB>
						Motor5_State = 1 ;
 8002490:	4b20      	ldr	r3, [pc, #128]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 8002492:	2201      	movs	r2, #1
 8002494:	701a      	strb	r2, [r3, #0]
						break;
 8002496:	e045      	b.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
					switch ( Motor5_State )
 8002498:	4b1e      	ldr	r3, [pc, #120]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	3b01      	subs	r3, #1
 800249e:	2b03      	cmp	r3, #3
 80024a0:	d840      	bhi.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
 80024a2:	a201      	add	r2, pc, #4	; (adr r2, 80024a8 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 80024a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a8:	080024b9 	.word	0x080024b9
 80024ac:	080024c5 	.word	0x080024c5
 80024b0:	080024d1 	.word	0x080024d1
 80024b4:	08002519 	.word	0x08002519
						Motor5_AB();
 80024b8:	f001 fd58 	bl	8003f6c <Motor5_AB>
						Motor5_State = 2 ;
 80024bc:	4b15      	ldr	r3, [pc, #84]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 80024be:	2202      	movs	r2, #2
 80024c0:	701a      	strb	r2, [r3, #0]
						break;
 80024c2:	e02f      	b.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
						Motor5_aB();
 80024c4:	f001 fd70 	bl	8003fa8 <Motor5_aB>
						Motor5_State = 3 ;
 80024c8:	4b12      	ldr	r3, [pc, #72]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 80024ca:	2203      	movs	r2, #3
 80024cc:	701a      	strb	r2, [r3, #0]
						break;
 80024ce:	e029      	b.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
						Motor5_ab();
 80024d0:	f001 fd88 	bl	8003fe4 <Motor5_ab>
						Motor5_State = 4 ;
 80024d4:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0x824>)
 80024d6:	2204      	movs	r2, #4
 80024d8:	701a      	strb	r2, [r3, #0]
						break;
 80024da:	e023      	b.n	8002524 <HAL_TIM_PeriodElapsedCallback+0x834>
 80024dc:	200008b0 	.word	0x200008b0
 80024e0:	200006a4 	.word	0x200006a4
 80024e4:	200003ac 	.word	0x200003ac
 80024e8:	200009d0 	.word	0x200009d0
 80024ec:	40002000 	.word	0x40002000
 80024f0:	200003b0 	.word	0x200003b0
 80024f4:	200003b4 	.word	0x200003b4
 80024f8:	20000000 	.word	0x20000000
 80024fc:	40021000 	.word	0x40021000
 8002500:	200006ec 	.word	0x200006ec
 8002504:	20000a30 	.word	0x20000a30
 8002508:	40001000 	.word	0x40001000
 800250c:	200003b8 	.word	0x200003b8
 8002510:	200003bc 	.word	0x200003bc
 8002514:	20000004 	.word	0x20000004
						Motor5_Ab();
 8002518:	f001 fd82 	bl	8004020 <Motor5_Ab>
						Motor5_State = 1 ;
 800251c:	4bac      	ldr	r3, [pc, #688]	; (80027d0 <HAL_TIM_PeriodElapsedCallback+0xae0>)
 800251e:	2201      	movs	r2, #1
 8002520:	701a      	strb	r2, [r3, #0]
						break;
 8002522:	bf00      	nop
				Motor[5].NumberofSteps--;
 8002524:	4bab      	ldr	r3, [pc, #684]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002526:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800252a:	3b01      	subs	r3, #1
 800252c:	4aa9      	ldr	r2, [pc, #676]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800252e:	f8c2 322c 	str.w	r3, [r2, #556]	; 0x22c
				if (Motor[5].MotorDirection == 1){
 8002532:	4ba8      	ldr	r3, [pc, #672]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002534:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8002538:	2b01      	cmp	r3, #1
 800253a:	d107      	bne.n	800254c <HAL_TIM_PeriodElapsedCallback+0x85c>
					Motor[5].StepPosition++;
 800253c:	4ba5      	ldr	r3, [pc, #660]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800253e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002542:	3301      	adds	r3, #1
 8002544:	4aa3      	ldr	r2, [pc, #652]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002546:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
 800254a:	e006      	b.n	800255a <HAL_TIM_PeriodElapsedCallback+0x86a>
					Motor[5].StepPosition--;
 800254c:	4ba1      	ldr	r3, [pc, #644]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800254e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002552:	3b01      	subs	r3, #1
 8002554:	4a9f      	ldr	r2, [pc, #636]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002556:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
			if(Motor[5].StepPosition == Motor[5].TargetPosition){
 800255a:	4b9e      	ldr	r3, [pc, #632]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800255c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8002560:	4b9c      	ldr	r3, [pc, #624]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002562:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002566:	429a      	cmp	r2, r3
 8002568:	d110      	bne.n	800258c <HAL_TIM_PeriodElapsedCallback+0x89c>
				Motor[5].Status = 0;
 800256a:	4b9a      	ldr	r3, [pc, #616]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800256c:	2200      	movs	r2, #0
 800256e:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
				Motor5_Release();
 8002572:	f001 fd73 	bl	800405c <Motor5_Release>
				printf("---Motor5 Steps Position:%ld---\r\n",Motor[5].StepPosition);
 8002576:	4b97      	ldr	r3, [pc, #604]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002578:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800257c:	4619      	mov	r1, r3
 800257e:	4896      	ldr	r0, [pc, #600]	; (80027d8 <HAL_TIM_PeriodElapsedCallback+0xae8>)
 8002580:	f00e f83c 	bl	80105fc <iprintf>
				HAL_TIM_Base_Stop_IT(&htim6);
 8002584:	4895      	ldr	r0, [pc, #596]	; (80027dc <HAL_TIM_PeriodElapsedCallback+0xaec>)
 8002586:	f008 fef3 	bl	800b370 <HAL_TIM_Base_Stop_IT>
 800258a:	e00d      	b.n	80025a8 <HAL_TIM_PeriodElapsedCallback+0x8b8>
			else if (Motor[5].NumberofSteps <= 0){
 800258c:	4b91      	ldr	r3, [pc, #580]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800258e:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8002592:	2b00      	cmp	r3, #0
 8002594:	d108      	bne.n	80025a8 <HAL_TIM_PeriodElapsedCallback+0x8b8>
				Motor[5].Status = 0;
 8002596:	4b8f      	ldr	r3, [pc, #572]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
				Motor5_Release();
 800259e:	f001 fd5d 	bl	800405c <Motor5_Release>
				HAL_TIM_Base_Stop_IT(&htim6);
 80025a2:	488e      	ldr	r0, [pc, #568]	; (80027dc <HAL_TIM_PeriodElapsedCallback+0xaec>)
 80025a4:	f008 fee4 	bl	800b370 <HAL_TIM_Base_Stop_IT>
			if (Motor[5].NumberofSteps > Motor[5].NumberofSteps_StopAccel){
 80025a8:	4b8a      	ldr	r3, [pc, #552]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80025aa:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80025ae:	4b89      	ldr	r3, [pc, #548]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80025b0:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d90f      	bls.n	80025d8 <HAL_TIM_PeriodElapsedCallback+0x8e8>
				if(AccelDecelcount_TIM6 >= Motor[5].AccelerationTimeTMR){
 80025b8:	4b86      	ldr	r3, [pc, #536]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80025ba:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 80025be:	4b88      	ldr	r3, [pc, #544]	; (80027e0 <HAL_TIM_PeriodElapsedCallback+0xaf0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	f200 81fe 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM6=0;
 80025c8:	4b85      	ldr	r3, [pc, #532]	; (80027e0 <HAL_TIM_PeriodElapsedCallback+0xaf0>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[5]);
 80025ce:	4985      	ldr	r1, [pc, #532]	; (80027e4 <HAL_TIM_PeriodElapsedCallback+0xaf4>)
 80025d0:	2001      	movs	r0, #1
 80025d2:	f001 fed5 	bl	8004380 <AccelDecel>
}
 80025d6:	e1f5      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
			else if (Motor[5].NumberofSteps < Motor[5].NumberofSteps_BeginDecel){
 80025d8:	4b7e      	ldr	r3, [pc, #504]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80025da:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80025de:	4b7d      	ldr	r3, [pc, #500]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80025e0:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 80025e4:	429a      	cmp	r2, r3
 80025e6:	f080 81ed 	bcs.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
				if(AccelDecelcount_TIM6 >= Motor[5].DecelerationTimeTMR){
 80025ea:	4b7a      	ldr	r3, [pc, #488]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80025ec:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 80025f0:	4b7b      	ldr	r3, [pc, #492]	; (80027e0 <HAL_TIM_PeriodElapsedCallback+0xaf0>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	f200 81e5 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM6=0;
 80025fa:	4b79      	ldr	r3, [pc, #484]	; (80027e0 <HAL_TIM_PeriodElapsedCallback+0xaf0>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[5]);
 8002600:	4978      	ldr	r1, [pc, #480]	; (80027e4 <HAL_TIM_PeriodElapsedCallback+0xaf4>)
 8002602:	2002      	movs	r0, #2
 8002604:	f001 febc 	bl	8004380 <AccelDecel>
}
 8002608:	e1dc      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
	else if (htim->Instance == TIM7)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a76      	ldr	r2, [pc, #472]	; (80027e8 <HAL_TIM_PeriodElapsedCallback+0xaf8>)
 8002610:	4293      	cmp	r3, r2
 8002612:	f040 80f7 	bne.w	8002804 <HAL_TIM_PeriodElapsedCallback+0xb14>
			timecount_TIM7++;
 8002616:	4b75      	ldr	r3, [pc, #468]	; (80027ec <HAL_TIM_PeriodElapsedCallback+0xafc>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	3301      	adds	r3, #1
 800261c:	4a73      	ldr	r2, [pc, #460]	; (80027ec <HAL_TIM_PeriodElapsedCallback+0xafc>)
 800261e:	6013      	str	r3, [r2, #0]
			AccelDecelcount_TIM7++;
 8002620:	4b73      	ldr	r3, [pc, #460]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0xb00>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	3301      	adds	r3, #1
 8002626:	4a72      	ldr	r2, [pc, #456]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0xb00>)
 8002628:	6013      	str	r3, [r2, #0]
			if(timecount_TIM7 >= Motor[6].StepperSpeedTMR)
 800262a:	4b6a      	ldr	r3, [pc, #424]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800262c:	f8d3 2288 	ldr.w	r2, [r3, #648]	; 0x288
 8002630:	4b6e      	ldr	r3, [pc, #440]	; (80027ec <HAL_TIM_PeriodElapsedCallback+0xafc>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	429a      	cmp	r2, r3
 8002636:	d873      	bhi.n	8002720 <HAL_TIM_PeriodElapsedCallback+0xa30>
				timecount_TIM7 = 0 ;
 8002638:	4b6c      	ldr	r3, [pc, #432]	; (80027ec <HAL_TIM_PeriodElapsedCallback+0xafc>)
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
				Motor[6].NumberofSteps--;
 800263e:	4b65      	ldr	r3, [pc, #404]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002640:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8002644:	3b01      	subs	r3, #1
 8002646:	4a63      	ldr	r2, [pc, #396]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002648:	f8c2 328c 	str.w	r3, [r2, #652]	; 0x28c
				if (Motor[6].MotorDirection == 1){
 800264c:	4b61      	ldr	r3, [pc, #388]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800264e:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8002652:	2b01      	cmp	r3, #1
 8002654:	d128      	bne.n	80026a8 <HAL_TIM_PeriodElapsedCallback+0x9b8>
					switch ( Motor6_State )
 8002656:	4b67      	ldr	r3, [pc, #412]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	3b01      	subs	r3, #1
 800265c:	2b03      	cmp	r3, #3
 800265e:	d84b      	bhi.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
 8002660:	a201      	add	r2, pc, #4	; (adr r2, 8002668 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8002662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002666:	bf00      	nop
 8002668:	08002679 	.word	0x08002679
 800266c:	08002685 	.word	0x08002685
 8002670:	08002691 	.word	0x08002691
 8002674:	0800269d 	.word	0x0800269d
						Motor6_AB();
 8002678:	f001 fd0e 	bl	8004098 <Motor6_AB>
						Motor6_State = 2 ;
 800267c:	4b5d      	ldr	r3, [pc, #372]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 800267e:	2202      	movs	r2, #2
 8002680:	701a      	strb	r2, [r3, #0]
						break;
 8002682:	e039      	b.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
						Motor6_Ab();
 8002684:	f001 fd62 	bl	800414c <Motor6_Ab>
						Motor6_State = 3 ;
 8002688:	4b5a      	ldr	r3, [pc, #360]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 800268a:	2203      	movs	r2, #3
 800268c:	701a      	strb	r2, [r3, #0]
						break;
 800268e:	e033      	b.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
						Motor6_ab();
 8002690:	f001 fd3e 	bl	8004110 <Motor6_ab>
						Motor6_State = 4 ;
 8002694:	4b57      	ldr	r3, [pc, #348]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 8002696:	2204      	movs	r2, #4
 8002698:	701a      	strb	r2, [r3, #0]
						break;
 800269a:	e02d      	b.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
						Motor6_aB();
 800269c:	f001 fd1a 	bl	80040d4 <Motor6_aB>
						Motor6_State = 1 ;
 80026a0:	4b54      	ldr	r3, [pc, #336]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	701a      	strb	r2, [r3, #0]
						break;
 80026a6:	e027      	b.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
					switch ( Motor6_State )
 80026a8:	4b52      	ldr	r3, [pc, #328]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	3b01      	subs	r3, #1
 80026ae:	2b03      	cmp	r3, #3
 80026b0:	d822      	bhi.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
 80026b2:	a201      	add	r2, pc, #4	; (adr r2, 80026b8 <HAL_TIM_PeriodElapsedCallback+0x9c8>)
 80026b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b8:	080026c9 	.word	0x080026c9
 80026bc:	080026d5 	.word	0x080026d5
 80026c0:	080026e1 	.word	0x080026e1
 80026c4:	080026ed 	.word	0x080026ed
						Motor6_AB();
 80026c8:	f001 fce6 	bl	8004098 <Motor6_AB>
						Motor6_State = 2 ;
 80026cc:	4b49      	ldr	r3, [pc, #292]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 80026ce:	2202      	movs	r2, #2
 80026d0:	701a      	strb	r2, [r3, #0]
						break;
 80026d2:	e011      	b.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
						Motor6_aB();
 80026d4:	f001 fcfe 	bl	80040d4 <Motor6_aB>
						Motor6_State = 3 ;
 80026d8:	4b46      	ldr	r3, [pc, #280]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 80026da:	2203      	movs	r2, #3
 80026dc:	701a      	strb	r2, [r3, #0]
						break;
 80026de:	e00b      	b.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
						Motor6_ab();
 80026e0:	f001 fd16 	bl	8004110 <Motor6_ab>
						Motor6_State = 4 ;
 80026e4:	4b43      	ldr	r3, [pc, #268]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 80026e6:	2204      	movs	r2, #4
 80026e8:	701a      	strb	r2, [r3, #0]
						break;
 80026ea:	e005      	b.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xa08>
						Motor6_Ab();
 80026ec:	f001 fd2e 	bl	800414c <Motor6_Ab>
						Motor6_State = 1 ;
 80026f0:	4b40      	ldr	r3, [pc, #256]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	701a      	strb	r2, [r3, #0]
						break;
 80026f6:	bf00      	nop
				if (Motor[6].MotorDirection == 1){
 80026f8:	4b36      	ldr	r3, [pc, #216]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80026fa:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d107      	bne.n	8002712 <HAL_TIM_PeriodElapsedCallback+0xa22>
					Motor[6].StepPosition++;
 8002702:	4b34      	ldr	r3, [pc, #208]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002704:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8002708:	3301      	adds	r3, #1
 800270a:	4a32      	ldr	r2, [pc, #200]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800270c:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
 8002710:	e006      	b.n	8002720 <HAL_TIM_PeriodElapsedCallback+0xa30>
					Motor[6].StepPosition--;
 8002712:	4b30      	ldr	r3, [pc, #192]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002714:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8002718:	3b01      	subs	r3, #1
 800271a:	4a2e      	ldr	r2, [pc, #184]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800271c:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
			if(Motor[6].StepPosition == Motor[6].TargetPosition){
 8002720:	4b2c      	ldr	r3, [pc, #176]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002722:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8002726:	4b2b      	ldr	r3, [pc, #172]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002728:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800272c:	429a      	cmp	r2, r3
 800272e:	d110      	bne.n	8002752 <HAL_TIM_PeriodElapsedCallback+0xa62>
				Motor[6].Status = 0;
 8002730:	4b28      	ldr	r3, [pc, #160]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
				Motor6_Release();
 8002738:	f001 fd26 	bl	8004188 <Motor6_Release>
				printf("---Motor[6] Steps Position:%ld---\r\n",Motor[6].StepPosition);
 800273c:	4b25      	ldr	r3, [pc, #148]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800273e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8002742:	4619      	mov	r1, r3
 8002744:	482c      	ldr	r0, [pc, #176]	; (80027f8 <HAL_TIM_PeriodElapsedCallback+0xb08>)
 8002746:	f00d ff59 	bl	80105fc <iprintf>
				HAL_TIM_Base_Stop_IT(&htim7);
 800274a:	482c      	ldr	r0, [pc, #176]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0xb0c>)
 800274c:	f008 fe10 	bl	800b370 <HAL_TIM_Base_Stop_IT>
 8002750:	e00d      	b.n	800276e <HAL_TIM_PeriodElapsedCallback+0xa7e>
			else if (Motor[6].NumberofSteps <= 0){
 8002752:	4b20      	ldr	r3, [pc, #128]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002754:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8002758:	2b00      	cmp	r3, #0
 800275a:	d108      	bne.n	800276e <HAL_TIM_PeriodElapsedCallback+0xa7e>
				Motor[6].Status = 0;
 800275c:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
				Motor6_Release();
 8002764:	f001 fd10 	bl	8004188 <Motor6_Release>
				HAL_TIM_Base_Stop_IT(&htim7);
 8002768:	4824      	ldr	r0, [pc, #144]	; (80027fc <HAL_TIM_PeriodElapsedCallback+0xb0c>)
 800276a:	f008 fe01 	bl	800b370 <HAL_TIM_Base_Stop_IT>
			if (Motor[6].NumberofSteps > Motor[6].NumberofSteps_StopAccel){
 800276e:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002770:	f8d3 228c 	ldr.w	r2, [r3, #652]	; 0x28c
 8002774:	4b17      	ldr	r3, [pc, #92]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002776:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800277a:	429a      	cmp	r2, r3
 800277c:	d90f      	bls.n	800279e <HAL_TIM_PeriodElapsedCallback+0xaae>
				if(AccelDecelcount_TIM7 >= Motor[6].AccelerationTimeTMR){
 800277e:	4b15      	ldr	r3, [pc, #84]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 8002780:	f8d3 2298 	ldr.w	r2, [r3, #664]	; 0x298
 8002784:	4b1a      	ldr	r3, [pc, #104]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0xb00>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	f200 811b 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM7=0;
 800278e:	4b18      	ldr	r3, [pc, #96]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0xb00>)
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
					AccelDecel(ACCEL,&Motor[6]);
 8002794:	491a      	ldr	r1, [pc, #104]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xb10>)
 8002796:	2001      	movs	r0, #1
 8002798:	f001 fdf2 	bl	8004380 <AccelDecel>
}
 800279c:	e112      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
			else if (Motor[6].NumberofSteps < Motor[6].NumberofSteps_BeginDecel){
 800279e:	4b0d      	ldr	r3, [pc, #52]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80027a0:	f8d3 228c 	ldr.w	r2, [r3, #652]	; 0x28c
 80027a4:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80027a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80027aa:	429a      	cmp	r2, r3
 80027ac:	f080 810a 	bcs.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
				if(AccelDecelcount_TIM7 >= Motor[6].DecelerationTimeTMR){
 80027b0:	4b08      	ldr	r3, [pc, #32]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xae4>)
 80027b2:	f8d3 229c 	ldr.w	r2, [r3, #668]	; 0x29c
 80027b6:	4b0e      	ldr	r3, [pc, #56]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0xb00>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	f200 8102 	bhi.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					AccelDecelcount_TIM7=0;
 80027c0:	4b0b      	ldr	r3, [pc, #44]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0xb00>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
					AccelDecel(DECEL,&Motor[6]);
 80027c6:	490e      	ldr	r1, [pc, #56]	; (8002800 <HAL_TIM_PeriodElapsedCallback+0xb10>)
 80027c8:	2002      	movs	r0, #2
 80027ca:	f001 fdd9 	bl	8004380 <AccelDecel>
}
 80027ce:	e0f9      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
 80027d0:	20000004 	.word	0x20000004
 80027d4:	200008b0 	.word	0x200008b0
 80027d8:	080126e8 	.word	0x080126e8
 80027dc:	200004f4 	.word	0x200004f4
 80027e0:	200003bc 	.word	0x200003bc
 80027e4:	20000a90 	.word	0x20000a90
 80027e8:	40001400 	.word	0x40001400
 80027ec:	200003c0 	.word	0x200003c0
 80027f0:	200003c4 	.word	0x200003c4
 80027f4:	20000005 	.word	0x20000005
 80027f8:	0801270c 	.word	0x0801270c
 80027fc:	2000053c 	.word	0x2000053c
 8002800:	20000af0 	.word	0x20000af0
	else if (htim->Instance == TIM12)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a70      	ldr	r2, [pc, #448]	; (80029cc <HAL_TIM_PeriodElapsedCallback+0xcdc>)
 800280a:	4293      	cmp	r3, r2
 800280c:	f040 80da 	bne.w	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
			timecount_TIM12_DCM7++;
 8002810:	4b6f      	ldr	r3, [pc, #444]	; (80029d0 <HAL_TIM_PeriodElapsedCallback+0xce0>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	3301      	adds	r3, #1
 8002816:	4a6e      	ldr	r2, [pc, #440]	; (80029d0 <HAL_TIM_PeriodElapsedCallback+0xce0>)
 8002818:	6013      	str	r3, [r2, #0]
			timecount_TIM12_DCM8++;
 800281a:	4b6e      	ldr	r3, [pc, #440]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0xce4>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	3301      	adds	r3, #1
 8002820:	4a6c      	ldr	r2, [pc, #432]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8002822:	6013      	str	r3, [r2, #0]
			if (Motor[7].Status){
 8002824:	4b6c      	ldr	r3, [pc, #432]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8002826:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d060      	beq.n	80028f0 <HAL_TIM_PeriodElapsedCallback+0xc00>
				if(timecount_TIM12_DCM7 <= Motor[7].AccelerationTimeTMR)
 800282e:	4b6a      	ldr	r3, [pc, #424]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8002830:	f8d3 22f8 	ldr.w	r2, [r3, #760]	; 0x2f8
 8002834:	4b66      	ldr	r3, [pc, #408]	; (80029d0 <HAL_TIM_PeriodElapsedCallback+0xce0>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	429a      	cmp	r2, r3
 800283a:	d323      	bcc.n	8002884 <HAL_TIM_PeriodElapsedCallback+0xb94>
					switch( Motor[7].Status ){
 800283c:	4b66      	ldr	r3, [pc, #408]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 800283e:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8002842:	2b03      	cmp	r3, #3
 8002844:	d012      	beq.n	800286c <HAL_TIM_PeriodElapsedCallback+0xb7c>
 8002846:	2b03      	cmp	r3, #3
 8002848:	dc48      	bgt.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
 800284a:	2b01      	cmp	r3, #1
 800284c:	d008      	beq.n	8002860 <HAL_TIM_PeriodElapsedCallback+0xb70>
 800284e:	2b02      	cmp	r3, #2
 8002850:	d144      	bne.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
						VM7_IN1_H();
 8002852:	2201      	movs	r2, #1
 8002854:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002858:	4860      	ldr	r0, [pc, #384]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xcec>)
 800285a:	f005 fdbf 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 800285e:	e03d      	b.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
						VM7_IN4_H();
 8002860:	2201      	movs	r2, #1
 8002862:	2102      	movs	r1, #2
 8002864:	485d      	ldr	r0, [pc, #372]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xcec>)
 8002866:	f005 fdb9 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 800286a:	e037      	b.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
						VM7_IN1_H();
 800286c:	2201      	movs	r2, #1
 800286e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002872:	485a      	ldr	r0, [pc, #360]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xcec>)
 8002874:	f005 fdb2 	bl	80083dc <HAL_GPIO_WritePin>
						VM7_IN4_H();
 8002878:	2201      	movs	r2, #1
 800287a:	2102      	movs	r1, #2
 800287c:	4857      	ldr	r0, [pc, #348]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xcec>)
 800287e:	f005 fdad 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 8002882:	e02b      	b.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
				else if(timecount_TIM12_DCM7 > Motor[7].AccelerationTimeTMR)
 8002884:	4b54      	ldr	r3, [pc, #336]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8002886:	f8d3 22f8 	ldr.w	r2, [r3, #760]	; 0x2f8
 800288a:	4b51      	ldr	r3, [pc, #324]	; (80029d0 <HAL_TIM_PeriodElapsedCallback+0xce0>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	429a      	cmp	r2, r3
 8002890:	d223      	bcs.n	80028da <HAL_TIM_PeriodElapsedCallback+0xbea>
					switch( Motor[7].Status ){
 8002892:	4b51      	ldr	r3, [pc, #324]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8002894:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8002898:	2b03      	cmp	r3, #3
 800289a:	d012      	beq.n	80028c2 <HAL_TIM_PeriodElapsedCallback+0xbd2>
 800289c:	2b03      	cmp	r3, #3
 800289e:	dc1d      	bgt.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d008      	beq.n	80028b6 <HAL_TIM_PeriodElapsedCallback+0xbc6>
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d119      	bne.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
						VM7_IN1_L();
 80028a8:	2200      	movs	r2, #0
 80028aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028ae:	484b      	ldr	r0, [pc, #300]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xcec>)
 80028b0:	f005 fd94 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 80028b4:	e012      	b.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
						VM7_IN4_L();
 80028b6:	2200      	movs	r2, #0
 80028b8:	2102      	movs	r1, #2
 80028ba:	4848      	ldr	r0, [pc, #288]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xcec>)
 80028bc:	f005 fd8e 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 80028c0:	e00c      	b.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
						VM7_IN1_L();
 80028c2:	2200      	movs	r2, #0
 80028c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028c8:	4844      	ldr	r0, [pc, #272]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xcec>)
 80028ca:	f005 fd87 	bl	80083dc <HAL_GPIO_WritePin>
						VM7_IN4_L();
 80028ce:	2200      	movs	r2, #0
 80028d0:	2102      	movs	r1, #2
 80028d2:	4842      	ldr	r0, [pc, #264]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xcec>)
 80028d4:	f005 fd82 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 80028d8:	e000      	b.n	80028dc <HAL_TIM_PeriodElapsedCallback+0xbec>
				}
 80028da:	bf00      	nop
				if(timecount_TIM12_DCM7 >= Motor[7].StepperSpeedTMR)
 80028dc:	4b3e      	ldr	r3, [pc, #248]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 80028de:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 80028e2:	4b3b      	ldr	r3, [pc, #236]	; (80029d0 <HAL_TIM_PeriodElapsedCallback+0xce0>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d802      	bhi.n	80028f0 <HAL_TIM_PeriodElapsedCallback+0xc00>
					timecount_TIM12_DCM7 = 0 ;
 80028ea:	4b39      	ldr	r3, [pc, #228]	; (80029d0 <HAL_TIM_PeriodElapsedCallback+0xce0>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
			if (Motor[8].Status){
 80028f0:	4b39      	ldr	r3, [pc, #228]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 80028f2:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d064      	beq.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
				if(timecount_TIM12_DCM8 <= Motor[8].AccelerationTimeTMR)
 80028fa:	4b37      	ldr	r3, [pc, #220]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 80028fc:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 8002900:	4b34      	ldr	r3, [pc, #208]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	429a      	cmp	r2, r3
 8002906:	d323      	bcc.n	8002950 <HAL_TIM_PeriodElapsedCallback+0xc60>
					switch( Motor[8].Status ){
 8002908:	4b33      	ldr	r3, [pc, #204]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 800290a:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800290e:	2b03      	cmp	r3, #3
 8002910:	d012      	beq.n	8002938 <HAL_TIM_PeriodElapsedCallback+0xc48>
 8002912:	2b03      	cmp	r3, #3
 8002914:	dc48      	bgt.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
 8002916:	2b01      	cmp	r3, #1
 8002918:	d008      	beq.n	800292c <HAL_TIM_PeriodElapsedCallback+0xc3c>
 800291a:	2b02      	cmp	r3, #2
 800291c:	d144      	bne.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
						VM8_IN1_H();
 800291e:	2201      	movs	r2, #1
 8002920:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002924:	482e      	ldr	r0, [pc, #184]	; (80029e0 <HAL_TIM_PeriodElapsedCallback+0xcf0>)
 8002926:	f005 fd59 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 800292a:	e03d      	b.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
						VM8_IN4_H();
 800292c:	2201      	movs	r2, #1
 800292e:	2108      	movs	r1, #8
 8002930:	482c      	ldr	r0, [pc, #176]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0xcf4>)
 8002932:	f005 fd53 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 8002936:	e037      	b.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
						VM8_IN1_H();
 8002938:	2201      	movs	r2, #1
 800293a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800293e:	4828      	ldr	r0, [pc, #160]	; (80029e0 <HAL_TIM_PeriodElapsedCallback+0xcf0>)
 8002940:	f005 fd4c 	bl	80083dc <HAL_GPIO_WritePin>
						VM8_IN4_H();
 8002944:	2201      	movs	r2, #1
 8002946:	2108      	movs	r1, #8
 8002948:	4826      	ldr	r0, [pc, #152]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0xcf4>)
 800294a:	f005 fd47 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 800294e:	e02b      	b.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
				else if(timecount_TIM12_DCM8 > Motor[8].AccelerationTimeTMR)
 8002950:	4b21      	ldr	r3, [pc, #132]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8002952:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 8002956:	4b1f      	ldr	r3, [pc, #124]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0xce4>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	429a      	cmp	r2, r3
 800295c:	d223      	bcs.n	80029a6 <HAL_TIM_PeriodElapsedCallback+0xcb6>
					switch( Motor[8].Status ){
 800295e:	4b1e      	ldr	r3, [pc, #120]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8002960:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8002964:	2b03      	cmp	r3, #3
 8002966:	d012      	beq.n	800298e <HAL_TIM_PeriodElapsedCallback+0xc9e>
 8002968:	2b03      	cmp	r3, #3
 800296a:	dc1d      	bgt.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
 800296c:	2b01      	cmp	r3, #1
 800296e:	d008      	beq.n	8002982 <HAL_TIM_PeriodElapsedCallback+0xc92>
 8002970:	2b02      	cmp	r3, #2
 8002972:	d119      	bne.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
						VM8_IN1_L();
 8002974:	2200      	movs	r2, #0
 8002976:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800297a:	4819      	ldr	r0, [pc, #100]	; (80029e0 <HAL_TIM_PeriodElapsedCallback+0xcf0>)
 800297c:	f005 fd2e 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 8002980:	e012      	b.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
						VM8_IN4_L();
 8002982:	2200      	movs	r2, #0
 8002984:	2108      	movs	r1, #8
 8002986:	4817      	ldr	r0, [pc, #92]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0xcf4>)
 8002988:	f005 fd28 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 800298c:	e00c      	b.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
						VM8_IN1_L();
 800298e:	2200      	movs	r2, #0
 8002990:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002994:	4812      	ldr	r0, [pc, #72]	; (80029e0 <HAL_TIM_PeriodElapsedCallback+0xcf0>)
 8002996:	f005 fd21 	bl	80083dc <HAL_GPIO_WritePin>
						VM8_IN4_L();
 800299a:	2200      	movs	r2, #0
 800299c:	2108      	movs	r1, #8
 800299e:	4811      	ldr	r0, [pc, #68]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0xcf4>)
 80029a0:	f005 fd1c 	bl	80083dc <HAL_GPIO_WritePin>
						break;
 80029a4:	e000      	b.n	80029a8 <HAL_TIM_PeriodElapsedCallback+0xcb8>
				}
 80029a6:	bf00      	nop
				if(timecount_TIM12_DCM8 >= Motor[8].StepperSpeedTMR)
 80029a8:	4b0b      	ldr	r3, [pc, #44]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 80029aa:	f8d3 2348 	ldr.w	r2, [r3, #840]	; 0x348
 80029ae:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0xce4>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d806      	bhi.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					timecount_TIM12_DCM8 = 0 ;
 80029b6:	4b07      	ldr	r3, [pc, #28]	; (80029d4 <HAL_TIM_PeriodElapsedCallback+0xce4>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
}
 80029bc:	e002      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					break;
 80029be:	bf00      	nop
 80029c0:	e000      	b.n	80029c4 <HAL_TIM_PeriodElapsedCallback+0xcd4>
					break;
 80029c2:	bf00      	nop
}
 80029c4:	bf00      	nop
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40001800 	.word	0x40001800
 80029d0:	200003c8 	.word	0x200003c8
 80029d4:	200003cc 	.word	0x200003cc
 80029d8:	200008b0 	.word	0x200008b0
 80029dc:	40020400 	.word	0x40020400
 80029e0:	40020c00 	.word	0x40020c00
 80029e4:	40020000 	.word	0x40020000

080029e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029ec:	b672      	cpsid	i
}
 80029ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029f0:	e7fe      	b.n	80029f0 <Error_Handler+0x8>
	...

080029f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	607b      	str	r3, [r7, #4]
 80029fe:	4b12      	ldr	r3, [pc, #72]	; (8002a48 <HAL_MspInit+0x54>)
 8002a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a02:	4a11      	ldr	r2, [pc, #68]	; (8002a48 <HAL_MspInit+0x54>)
 8002a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a08:	6453      	str	r3, [r2, #68]	; 0x44
 8002a0a:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <HAL_MspInit+0x54>)
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a12:	607b      	str	r3, [r7, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	603b      	str	r3, [r7, #0]
 8002a1a:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <HAL_MspInit+0x54>)
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1e:	4a0a      	ldr	r2, [pc, #40]	; (8002a48 <HAL_MspInit+0x54>)
 8002a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a24:	6413      	str	r3, [r2, #64]	; 0x40
 8002a26:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <HAL_MspInit+0x54>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a32:	2200      	movs	r2, #0
 8002a34:	210f      	movs	r1, #15
 8002a36:	f06f 0001 	mvn.w	r0, #1
 8002a3a:	f004 fe87 	bl	800774c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40023800 	.word	0x40023800

08002a4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08c      	sub	sp, #48	; 0x30
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002a54:	2300      	movs	r3, #0
 8002a56:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	60bb      	str	r3, [r7, #8]
 8002a60:	4b2f      	ldr	r3, [pc, #188]	; (8002b20 <HAL_InitTick+0xd4>)
 8002a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a64:	4a2e      	ldr	r2, [pc, #184]	; (8002b20 <HAL_InitTick+0xd4>)
 8002a66:	f043 0301 	orr.w	r3, r3, #1
 8002a6a:	6453      	str	r3, [r2, #68]	; 0x44
 8002a6c:	4b2c      	ldr	r3, [pc, #176]	; (8002b20 <HAL_InitTick+0xd4>)
 8002a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	60bb      	str	r3, [r7, #8]
 8002a76:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002a78:	f107 020c 	add.w	r2, r7, #12
 8002a7c:	f107 0310 	add.w	r3, r7, #16
 8002a80:	4611      	mov	r1, r2
 8002a82:	4618      	mov	r0, r3
 8002a84:	f008 fb82 	bl	800b18c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002a88:	f008 fb6c 	bl	800b164 <HAL_RCC_GetPCLK2Freq>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a94:	4a23      	ldr	r2, [pc, #140]	; (8002b24 <HAL_InitTick+0xd8>)
 8002a96:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9a:	0c9b      	lsrs	r3, r3, #18
 8002a9c:	3b01      	subs	r3, #1
 8002a9e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002aa0:	4b21      	ldr	r3, [pc, #132]	; (8002b28 <HAL_InitTick+0xdc>)
 8002aa2:	4a22      	ldr	r2, [pc, #136]	; (8002b2c <HAL_InitTick+0xe0>)
 8002aa4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002aa6:	4b20      	ldr	r3, [pc, #128]	; (8002b28 <HAL_InitTick+0xdc>)
 8002aa8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002aac:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002aae:	4a1e      	ldr	r2, [pc, #120]	; (8002b28 <HAL_InitTick+0xdc>)
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002ab4:	4b1c      	ldr	r3, [pc, #112]	; (8002b28 <HAL_InitTick+0xdc>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aba:	4b1b      	ldr	r3, [pc, #108]	; (8002b28 <HAL_InitTick+0xdc>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ac0:	4b19      	ldr	r3, [pc, #100]	; (8002b28 <HAL_InitTick+0xdc>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002ac6:	4818      	ldr	r0, [pc, #96]	; (8002b28 <HAL_InitTick+0xdc>)
 8002ac8:	f008 fb92 	bl	800b1f0 <HAL_TIM_Base_Init>
 8002acc:	4603      	mov	r3, r0
 8002ace:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002ad2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d11b      	bne.n	8002b12 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002ada:	4813      	ldr	r0, [pc, #76]	; (8002b28 <HAL_InitTick+0xdc>)
 8002adc:	f008 fbd8 	bl	800b290 <HAL_TIM_Base_Start_IT>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002ae6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d111      	bne.n	8002b12 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002aee:	2019      	movs	r0, #25
 8002af0:	f004 fe48 	bl	8007784 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2b0f      	cmp	r3, #15
 8002af8:	d808      	bhi.n	8002b0c <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002afa:	2200      	movs	r2, #0
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	2019      	movs	r0, #25
 8002b00:	f004 fe24 	bl	800774c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b04:	4a0a      	ldr	r2, [pc, #40]	; (8002b30 <HAL_InitTick+0xe4>)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	e002      	b.n	8002b12 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002b12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3730      	adds	r7, #48	; 0x30
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40023800 	.word	0x40023800
 8002b24:	431bde83 	.word	0x431bde83
 8002b28:	200003d0 	.word	0x200003d0
 8002b2c:	40010000 	.word	0x40010000
 8002b30:	2000000c 	.word	0x2000000c

08002b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b38:	e7fe      	b.n	8002b38 <NMI_Handler+0x4>

08002b3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b3e:	e7fe      	b.n	8002b3e <HardFault_Handler+0x4>

08002b40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b44:	e7fe      	b.n	8002b44 <MemManage_Handler+0x4>

08002b46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b46:	b480      	push	{r7}
 8002b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b4a:	e7fe      	b.n	8002b4a <BusFault_Handler+0x4>

08002b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b50:	e7fe      	b.n	8002b50 <UsageFault_Handler+0x4>

08002b52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b52:	b480      	push	{r7}
 8002b54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Liquid_Detect_Pin);
 8002b64:	2001      	movs	r0, #1
 8002b66:	f005 fc6d 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPT_IN1_Pin);
 8002b72:	2008      	movs	r0, #8
 8002b74:	f005 fc66 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002b78:	bf00      	nop
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPT_IN2_Pin);
 8002b80:	2010      	movs	r0, #16
 8002b82:	f005 fc5f 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
	...

08002b8c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002b90:	4802      	ldr	r0, [pc, #8]	; (8002b9c <DMA1_Stream2_IRQHandler+0x10>)
 8002b92:	f005 f825 	bl	8007be0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000334 	.word	0x20000334

08002ba0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPT_IN3_Pin);
 8002ba4:	2020      	movs	r0, #32
 8002ba6:	f005 fc4d 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN4_Pin);
 8002baa:	2040      	movs	r0, #64	; 0x40
 8002bac:	f005 fc4a 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN5_Pin);
 8002bb0:	2080      	movs	r0, #128	; 0x80
 8002bb2:	f005 fc47 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN6_Pin);
 8002bb6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002bba:	f005 fc43 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
	...

08002bc4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002bc8:	4802      	ldr	r0, [pc, #8]	; (8002bd4 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002bca:	f008 fca6 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002bce:	bf00      	nop
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20000584 	.word	0x20000584

08002bd8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bdc:	4803      	ldr	r0, [pc, #12]	; (8002bec <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002bde:	f008 fc9c 	bl	800b51a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002be2:	4803      	ldr	r0, [pc, #12]	; (8002bf0 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002be4:	f008 fc99 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002be8:	bf00      	nop
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	200003d0 	.word	0x200003d0
 8002bf0:	200005cc 	.word	0x200005cc

08002bf4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002bf8:	4802      	ldr	r0, [pc, #8]	; (8002c04 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002bfa:	f008 fc8e 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	20000614 	.word	0x20000614

08002c08 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
#ifdef JiaYangZhen_EncoderMode
	Motor[3].StepPosition = Encoder3_0position_number - (__HAL_TIM_GET_COUNTER(&htim3)) ;
#endif

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c0c:	4802      	ldr	r0, [pc, #8]	; (8002c18 <TIM3_IRQHandler+0x10>)
 8002c0e:	f008 fc84 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000464 	.word	0x20000464

08002c1c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
#ifdef JiaYangZhen_EncoderMode
	Motor[2].StepPosition = __HAL_TIM_GET_COUNTER(&htim4) - Encoder2_0position_number ;
#endif

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c20:	4802      	ldr	r0, [pc, #8]	; (8002c2c <TIM4_IRQHandler+0x10>)
 8002c22:	f008 fc7a 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002c26:	bf00      	nop
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	200004ac 	.word	0x200004ac

08002c30 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002c34:	4802      	ldr	r0, [pc, #8]	; (8002c40 <I2C2_EV_IRQHandler+0x10>)
 8002c36:	f005 ff19 	bl	8008a6c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	200002e0 	.word	0x200002e0

08002c44 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002c48:	4802      	ldr	r0, [pc, #8]	; (8002c54 <I2C2_ER_IRQHandler+0x10>)
 8002c4a:	f006 f880 	bl	8008d4e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	200002e0 	.word	0x200002e0

08002c58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPT_IN7_Pin);
 8002c5c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002c60:	f005 fbf0 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN8_Pin);
 8002c64:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002c68:	f005 fbec 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN9_Pin);
 8002c6c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002c70:	f005 fbe8 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN10_Pin);
 8002c74:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c78:	f005 fbe4 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN11_Pin);
 8002c7c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002c80:	f005 fbe0 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPT_IN12_Pin);
 8002c84:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002c88:	f005 fbdc 	bl	8008444 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002c8c:	bf00      	nop
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8002c94:	4802      	ldr	r0, [pc, #8]	; (8002ca0 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8002c96:	f008 fc40 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	2000065c 	.word	0x2000065c

08002ca4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002ca8:	4802      	ldr	r0, [pc, #8]	; (8002cb4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8002caa:	f008 fc36 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8002cae:	bf00      	nop
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	200006a4 	.word	0x200006a4

08002cb8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002cbc:	4802      	ldr	r0, [pc, #8]	; (8002cc8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8002cbe:	f008 fc2c 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	200006ec 	.word	0x200006ec

08002ccc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002cd0:	4804      	ldr	r0, [pc, #16]	; (8002ce4 <UART5_IRQHandler+0x18>)
 8002cd2:	f009 f937 	bl	800bf44 <HAL_UART_IRQHandler>
//  while(HAL_UART_Receive_IT(&huart5, (uint8_t *)aRxBuffer, 1) != HAL_OK)	//RxXferCount 1
//  {
//	 timeout++; 	//
//	 if(timeout>HAL_MAX_DELAY) break;
//  }
  	HAL_UART_Receive_IT(&huart5, (uint8_t *)aRxBuffer, 1);
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4903      	ldr	r1, [pc, #12]	; (8002ce8 <UART5_IRQHandler+0x1c>)
 8002cda:	4802      	ldr	r0, [pc, #8]	; (8002ce4 <UART5_IRQHandler+0x18>)
 8002cdc:	f009 f902 	bl	800bee4 <HAL_UART_Receive_IT>

  /* USER CODE END UART5_IRQn 1 */
}
 8002ce0:	bf00      	nop
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	200007e4 	.word	0x200007e4
 8002ce8:	20000734 	.word	0x20000734

08002cec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002cf0:	4803      	ldr	r0, [pc, #12]	; (8002d00 <TIM6_DAC_IRQHandler+0x14>)
 8002cf2:	f004 fd77 	bl	80077e4 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8002cf6:	4803      	ldr	r0, [pc, #12]	; (8002d04 <TIM6_DAC_IRQHandler+0x18>)
 8002cf8:	f008 fc0f 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	200002bc 	.word	0x200002bc
 8002d04:	200004f4 	.word	0x200004f4

08002d08 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002d0c:	4802      	ldr	r0, [pc, #8]	; (8002d18 <TIM7_IRQHandler+0x10>)
 8002d0e:	f008 fc04 	bl	800b51a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	2000053c 	.word	0x2000053c

08002d1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
	return 1;
 8002d20:	2301      	movs	r3, #1
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <_kill>:

int _kill(int pid, int sig)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d36:	f00c fe29 	bl	800f98c <__errno>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2216      	movs	r2, #22
 8002d3e:	601a      	str	r2, [r3, #0]
	return -1;
 8002d40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <_exit>:

void _exit (int status)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d54:	f04f 31ff 	mov.w	r1, #4294967295
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f7ff ffe7 	bl	8002d2c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d5e:	e7fe      	b.n	8002d5e <_exit+0x12>

08002d60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]
 8002d70:	e00a      	b.n	8002d88 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d72:	f3af 8000 	nop.w
 8002d76:	4601      	mov	r1, r0
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	60ba      	str	r2, [r7, #8]
 8002d7e:	b2ca      	uxtb	r2, r1
 8002d80:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	3301      	adds	r3, #1
 8002d86:	617b      	str	r3, [r7, #20]
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	dbf0      	blt.n	8002d72 <_read+0x12>
	}

return len;
 8002d90:	687b      	ldr	r3, [r7, #4]
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b086      	sub	sp, #24
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	60f8      	str	r0, [r7, #12]
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002da6:	2300      	movs	r3, #0
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	e009      	b.n	8002dc0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	1c5a      	adds	r2, r3, #1
 8002db0:	60ba      	str	r2, [r7, #8]
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fe fee3 	bl	8001b80 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	617b      	str	r3, [r7, #20]
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	dbf1      	blt.n	8002dac <_write+0x12>
	}
	return len;
 8002dc8:	687b      	ldr	r3, [r7, #4]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <_close>:

int _close(int file)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
	return -1;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b083      	sub	sp, #12
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
 8002df2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002dfa:	605a      	str	r2, [r3, #4]
	return 0;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <_isatty>:

int _isatty(int file)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
	return 1;
 8002e12:	2301      	movs	r3, #1
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
	return 0;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3714      	adds	r7, #20
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
	...

08002e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e44:	4a14      	ldr	r2, [pc, #80]	; (8002e98 <_sbrk+0x5c>)
 8002e46:	4b15      	ldr	r3, [pc, #84]	; (8002e9c <_sbrk+0x60>)
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e50:	4b13      	ldr	r3, [pc, #76]	; (8002ea0 <_sbrk+0x64>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d102      	bne.n	8002e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e58:	4b11      	ldr	r3, [pc, #68]	; (8002ea0 <_sbrk+0x64>)
 8002e5a:	4a12      	ldr	r2, [pc, #72]	; (8002ea4 <_sbrk+0x68>)
 8002e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e5e:	4b10      	ldr	r3, [pc, #64]	; (8002ea0 <_sbrk+0x64>)
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d207      	bcs.n	8002e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e6c:	f00c fd8e 	bl	800f98c <__errno>
 8002e70:	4603      	mov	r3, r0
 8002e72:	220c      	movs	r2, #12
 8002e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e76:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7a:	e009      	b.n	8002e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e7c:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <_sbrk+0x64>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e82:	4b07      	ldr	r3, [pc, #28]	; (8002ea0 <_sbrk+0x64>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4413      	add	r3, r2
 8002e8a:	4a05      	ldr	r2, [pc, #20]	; (8002ea0 <_sbrk+0x64>)
 8002e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	20020000 	.word	0x20020000
 8002e9c:	00000400 	.word	0x00000400
 8002ea0:	20000418 	.word	0x20000418
 8002ea4:	20005710 	.word	0x20005710

08002ea8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002eac:	4b06      	ldr	r3, [pc, #24]	; (8002ec8 <SystemInit+0x20>)
 8002eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb2:	4a05      	ldr	r2, [pc, #20]	; (8002ec8 <SystemInit+0x20>)
 8002eb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002eb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ebc:	bf00      	nop
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	e000ed00 	.word	0xe000ed00

08002ecc <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08c      	sub	sp, #48	; 0x30
 8002ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ed2:	f107 030c 	add.w	r3, r7, #12
 8002ed6:	2224      	movs	r2, #36	; 0x24
 8002ed8:	2100      	movs	r1, #0
 8002eda:	4618      	mov	r0, r3
 8002edc:	f00c fe87 	bl	800fbee <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee0:	1d3b      	adds	r3, r7, #4
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ee8:	4b21      	ldr	r3, [pc, #132]	; (8002f70 <MX_TIM2_Init+0xa4>)
 8002eea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002eee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8002ef0:	4b1f      	ldr	r3, [pc, #124]	; (8002f70 <MX_TIM2_Init+0xa4>)
 8002ef2:	2203      	movs	r2, #3
 8002ef4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ef6:	4b1e      	ldr	r3, [pc, #120]	; (8002f70 <MX_TIM2_Init+0xa4>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002efc:	4b1c      	ldr	r3, [pc, #112]	; (8002f70 <MX_TIM2_Init+0xa4>)
 8002efe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f02:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f04:	4b1a      	ldr	r3, [pc, #104]	; (8002f70 <MX_TIM2_Init+0xa4>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f0a:	4b19      	ldr	r3, [pc, #100]	; (8002f70 <MX_TIM2_Init+0xa4>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002f10:	2301      	movs	r3, #1
 8002f12:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002f14:	2300      	movs	r3, #0
 8002f16:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002f24:	2300      	movs	r3, #0
 8002f26:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002f34:	f107 030c 	add.w	r3, r7, #12
 8002f38:	4619      	mov	r1, r3
 8002f3a:	480d      	ldr	r0, [pc, #52]	; (8002f70 <MX_TIM2_Init+0xa4>)
 8002f3c:	f008 fa47 	bl	800b3ce <HAL_TIM_Encoder_Init>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002f46:	f7ff fd4f 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f52:	1d3b      	adds	r3, r7, #4
 8002f54:	4619      	mov	r1, r3
 8002f56:	4806      	ldr	r0, [pc, #24]	; (8002f70 <MX_TIM2_Init+0xa4>)
 8002f58:	f008 fe10 	bl	800bb7c <HAL_TIMEx_MasterConfigSynchronization>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002f62:	f7ff fd41 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f66:	bf00      	nop
 8002f68:	3730      	adds	r7, #48	; 0x30
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	2000041c 	.word	0x2000041c

08002f74 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08c      	sub	sp, #48	; 0x30
 8002f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f7a:	f107 030c 	add.w	r3, r7, #12
 8002f7e:	2224      	movs	r2, #36	; 0x24
 8002f80:	2100      	movs	r1, #0
 8002f82:	4618      	mov	r0, r3
 8002f84:	f00c fe33 	bl	800fbee <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f88:	1d3b      	adds	r3, r7, #4
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	601a      	str	r2, [r3, #0]
 8002f8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f90:	4b20      	ldr	r3, [pc, #128]	; (8003014 <MX_TIM3_Init+0xa0>)
 8002f92:	4a21      	ldr	r2, [pc, #132]	; (8003018 <MX_TIM3_Init+0xa4>)
 8002f94:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 8002f96:	4b1f      	ldr	r3, [pc, #124]	; (8003014 <MX_TIM3_Init+0xa0>)
 8002f98:	2203      	movs	r2, #3
 8002f9a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f9c:	4b1d      	ldr	r3, [pc, #116]	; (8003014 <MX_TIM3_Init+0xa0>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002fa2:	4b1c      	ldr	r3, [pc, #112]	; (8003014 <MX_TIM3_Init+0xa0>)
 8002fa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fa8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002faa:	4b1a      	ldr	r3, [pc, #104]	; (8003014 <MX_TIM3_Init+0xa0>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fb0:	4b18      	ldr	r3, [pc, #96]	; (8003014 <MX_TIM3_Init+0xa0>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8002fc6:	230f      	movs	r3, #15
 8002fc8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8002fd6:	230f      	movs	r3, #15
 8002fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002fda:	f107 030c 	add.w	r3, r7, #12
 8002fde:	4619      	mov	r1, r3
 8002fe0:	480c      	ldr	r0, [pc, #48]	; (8003014 <MX_TIM3_Init+0xa0>)
 8002fe2:	f008 f9f4 	bl	800b3ce <HAL_TIM_Encoder_Init>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002fec:	f7ff fcfc 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ff8:	1d3b      	adds	r3, r7, #4
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4805      	ldr	r0, [pc, #20]	; (8003014 <MX_TIM3_Init+0xa0>)
 8002ffe:	f008 fdbd 	bl	800bb7c <HAL_TIMEx_MasterConfigSynchronization>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003008:	f7ff fcee 	bl	80029e8 <Error_Handler>
#ifdef JiaYangZhen_EncoderMode
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
#endif
  /* USER CODE END TIM3_Init 2 */

}
 800300c:	bf00      	nop
 800300e:	3730      	adds	r7, #48	; 0x30
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	20000464 	.word	0x20000464
 8003018:	40000400 	.word	0x40000400

0800301c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b08c      	sub	sp, #48	; 0x30
 8003020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003022:	f107 030c 	add.w	r3, r7, #12
 8003026:	2224      	movs	r2, #36	; 0x24
 8003028:	2100      	movs	r1, #0
 800302a:	4618      	mov	r0, r3
 800302c:	f00c fddf 	bl	800fbee <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003030:	1d3b      	adds	r3, r7, #4
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003038:	4b20      	ldr	r3, [pc, #128]	; (80030bc <MX_TIM4_Init+0xa0>)
 800303a:	4a21      	ldr	r2, [pc, #132]	; (80030c0 <MX_TIM4_Init+0xa4>)
 800303c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 800303e:	4b1f      	ldr	r3, [pc, #124]	; (80030bc <MX_TIM4_Init+0xa0>)
 8003040:	2203      	movs	r2, #3
 8003042:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003044:	4b1d      	ldr	r3, [pc, #116]	; (80030bc <MX_TIM4_Init+0xa0>)
 8003046:	2200      	movs	r2, #0
 8003048:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800304a:	4b1c      	ldr	r3, [pc, #112]	; (80030bc <MX_TIM4_Init+0xa0>)
 800304c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003050:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003052:	4b1a      	ldr	r3, [pc, #104]	; (80030bc <MX_TIM4_Init+0xa0>)
 8003054:	2200      	movs	r2, #0
 8003056:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003058:	4b18      	ldr	r3, [pc, #96]	; (80030bc <MX_TIM4_Init+0xa0>)
 800305a:	2200      	movs	r2, #0
 800305c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800305e:	2303      	movs	r3, #3
 8003060:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003062:	2300      	movs	r3, #0
 8003064:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003066:	2301      	movs	r3, #1
 8003068:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800306a:	2300      	movs	r3, #0
 800306c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800306e:	230f      	movs	r3, #15
 8003070:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003076:	2301      	movs	r3, #1
 8003078:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800307a:	2300      	movs	r3, #0
 800307c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800307e:	230f      	movs	r3, #15
 8003080:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003082:	f107 030c 	add.w	r3, r7, #12
 8003086:	4619      	mov	r1, r3
 8003088:	480c      	ldr	r0, [pc, #48]	; (80030bc <MX_TIM4_Init+0xa0>)
 800308a:	f008 f9a0 	bl	800b3ce <HAL_TIM_Encoder_Init>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003094:	f7ff fca8 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003098:	2300      	movs	r3, #0
 800309a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800309c:	2300      	movs	r3, #0
 800309e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80030a0:	1d3b      	adds	r3, r7, #4
 80030a2:	4619      	mov	r1, r3
 80030a4:	4805      	ldr	r0, [pc, #20]	; (80030bc <MX_TIM4_Init+0xa0>)
 80030a6:	f008 fd69 	bl	800bb7c <HAL_TIMEx_MasterConfigSynchronization>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80030b0:	f7ff fc9a 	bl	80029e8 <Error_Handler>
#ifdef JiaYangZhen_EncoderMode
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
#endif
  /* USER CODE END TIM4_Init 2 */

}
 80030b4:	bf00      	nop
 80030b6:	3730      	adds	r7, #48	; 0x30
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	200004ac 	.word	0x200004ac
 80030c0:	40000800 	.word	0x40000800

080030c4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030ca:	463b      	mov	r3, r7
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80030d2:	4b14      	ldr	r3, [pc, #80]	; (8003124 <MX_TIM6_Init+0x60>)
 80030d4:	4a14      	ldr	r2, [pc, #80]	; (8003128 <MX_TIM6_Init+0x64>)
 80030d6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 80030d8:	4b12      	ldr	r3, [pc, #72]	; (8003124 <MX_TIM6_Init+0x60>)
 80030da:	224f      	movs	r2, #79	; 0x4f
 80030dc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030de:	4b11      	ldr	r3, [pc, #68]	; (8003124 <MX_TIM6_Init+0x60>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 80030e4:	4b0f      	ldr	r3, [pc, #60]	; (8003124 <MX_TIM6_Init+0x60>)
 80030e6:	2209      	movs	r2, #9
 80030e8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ea:	4b0e      	ldr	r3, [pc, #56]	; (8003124 <MX_TIM6_Init+0x60>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80030f0:	480c      	ldr	r0, [pc, #48]	; (8003124 <MX_TIM6_Init+0x60>)
 80030f2:	f008 f87d 	bl	800b1f0 <HAL_TIM_Base_Init>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 80030fc:	f7ff fc74 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003100:	2300      	movs	r3, #0
 8003102:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003104:	2300      	movs	r3, #0
 8003106:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003108:	463b      	mov	r3, r7
 800310a:	4619      	mov	r1, r3
 800310c:	4805      	ldr	r0, [pc, #20]	; (8003124 <MX_TIM6_Init+0x60>)
 800310e:	f008 fd35 	bl	800bb7c <HAL_TIMEx_MasterConfigSynchronization>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8003118:	f7ff fc66 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800311c:	bf00      	nop
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	200004f4 	.word	0x200004f4
 8003128:	40001000 	.word	0x40001000

0800312c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003132:	463b      	mov	r3, r7
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800313a:	4b14      	ldr	r3, [pc, #80]	; (800318c <MX_TIM7_Init+0x60>)
 800313c:	4a14      	ldr	r2, [pc, #80]	; (8003190 <MX_TIM7_Init+0x64>)
 800313e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 79;
 8003140:	4b12      	ldr	r3, [pc, #72]	; (800318c <MX_TIM7_Init+0x60>)
 8003142:	224f      	movs	r2, #79	; 0x4f
 8003144:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003146:	4b11      	ldr	r3, [pc, #68]	; (800318c <MX_TIM7_Init+0x60>)
 8003148:	2200      	movs	r2, #0
 800314a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 800314c:	4b0f      	ldr	r3, [pc, #60]	; (800318c <MX_TIM7_Init+0x60>)
 800314e:	2209      	movs	r2, #9
 8003150:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003152:	4b0e      	ldr	r3, [pc, #56]	; (800318c <MX_TIM7_Init+0x60>)
 8003154:	2200      	movs	r2, #0
 8003156:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003158:	480c      	ldr	r0, [pc, #48]	; (800318c <MX_TIM7_Init+0x60>)
 800315a:	f008 f849 	bl	800b1f0 <HAL_TIM_Base_Init>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8003164:	f7ff fc40 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003168:	2300      	movs	r3, #0
 800316a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800316c:	2300      	movs	r3, #0
 800316e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003170:	463b      	mov	r3, r7
 8003172:	4619      	mov	r1, r3
 8003174:	4805      	ldr	r0, [pc, #20]	; (800318c <MX_TIM7_Init+0x60>)
 8003176:	f008 fd01 	bl	800bb7c <HAL_TIMEx_MasterConfigSynchronization>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8003180:	f7ff fc32 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003184:	bf00      	nop
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	2000053c 	.word	0x2000053c
 8003190:	40001400 	.word	0x40001400

08003194 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800319a:	463b      	mov	r3, r7
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	605a      	str	r2, [r3, #4]
 80031a2:	609a      	str	r2, [r3, #8]
 80031a4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80031a6:	4b15      	ldr	r3, [pc, #84]	; (80031fc <MX_TIM9_Init+0x68>)
 80031a8:	4a15      	ldr	r2, [pc, #84]	; (8003200 <MX_TIM9_Init+0x6c>)
 80031aa:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 79;
 80031ac:	4b13      	ldr	r3, [pc, #76]	; (80031fc <MX_TIM9_Init+0x68>)
 80031ae:	224f      	movs	r2, #79	; 0x4f
 80031b0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031b2:	4b12      	ldr	r3, [pc, #72]	; (80031fc <MX_TIM9_Init+0x68>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 99;
 80031b8:	4b10      	ldr	r3, [pc, #64]	; (80031fc <MX_TIM9_Init+0x68>)
 80031ba:	2263      	movs	r2, #99	; 0x63
 80031bc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031be:	4b0f      	ldr	r3, [pc, #60]	; (80031fc <MX_TIM9_Init+0x68>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031c4:	4b0d      	ldr	r3, [pc, #52]	; (80031fc <MX_TIM9_Init+0x68>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80031ca:	480c      	ldr	r0, [pc, #48]	; (80031fc <MX_TIM9_Init+0x68>)
 80031cc:	f008 f810 	bl	800b1f0 <HAL_TIM_Base_Init>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_TIM9_Init+0x46>
  {
    Error_Handler();
 80031d6:	f7ff fc07 	bl	80029e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031de:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80031e0:	463b      	mov	r3, r7
 80031e2:	4619      	mov	r1, r3
 80031e4:	4805      	ldr	r0, [pc, #20]	; (80031fc <MX_TIM9_Init+0x68>)
 80031e6:	f008 faa0 	bl	800b72a <HAL_TIM_ConfigClockSource>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <MX_TIM9_Init+0x60>
  {
    Error_Handler();
 80031f0:	f7ff fbfa 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80031f4:	bf00      	nop
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20000584 	.word	0x20000584
 8003200:	40014000 	.word	0x40014000

08003204 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003208:	4b0d      	ldr	r3, [pc, #52]	; (8003240 <MX_TIM10_Init+0x3c>)
 800320a:	4a0e      	ldr	r2, [pc, #56]	; (8003244 <MX_TIM10_Init+0x40>)
 800320c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 79;
 800320e:	4b0c      	ldr	r3, [pc, #48]	; (8003240 <MX_TIM10_Init+0x3c>)
 8003210:	224f      	movs	r2, #79	; 0x4f
 8003212:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003214:	4b0a      	ldr	r3, [pc, #40]	; (8003240 <MX_TIM10_Init+0x3c>)
 8003216:	2200      	movs	r2, #0
 8003218:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 9;
 800321a:	4b09      	ldr	r3, [pc, #36]	; (8003240 <MX_TIM10_Init+0x3c>)
 800321c:	2209      	movs	r2, #9
 800321e:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003220:	4b07      	ldr	r3, [pc, #28]	; (8003240 <MX_TIM10_Init+0x3c>)
 8003222:	2200      	movs	r2, #0
 8003224:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003226:	4b06      	ldr	r3, [pc, #24]	; (8003240 <MX_TIM10_Init+0x3c>)
 8003228:	2200      	movs	r2, #0
 800322a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800322c:	4804      	ldr	r0, [pc, #16]	; (8003240 <MX_TIM10_Init+0x3c>)
 800322e:	f007 ffdf 	bl	800b1f0 <HAL_TIM_Base_Init>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 8003238:	f7ff fbd6 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800323c:	bf00      	nop
 800323e:	bd80      	pop	{r7, pc}
 8003240:	200005cc 	.word	0x200005cc
 8003244:	40014400 	.word	0x40014400

08003248 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800324c:	4b0d      	ldr	r3, [pc, #52]	; (8003284 <MX_TIM11_Init+0x3c>)
 800324e:	4a0e      	ldr	r2, [pc, #56]	; (8003288 <MX_TIM11_Init+0x40>)
 8003250:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 79;
 8003252:	4b0c      	ldr	r3, [pc, #48]	; (8003284 <MX_TIM11_Init+0x3c>)
 8003254:	224f      	movs	r2, #79	; 0x4f
 8003256:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003258:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <MX_TIM11_Init+0x3c>)
 800325a:	2200      	movs	r2, #0
 800325c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 9;
 800325e:	4b09      	ldr	r3, [pc, #36]	; (8003284 <MX_TIM11_Init+0x3c>)
 8003260:	2209      	movs	r2, #9
 8003262:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003264:	4b07      	ldr	r3, [pc, #28]	; (8003284 <MX_TIM11_Init+0x3c>)
 8003266:	2200      	movs	r2, #0
 8003268:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800326a:	4b06      	ldr	r3, [pc, #24]	; (8003284 <MX_TIM11_Init+0x3c>)
 800326c:	2200      	movs	r2, #0
 800326e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003270:	4804      	ldr	r0, [pc, #16]	; (8003284 <MX_TIM11_Init+0x3c>)
 8003272:	f007 ffbd 	bl	800b1f0 <HAL_TIM_Base_Init>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <MX_TIM11_Init+0x38>
  {
    Error_Handler();
 800327c:	f7ff fbb4 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8003280:	bf00      	nop
 8003282:	bd80      	pop	{r7, pc}
 8003284:	20000614 	.word	0x20000614
 8003288:	40014800 	.word	0x40014800

0800328c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003292:	463b      	mov	r3, r7
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	609a      	str	r2, [r3, #8]
 800329c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800329e:	4b15      	ldr	r3, [pc, #84]	; (80032f4 <MX_TIM12_Init+0x68>)
 80032a0:	4a15      	ldr	r2, [pc, #84]	; (80032f8 <MX_TIM12_Init+0x6c>)
 80032a2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 79;
 80032a4:	4b13      	ldr	r3, [pc, #76]	; (80032f4 <MX_TIM12_Init+0x68>)
 80032a6:	224f      	movs	r2, #79	; 0x4f
 80032a8:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032aa:	4b12      	ldr	r3, [pc, #72]	; (80032f4 <MX_TIM12_Init+0x68>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 9;
 80032b0:	4b10      	ldr	r3, [pc, #64]	; (80032f4 <MX_TIM12_Init+0x68>)
 80032b2:	2209      	movs	r2, #9
 80032b4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032b6:	4b0f      	ldr	r3, [pc, #60]	; (80032f4 <MX_TIM12_Init+0x68>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032bc:	4b0d      	ldr	r3, [pc, #52]	; (80032f4 <MX_TIM12_Init+0x68>)
 80032be:	2200      	movs	r2, #0
 80032c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80032c2:	480c      	ldr	r0, [pc, #48]	; (80032f4 <MX_TIM12_Init+0x68>)
 80032c4:	f007 ff94 	bl	800b1f0 <HAL_TIM_Base_Init>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <MX_TIM12_Init+0x46>
  {
    Error_Handler();
 80032ce:	f7ff fb8b 	bl	80029e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032d6:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80032d8:	463b      	mov	r3, r7
 80032da:	4619      	mov	r1, r3
 80032dc:	4805      	ldr	r0, [pc, #20]	; (80032f4 <MX_TIM12_Init+0x68>)
 80032de:	f008 fa24 	bl	800b72a <HAL_TIM_ConfigClockSource>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <MX_TIM12_Init+0x60>
  {
    Error_Handler();
 80032e8:	f7ff fb7e 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80032ec:	bf00      	nop
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	2000065c 	.word	0x2000065c
 80032f8:	40001800 	.word	0x40001800

080032fc <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003300:	4b0d      	ldr	r3, [pc, #52]	; (8003338 <MX_TIM13_Init+0x3c>)
 8003302:	4a0e      	ldr	r2, [pc, #56]	; (800333c <MX_TIM13_Init+0x40>)
 8003304:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8003306:	4b0c      	ldr	r3, [pc, #48]	; (8003338 <MX_TIM13_Init+0x3c>)
 8003308:	224f      	movs	r2, #79	; 0x4f
 800330a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800330c:	4b0a      	ldr	r3, [pc, #40]	; (8003338 <MX_TIM13_Init+0x3c>)
 800330e:	2200      	movs	r2, #0
 8003310:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9;
 8003312:	4b09      	ldr	r3, [pc, #36]	; (8003338 <MX_TIM13_Init+0x3c>)
 8003314:	2209      	movs	r2, #9
 8003316:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003318:	4b07      	ldr	r3, [pc, #28]	; (8003338 <MX_TIM13_Init+0x3c>)
 800331a:	2200      	movs	r2, #0
 800331c:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800331e:	4b06      	ldr	r3, [pc, #24]	; (8003338 <MX_TIM13_Init+0x3c>)
 8003320:	2200      	movs	r2, #0
 8003322:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003324:	4804      	ldr	r0, [pc, #16]	; (8003338 <MX_TIM13_Init+0x3c>)
 8003326:	f007 ff63 	bl	800b1f0 <HAL_TIM_Base_Init>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <MX_TIM13_Init+0x38>
  {
    Error_Handler();
 8003330:	f7ff fb5a 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8003334:	bf00      	nop
 8003336:	bd80      	pop	{r7, pc}
 8003338:	200006a4 	.word	0x200006a4
 800333c:	40001c00 	.word	0x40001c00

08003340 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003344:	4b0d      	ldr	r3, [pc, #52]	; (800337c <MX_TIM14_Init+0x3c>)
 8003346:	4a0e      	ldr	r2, [pc, #56]	; (8003380 <MX_TIM14_Init+0x40>)
 8003348:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 800334a:	4b0c      	ldr	r3, [pc, #48]	; (800337c <MX_TIM14_Init+0x3c>)
 800334c:	224f      	movs	r2, #79	; 0x4f
 800334e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003350:	4b0a      	ldr	r3, [pc, #40]	; (800337c <MX_TIM14_Init+0x3c>)
 8003352:	2200      	movs	r2, #0
 8003354:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 9;
 8003356:	4b09      	ldr	r3, [pc, #36]	; (800337c <MX_TIM14_Init+0x3c>)
 8003358:	2209      	movs	r2, #9
 800335a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800335c:	4b07      	ldr	r3, [pc, #28]	; (800337c <MX_TIM14_Init+0x3c>)
 800335e:	2200      	movs	r2, #0
 8003360:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003362:	4b06      	ldr	r3, [pc, #24]	; (800337c <MX_TIM14_Init+0x3c>)
 8003364:	2200      	movs	r2, #0
 8003366:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003368:	4804      	ldr	r0, [pc, #16]	; (800337c <MX_TIM14_Init+0x3c>)
 800336a:	f007 ff41 	bl	800b1f0 <HAL_TIM_Base_Init>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d001      	beq.n	8003378 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003374:	f7ff fb38 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003378:	bf00      	nop
 800337a:	bd80      	pop	{r7, pc}
 800337c:	200006ec 	.word	0x200006ec
 8003380:	40002000 	.word	0x40002000

08003384 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b08e      	sub	sp, #56	; 0x38
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800338c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]
 8003394:	605a      	str	r2, [r3, #4]
 8003396:	609a      	str	r2, [r3, #8]
 8003398:	60da      	str	r2, [r3, #12]
 800339a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a4:	d12c      	bne.n	8003400 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033a6:	2300      	movs	r3, #0
 80033a8:	623b      	str	r3, [r7, #32]
 80033aa:	4b51      	ldr	r3, [pc, #324]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	4a50      	ldr	r2, [pc, #320]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033b0:	f043 0301 	orr.w	r3, r3, #1
 80033b4:	6413      	str	r3, [r2, #64]	; 0x40
 80033b6:	4b4e      	ldr	r3, [pc, #312]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	623b      	str	r3, [r7, #32]
 80033c0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c2:	2300      	movs	r3, #0
 80033c4:	61fb      	str	r3, [r7, #28]
 80033c6:	4b4a      	ldr	r3, [pc, #296]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ca:	4a49      	ldr	r2, [pc, #292]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033cc:	f043 0301 	orr.w	r3, r3, #1
 80033d0:	6313      	str	r3, [r2, #48]	; 0x30
 80033d2:	4b47      	ldr	r3, [pc, #284]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	61fb      	str	r3, [r7, #28]
 80033dc:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = Encoder4_B_Pin|Encoder4_A_Pin;
 80033de:	2322      	movs	r3, #34	; 0x22
 80033e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e2:	2302      	movs	r3, #2
 80033e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e6:	2300      	movs	r3, #0
 80033e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ea:	2300      	movs	r3, #0
 80033ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033ee:	2301      	movs	r3, #1
 80033f0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033f6:	4619      	mov	r1, r3
 80033f8:	483e      	ldr	r0, [pc, #248]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x170>)
 80033fa:	f004 fe3b 	bl	8008074 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80033fe:	e073      	b.n	80034e8 <HAL_TIM_Encoder_MspInit+0x164>
  else if(tim_encoderHandle->Instance==TIM3)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a3c      	ldr	r2, [pc, #240]	; (80034f8 <HAL_TIM_Encoder_MspInit+0x174>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d134      	bne.n	8003474 <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800340a:	2300      	movs	r3, #0
 800340c:	61bb      	str	r3, [r7, #24]
 800340e:	4b38      	ldr	r3, [pc, #224]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	4a37      	ldr	r2, [pc, #220]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003414:	f043 0302 	orr.w	r3, r3, #2
 8003418:	6413      	str	r3, [r2, #64]	; 0x40
 800341a:	4b35      	ldr	r3, [pc, #212]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	61bb      	str	r3, [r7, #24]
 8003424:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	617b      	str	r3, [r7, #20]
 800342a:	4b31      	ldr	r3, [pc, #196]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342e:	4a30      	ldr	r2, [pc, #192]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	6313      	str	r3, [r2, #48]	; 0x30
 8003436:	4b2e      	ldr	r3, [pc, #184]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	617b      	str	r3, [r7, #20]
 8003440:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Encoder3_A_Pin|Encoder3_B_Pin;
 8003442:	23c0      	movs	r3, #192	; 0xc0
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003446:	2302      	movs	r3, #2
 8003448:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344a:	2300      	movs	r3, #0
 800344c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800344e:	2300      	movs	r3, #0
 8003450:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003452:	2302      	movs	r3, #2
 8003454:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003456:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800345a:	4619      	mov	r1, r3
 800345c:	4825      	ldr	r0, [pc, #148]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x170>)
 800345e:	f004 fe09 	bl	8008074 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003462:	2200      	movs	r2, #0
 8003464:	2105      	movs	r1, #5
 8003466:	201d      	movs	r0, #29
 8003468:	f004 f970 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800346c:	201d      	movs	r0, #29
 800346e:	f004 f989 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 8003472:	e039      	b.n	80034e8 <HAL_TIM_Encoder_MspInit+0x164>
  else if(tim_encoderHandle->Instance==TIM4)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a20      	ldr	r2, [pc, #128]	; (80034fc <HAL_TIM_Encoder_MspInit+0x178>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d134      	bne.n	80034e8 <HAL_TIM_Encoder_MspInit+0x164>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800347e:	2300      	movs	r3, #0
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	4b1b      	ldr	r3, [pc, #108]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	4a1a      	ldr	r2, [pc, #104]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003488:	f043 0304 	orr.w	r3, r3, #4
 800348c:	6413      	str	r3, [r2, #64]	; 0x40
 800348e:	4b18      	ldr	r3, [pc, #96]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	613b      	str	r3, [r7, #16]
 8003498:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800349a:	2300      	movs	r3, #0
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	4b14      	ldr	r3, [pc, #80]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a2:	4a13      	ldr	r2, [pc, #76]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80034a4:	f043 0308 	orr.w	r3, r3, #8
 80034a8:	6313      	str	r3, [r2, #48]	; 0x30
 80034aa:	4b11      	ldr	r3, [pc, #68]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ae:	f003 0308 	and.w	r3, r3, #8
 80034b2:	60fb      	str	r3, [r7, #12]
 80034b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder2_A_Pin|Encoder2_B_Pin;
 80034b6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80034ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034bc:	2302      	movs	r3, #2
 80034be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c0:	2300      	movs	r3, #0
 80034c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c4:	2300      	movs	r3, #0
 80034c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80034c8:	2302      	movs	r3, #2
 80034ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034d0:	4619      	mov	r1, r3
 80034d2:	480b      	ldr	r0, [pc, #44]	; (8003500 <HAL_TIM_Encoder_MspInit+0x17c>)
 80034d4:	f004 fdce 	bl	8008074 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80034d8:	2200      	movs	r2, #0
 80034da:	2105      	movs	r1, #5
 80034dc:	201e      	movs	r0, #30
 80034de:	f004 f935 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034e2:	201e      	movs	r0, #30
 80034e4:	f004 f94e 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 80034e8:	bf00      	nop
 80034ea:	3738      	adds	r7, #56	; 0x38
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40020000 	.word	0x40020000
 80034f8:	40000400 	.word	0x40000400
 80034fc:	40000800 	.word	0x40000800
 8003500:	40020c00 	.word	0x40020c00

08003504 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b08a      	sub	sp, #40	; 0x28
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a70      	ldr	r2, [pc, #448]	; (80036d4 <HAL_TIM_Base_MspInit+0x1d0>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d116      	bne.n	8003544 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	627b      	str	r3, [r7, #36]	; 0x24
 800351a:	4b6f      	ldr	r3, [pc, #444]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	4a6e      	ldr	r2, [pc, #440]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003520:	f043 0310 	orr.w	r3, r3, #16
 8003524:	6413      	str	r3, [r2, #64]	; 0x40
 8003526:	4b6c      	ldr	r3, [pc, #432]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	f003 0310 	and.w	r3, r3, #16
 800352e:	627b      	str	r3, [r7, #36]	; 0x24
 8003530:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 7, 0);
 8003532:	2200      	movs	r2, #0
 8003534:	2107      	movs	r1, #7
 8003536:	2036      	movs	r0, #54	; 0x36
 8003538:	f004 f908 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800353c:	2036      	movs	r0, #54	; 0x36
 800353e:	f004 f921 	bl	8007784 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8003542:	e0c2      	b.n	80036ca <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM7)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a64      	ldr	r2, [pc, #400]	; (80036dc <HAL_TIM_Base_MspInit+0x1d8>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d116      	bne.n	800357c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	623b      	str	r3, [r7, #32]
 8003552:	4b61      	ldr	r3, [pc, #388]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003556:	4a60      	ldr	r2, [pc, #384]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003558:	f043 0320 	orr.w	r3, r3, #32
 800355c:	6413      	str	r3, [r2, #64]	; 0x40
 800355e:	4b5e      	ldr	r3, [pc, #376]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	f003 0320 	and.w	r3, r3, #32
 8003566:	623b      	str	r3, [r7, #32]
 8003568:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM7_IRQn, 6, 0);
 800356a:	2200      	movs	r2, #0
 800356c:	2106      	movs	r1, #6
 800356e:	2037      	movs	r0, #55	; 0x37
 8003570:	f004 f8ec 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003574:	2037      	movs	r0, #55	; 0x37
 8003576:	f004 f905 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 800357a:	e0a6      	b.n	80036ca <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM9)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a57      	ldr	r2, [pc, #348]	; (80036e0 <HAL_TIM_Base_MspInit+0x1dc>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d116      	bne.n	80035b4 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	61fb      	str	r3, [r7, #28]
 800358a:	4b53      	ldr	r3, [pc, #332]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 800358c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358e:	4a52      	ldr	r2, [pc, #328]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003594:	6453      	str	r3, [r2, #68]	; 0x44
 8003596:	4b50      	ldr	r3, [pc, #320]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800359e:	61fb      	str	r3, [r7, #28]
 80035a0:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80035a2:	2200      	movs	r2, #0
 80035a4:	2105      	movs	r1, #5
 80035a6:	2018      	movs	r0, #24
 80035a8:	f004 f8d0 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80035ac:	2018      	movs	r0, #24
 80035ae:	f004 f8e9 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 80035b2:	e08a      	b.n	80036ca <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM10)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a4a      	ldr	r2, [pc, #296]	; (80036e4 <HAL_TIM_Base_MspInit+0x1e0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d116      	bne.n	80035ec <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80035be:	2300      	movs	r3, #0
 80035c0:	61bb      	str	r3, [r7, #24]
 80035c2:	4b45      	ldr	r3, [pc, #276]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c6:	4a44      	ldr	r2, [pc, #272]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035cc:	6453      	str	r3, [r2, #68]	; 0x44
 80035ce:	4b42      	ldr	r3, [pc, #264]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d6:	61bb      	str	r3, [r7, #24]
 80035d8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80035da:	2200      	movs	r2, #0
 80035dc:	2105      	movs	r1, #5
 80035de:	2019      	movs	r0, #25
 80035e0:	f004 f8b4 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80035e4:	2019      	movs	r0, #25
 80035e6:	f004 f8cd 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 80035ea:	e06e      	b.n	80036ca <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM11)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a3d      	ldr	r2, [pc, #244]	; (80036e8 <HAL_TIM_Base_MspInit+0x1e4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d116      	bne.n	8003624 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	617b      	str	r3, [r7, #20]
 80035fa:	4b37      	ldr	r3, [pc, #220]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	4a36      	ldr	r2, [pc, #216]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003600:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003604:	6453      	str	r3, [r2, #68]	; 0x44
 8003606:	4b34      	ldr	r3, [pc, #208]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800360a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8003612:	2200      	movs	r2, #0
 8003614:	2105      	movs	r1, #5
 8003616:	201a      	movs	r0, #26
 8003618:	f004 f898 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800361c:	201a      	movs	r0, #26
 800361e:	f004 f8b1 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 8003622:	e052      	b.n	80036ca <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM12)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a30      	ldr	r2, [pc, #192]	; (80036ec <HAL_TIM_Base_MspInit+0x1e8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d116      	bne.n	800365c <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	613b      	str	r3, [r7, #16]
 8003632:	4b29      	ldr	r3, [pc, #164]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	4a28      	ldr	r2, [pc, #160]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800363c:	6413      	str	r3, [r2, #64]	; 0x40
 800363e:	4b26      	ldr	r3, [pc, #152]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003646:	613b      	str	r3, [r7, #16]
 8003648:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 800364a:	2200      	movs	r2, #0
 800364c:	2105      	movs	r1, #5
 800364e:	202b      	movs	r0, #43	; 0x2b
 8003650:	f004 f87c 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8003654:	202b      	movs	r0, #43	; 0x2b
 8003656:	f004 f895 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 800365a:	e036      	b.n	80036ca <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM13)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a23      	ldr	r2, [pc, #140]	; (80036f0 <HAL_TIM_Base_MspInit+0x1ec>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d116      	bne.n	8003694 <HAL_TIM_Base_MspInit+0x190>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003666:	2300      	movs	r3, #0
 8003668:	60fb      	str	r3, [r7, #12]
 800366a:	4b1b      	ldr	r3, [pc, #108]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	4a1a      	ldr	r2, [pc, #104]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003674:	6413      	str	r3, [r2, #64]	; 0x40
 8003676:	4b18      	ldr	r3, [pc, #96]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367e:	60fb      	str	r3, [r7, #12]
 8003680:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8003682:	2200      	movs	r2, #0
 8003684:	2105      	movs	r1, #5
 8003686:	202c      	movs	r0, #44	; 0x2c
 8003688:	f004 f860 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800368c:	202c      	movs	r0, #44	; 0x2c
 800368e:	f004 f879 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 8003692:	e01a      	b.n	80036ca <HAL_TIM_Base_MspInit+0x1c6>
  else if(tim_baseHandle->Instance==TIM14)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a16      	ldr	r2, [pc, #88]	; (80036f4 <HAL_TIM_Base_MspInit+0x1f0>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d115      	bne.n	80036ca <HAL_TIM_Base_MspInit+0x1c6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	4b0d      	ldr	r3, [pc, #52]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	4a0c      	ldr	r2, [pc, #48]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 80036a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ac:	6413      	str	r3, [r2, #64]	; 0x40
 80036ae:	4b0a      	ldr	r3, [pc, #40]	; (80036d8 <HAL_TIM_Base_MspInit+0x1d4>)
 80036b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 80036ba:	2200      	movs	r2, #0
 80036bc:	2105      	movs	r1, #5
 80036be:	202d      	movs	r0, #45	; 0x2d
 80036c0:	f004 f844 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80036c4:	202d      	movs	r0, #45	; 0x2d
 80036c6:	f004 f85d 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 80036ca:	bf00      	nop
 80036cc:	3728      	adds	r7, #40	; 0x28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40001000 	.word	0x40001000
 80036d8:	40023800 	.word	0x40023800
 80036dc:	40001400 	.word	0x40001400
 80036e0:	40014000 	.word	0x40014000
 80036e4:	40014400 	.word	0x40014400
 80036e8:	40014800 	.word	0x40014800
 80036ec:	40001800 	.word	0x40001800
 80036f0:	40001c00 	.word	0x40001c00
 80036f4:	40002000 	.word	0x40002000

080036f8 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80036fc:	4b11      	ldr	r3, [pc, #68]	; (8003744 <MX_UART4_Init+0x4c>)
 80036fe:	4a12      	ldr	r2, [pc, #72]	; (8003748 <MX_UART4_Init+0x50>)
 8003700:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003702:	4b10      	ldr	r3, [pc, #64]	; (8003744 <MX_UART4_Init+0x4c>)
 8003704:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003708:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800370a:	4b0e      	ldr	r3, [pc, #56]	; (8003744 <MX_UART4_Init+0x4c>)
 800370c:	2200      	movs	r2, #0
 800370e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003710:	4b0c      	ldr	r3, [pc, #48]	; (8003744 <MX_UART4_Init+0x4c>)
 8003712:	2200      	movs	r2, #0
 8003714:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003716:	4b0b      	ldr	r3, [pc, #44]	; (8003744 <MX_UART4_Init+0x4c>)
 8003718:	2200      	movs	r2, #0
 800371a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800371c:	4b09      	ldr	r3, [pc, #36]	; (8003744 <MX_UART4_Init+0x4c>)
 800371e:	220c      	movs	r2, #12
 8003720:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003722:	4b08      	ldr	r3, [pc, #32]	; (8003744 <MX_UART4_Init+0x4c>)
 8003724:	2200      	movs	r2, #0
 8003726:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003728:	4b06      	ldr	r3, [pc, #24]	; (8003744 <MX_UART4_Init+0x4c>)
 800372a:	2200      	movs	r2, #0
 800372c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800372e:	4805      	ldr	r0, [pc, #20]	; (8003744 <MX_UART4_Init+0x4c>)
 8003730:	f008 fab4 	bl	800bc9c <HAL_UART_Init>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800373a:	f7ff f955 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800373e:	bf00      	nop
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	200007a0 	.word	0x200007a0
 8003748:	40004c00 	.word	0x40004c00

0800374c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */
#ifndef DushuModule
  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003750:	4b13      	ldr	r3, [pc, #76]	; (80037a0 <MX_UART5_Init+0x54>)
 8003752:	4a14      	ldr	r2, [pc, #80]	; (80037a4 <MX_UART5_Init+0x58>)
 8003754:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8003756:	4b12      	ldr	r3, [pc, #72]	; (80037a0 <MX_UART5_Init+0x54>)
 8003758:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800375c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800375e:	4b10      	ldr	r3, [pc, #64]	; (80037a0 <MX_UART5_Init+0x54>)
 8003760:	2200      	movs	r2, #0
 8003762:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003764:	4b0e      	ldr	r3, [pc, #56]	; (80037a0 <MX_UART5_Init+0x54>)
 8003766:	2200      	movs	r2, #0
 8003768:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800376a:	4b0d      	ldr	r3, [pc, #52]	; (80037a0 <MX_UART5_Init+0x54>)
 800376c:	2200      	movs	r2, #0
 800376e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003770:	4b0b      	ldr	r3, [pc, #44]	; (80037a0 <MX_UART5_Init+0x54>)
 8003772:	220c      	movs	r2, #12
 8003774:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003776:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <MX_UART5_Init+0x54>)
 8003778:	2200      	movs	r2, #0
 800377a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800377c:	4b08      	ldr	r3, [pc, #32]	; (80037a0 <MX_UART5_Init+0x54>)
 800377e:	2200      	movs	r2, #0
 8003780:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003782:	4807      	ldr	r0, [pc, #28]	; (80037a0 <MX_UART5_Init+0x54>)
 8003784:	f008 fa8a 	bl	800bc9c <HAL_UART_Init>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800378e:	f7ff f92b 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */
  HAL_UART_Receive_IT(&huart5, (uint8_t *)aRxBuffer, 1);
 8003792:	2201      	movs	r2, #1
 8003794:	4904      	ldr	r1, [pc, #16]	; (80037a8 <MX_UART5_Init+0x5c>)
 8003796:	4802      	ldr	r0, [pc, #8]	; (80037a0 <MX_UART5_Init+0x54>)
 8003798:	f008 fba4 	bl	800bee4 <HAL_UART_Receive_IT>
  }
  HAL_UART_Receive_IT(&huart5, (uint8_t *)aRxBuffer, 1);	//UART_IT_RXNE
#endif
  /* USER CODE END UART5_Init 2 */

}
 800379c:	bf00      	nop
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	200007e4 	.word	0x200007e4
 80037a4:	40005000 	.word	0x40005000
 80037a8:	20000734 	.word	0x20000734

080037ac <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80037b0:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037b2:	4a12      	ldr	r2, [pc, #72]	; (80037fc <MX_USART1_UART_Init+0x50>)
 80037b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80037b6:	4b10      	ldr	r3, [pc, #64]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80037bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80037be:	4b0e      	ldr	r3, [pc, #56]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80037c4:	4b0c      	ldr	r3, [pc, #48]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80037ca:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80037d0:	4b09      	ldr	r3, [pc, #36]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037d2:	220c      	movs	r2, #12
 80037d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037d6:	4b08      	ldr	r3, [pc, #32]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037d8:	2200      	movs	r2, #0
 80037da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80037dc:	4b06      	ldr	r3, [pc, #24]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037de:	2200      	movs	r2, #0
 80037e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80037e2:	4805      	ldr	r0, [pc, #20]	; (80037f8 <MX_USART1_UART_Init+0x4c>)
 80037e4:	f008 fa5a 	bl	800bc9c <HAL_UART_Init>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d001      	beq.n	80037f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80037ee:	f7ff f8fb 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80037f2:	bf00      	nop
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	20000828 	.word	0x20000828
 80037fc:	40011000 	.word	0x40011000

08003800 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <MX_USART3_UART_Init+0x4c>)
 8003806:	4a12      	ldr	r2, [pc, #72]	; (8003850 <MX_USART3_UART_Init+0x50>)
 8003808:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800380a:	4b10      	ldr	r3, [pc, #64]	; (800384c <MX_USART3_UART_Init+0x4c>)
 800380c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003810:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003812:	4b0e      	ldr	r3, [pc, #56]	; (800384c <MX_USART3_UART_Init+0x4c>)
 8003814:	2200      	movs	r2, #0
 8003816:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003818:	4b0c      	ldr	r3, [pc, #48]	; (800384c <MX_USART3_UART_Init+0x4c>)
 800381a:	2200      	movs	r2, #0
 800381c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800381e:	4b0b      	ldr	r3, [pc, #44]	; (800384c <MX_USART3_UART_Init+0x4c>)
 8003820:	2200      	movs	r2, #0
 8003822:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003824:	4b09      	ldr	r3, [pc, #36]	; (800384c <MX_USART3_UART_Init+0x4c>)
 8003826:	220c      	movs	r2, #12
 8003828:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800382a:	4b08      	ldr	r3, [pc, #32]	; (800384c <MX_USART3_UART_Init+0x4c>)
 800382c:	2200      	movs	r2, #0
 800382e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003830:	4b06      	ldr	r3, [pc, #24]	; (800384c <MX_USART3_UART_Init+0x4c>)
 8003832:	2200      	movs	r2, #0
 8003834:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003836:	4805      	ldr	r0, [pc, #20]	; (800384c <MX_USART3_UART_Init+0x4c>)
 8003838:	f008 fa30 	bl	800bc9c <HAL_UART_Init>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003842:	f7ff f8d1 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003846:	bf00      	nop
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	2000086c 	.word	0x2000086c
 8003850:	40004800 	.word	0x40004800

08003854 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b090      	sub	sp, #64	; 0x40
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a79      	ldr	r2, [pc, #484]	; (8003a58 <HAL_UART_MspInit+0x204>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d12d      	bne.n	80038d2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	62bb      	str	r3, [r7, #40]	; 0x28
 800387a:	4b78      	ldr	r3, [pc, #480]	; (8003a5c <HAL_UART_MspInit+0x208>)
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	4a77      	ldr	r2, [pc, #476]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003880:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003884:	6413      	str	r3, [r2, #64]	; 0x40
 8003886:	4b75      	ldr	r3, [pc, #468]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800388e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003890:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
 8003896:	4b71      	ldr	r3, [pc, #452]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	4a70      	ldr	r2, [pc, #448]	; (8003a5c <HAL_UART_MspInit+0x208>)
 800389c:	f043 0304 	orr.w	r3, r3, #4
 80038a0:	6313      	str	r3, [r2, #48]	; 0x30
 80038a2:	4b6e      	ldr	r3, [pc, #440]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	f003 0304 	and.w	r3, r3, #4
 80038aa:	627b      	str	r3, [r7, #36]	; 0x24
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80038ae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80038b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b4:	2302      	movs	r3, #2
 80038b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b8:	2300      	movs	r3, #0
 80038ba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038bc:	2303      	movs	r3, #3
 80038be:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80038c0:	2308      	movs	r3, #8
 80038c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038c8:	4619      	mov	r1, r3
 80038ca:	4865      	ldr	r0, [pc, #404]	; (8003a60 <HAL_UART_MspInit+0x20c>)
 80038cc:	f004 fbd2 	bl	8008074 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80038d0:	e0bd      	b.n	8003a4e <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==UART5)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a63      	ldr	r2, [pc, #396]	; (8003a64 <HAL_UART_MspInit+0x210>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d153      	bne.n	8003984 <HAL_UART_MspInit+0x130>
    __HAL_RCC_UART5_CLK_ENABLE();
 80038dc:	2300      	movs	r3, #0
 80038de:	623b      	str	r3, [r7, #32]
 80038e0:	4b5e      	ldr	r3, [pc, #376]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	4a5d      	ldr	r2, [pc, #372]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80038e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038ea:	6413      	str	r3, [r2, #64]	; 0x40
 80038ec:	4b5b      	ldr	r3, [pc, #364]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80038ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038f4:	623b      	str	r3, [r7, #32]
 80038f6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038f8:	2300      	movs	r3, #0
 80038fa:	61fb      	str	r3, [r7, #28]
 80038fc:	4b57      	ldr	r3, [pc, #348]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80038fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003900:	4a56      	ldr	r2, [pc, #344]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003902:	f043 0304 	orr.w	r3, r3, #4
 8003906:	6313      	str	r3, [r2, #48]	; 0x30
 8003908:	4b54      	ldr	r3, [pc, #336]	; (8003a5c <HAL_UART_MspInit+0x208>)
 800390a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390c:	f003 0304 	and.w	r3, r3, #4
 8003910:	61fb      	str	r3, [r7, #28]
 8003912:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003914:	2300      	movs	r3, #0
 8003916:	61bb      	str	r3, [r7, #24]
 8003918:	4b50      	ldr	r3, [pc, #320]	; (8003a5c <HAL_UART_MspInit+0x208>)
 800391a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391c:	4a4f      	ldr	r2, [pc, #316]	; (8003a5c <HAL_UART_MspInit+0x208>)
 800391e:	f043 0308 	orr.w	r3, r3, #8
 8003922:	6313      	str	r3, [r2, #48]	; 0x30
 8003924:	4b4d      	ldr	r3, [pc, #308]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	61bb      	str	r3, [r7, #24]
 800392e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003930:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003934:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003936:	2302      	movs	r3, #2
 8003938:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393a:	2300      	movs	r3, #0
 800393c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800393e:	2303      	movs	r3, #3
 8003940:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003942:	2308      	movs	r3, #8
 8003944:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003946:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800394a:	4619      	mov	r1, r3
 800394c:	4844      	ldr	r0, [pc, #272]	; (8003a60 <HAL_UART_MspInit+0x20c>)
 800394e:	f004 fb91 	bl	8008074 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003952:	2304      	movs	r3, #4
 8003954:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003956:	2302      	movs	r3, #2
 8003958:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800395e:	2303      	movs	r3, #3
 8003960:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003962:	2308      	movs	r3, #8
 8003964:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003966:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800396a:	4619      	mov	r1, r3
 800396c:	483e      	ldr	r0, [pc, #248]	; (8003a68 <HAL_UART_MspInit+0x214>)
 800396e:	f004 fb81 	bl	8008074 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 9, 0);
 8003972:	2200      	movs	r2, #0
 8003974:	2109      	movs	r1, #9
 8003976:	2035      	movs	r0, #53	; 0x35
 8003978:	f003 fee8 	bl	800774c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800397c:	2035      	movs	r0, #53	; 0x35
 800397e:	f003 ff01 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 8003982:	e064      	b.n	8003a4e <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a38      	ldr	r2, [pc, #224]	; (8003a6c <HAL_UART_MspInit+0x218>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d12d      	bne.n	80039ea <HAL_UART_MspInit+0x196>
    __HAL_RCC_USART1_CLK_ENABLE();
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	4b32      	ldr	r3, [pc, #200]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	4a31      	ldr	r2, [pc, #196]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003998:	f043 0310 	orr.w	r3, r3, #16
 800399c:	6453      	str	r3, [r2, #68]	; 0x44
 800399e:	4b2f      	ldr	r3, [pc, #188]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80039a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a2:	f003 0310 	and.w	r3, r3, #16
 80039a6:	617b      	str	r3, [r7, #20]
 80039a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039aa:	2300      	movs	r3, #0
 80039ac:	613b      	str	r3, [r7, #16]
 80039ae:	4b2b      	ldr	r3, [pc, #172]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80039b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b2:	4a2a      	ldr	r2, [pc, #168]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80039b4:	f043 0301 	orr.w	r3, r3, #1
 80039b8:	6313      	str	r3, [r2, #48]	; 0x30
 80039ba:	4b28      	ldr	r3, [pc, #160]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	613b      	str	r3, [r7, #16]
 80039c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80039c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80039ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039cc:	2302      	movs	r3, #2
 80039ce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d0:	2300      	movs	r3, #0
 80039d2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d4:	2303      	movs	r3, #3
 80039d6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039d8:	2307      	movs	r3, #7
 80039da:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039e0:	4619      	mov	r1, r3
 80039e2:	4823      	ldr	r0, [pc, #140]	; (8003a70 <HAL_UART_MspInit+0x21c>)
 80039e4:	f004 fb46 	bl	8008074 <HAL_GPIO_Init>
}
 80039e8:	e031      	b.n	8003a4e <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART3)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a21      	ldr	r2, [pc, #132]	; (8003a74 <HAL_UART_MspInit+0x220>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d12c      	bne.n	8003a4e <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	4b18      	ldr	r3, [pc, #96]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80039fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fc:	4a17      	ldr	r2, [pc, #92]	; (8003a5c <HAL_UART_MspInit+0x208>)
 80039fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a02:	6413      	str	r3, [r2, #64]	; 0x40
 8003a04:	4b15      	ldr	r3, [pc, #84]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a0c:	60fb      	str	r3, [r7, #12]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a10:	2300      	movs	r3, #0
 8003a12:	60bb      	str	r3, [r7, #8]
 8003a14:	4b11      	ldr	r3, [pc, #68]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a18:	4a10      	ldr	r2, [pc, #64]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003a1a:	f043 0308 	orr.w	r3, r3, #8
 8003a1e:	6313      	str	r3, [r2, #48]	; 0x30
 8003a20:	4b0e      	ldr	r3, [pc, #56]	; (8003a5c <HAL_UART_MspInit+0x208>)
 8003a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	60bb      	str	r3, [r7, #8]
 8003a2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a2c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003a30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a32:	2302      	movs	r3, #2
 8003a34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a36:	2300      	movs	r3, #0
 8003a38:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a3e:	2307      	movs	r3, #7
 8003a40:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a46:	4619      	mov	r1, r3
 8003a48:	4807      	ldr	r0, [pc, #28]	; (8003a68 <HAL_UART_MspInit+0x214>)
 8003a4a:	f004 fb13 	bl	8008074 <HAL_GPIO_Init>
}
 8003a4e:	bf00      	nop
 8003a50:	3740      	adds	r7, #64	; 0x40
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40004c00 	.word	0x40004c00
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	40020800 	.word	0x40020800
 8003a64:	40005000 	.word	0x40005000
 8003a68:	40020c00 	.word	0x40020c00
 8003a6c:	40011000 	.word	0x40011000
 8003a70:	40020000 	.word	0x40020000
 8003a74:	40004800 	.word	0x40004800

08003a78 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */

#ifndef DushuModule
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
	if(huart->Instance==UART5)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a2e      	ldr	r2, [pc, #184]	; (8003b40 <HAL_UART_RxCpltCallback+0xc8>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d155      	bne.n	8003b36 <HAL_UART_RxCpltCallback+0xbe>
	{
		if ( USART_RX_STA&0x8000 ){		// (bit15-1)
 8003a8a:	4b2e      	ldr	r3, [pc, #184]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003a8c:	881b      	ldrh	r3, [r3, #0]
 8003a8e:	b21b      	sxth	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	db50      	blt.n	8003b36 <HAL_UART_RxCpltCallback+0xbe>
			;							// data
		}
		else{
			if( USART_RX_STA&0x4000 ){		// 
 8003a94:	4b2b      	ldr	r3, [pc, #172]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003a96:	881b      	ldrh	r3, [r3, #0]
 8003a98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d02a      	beq.n	8003af6 <HAL_UART_RxCpltCallback+0x7e>
				if( aRxBuffer[0]==0x55 ){	// 
 8003aa0:	4b29      	ldr	r3, [pc, #164]	; (8003b48 <HAL_UART_RxCpltCallback+0xd0>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	2b55      	cmp	r3, #85	; 0x55
 8003aa6:	d117      	bne.n	8003ad8 <HAL_UART_RxCpltCallback+0x60>
					USART_RX_STA|=0x8000;
 8003aa8:	4b26      	ldr	r3, [pc, #152]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003aaa:	881b      	ldrh	r3, [r3, #0]
 8003aac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ab0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	4b23      	ldr	r3, [pc, #140]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003ab8:	801a      	strh	r2, [r3, #0]
					USART5_RX_BUF[USART_RX_STA&0X3FFF]=aRxBuffer[0] ;
 8003aba:	4b22      	ldr	r3, [pc, #136]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003abc:	881b      	ldrh	r3, [r3, #0]
 8003abe:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003ac2:	4a21      	ldr	r2, [pc, #132]	; (8003b48 <HAL_UART_RxCpltCallback+0xd0>)
 8003ac4:	7811      	ldrb	r1, [r2, #0]
 8003ac6:	4a21      	ldr	r2, [pc, #132]	; (8003b4c <HAL_UART_RxCpltCallback+0xd4>)
 8003ac8:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8003aca:	4b1e      	ldr	r3, [pc, #120]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003acc:	881b      	ldrh	r3, [r3, #0]
 8003ace:	3301      	adds	r3, #1
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	4b1c      	ldr	r3, [pc, #112]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003ad4:	801a      	strh	r2, [r3, #0]
					USART_RX_STA=0;
				}
			}
		}
	}
}
 8003ad6:	e02e      	b.n	8003b36 <HAL_UART_RxCpltCallback+0xbe>
					USART5_RX_BUF[USART_RX_STA&0X3FFF]=aRxBuffer[0] ;
 8003ad8:	4b1a      	ldr	r3, [pc, #104]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003ada:	881b      	ldrh	r3, [r3, #0]
 8003adc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003ae0:	4a19      	ldr	r2, [pc, #100]	; (8003b48 <HAL_UART_RxCpltCallback+0xd0>)
 8003ae2:	7811      	ldrb	r1, [r2, #0]
 8003ae4:	4a19      	ldr	r2, [pc, #100]	; (8003b4c <HAL_UART_RxCpltCallback+0xd4>)
 8003ae6:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8003ae8:	4b16      	ldr	r3, [pc, #88]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	3301      	adds	r3, #1
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	4b14      	ldr	r3, [pc, #80]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003af2:	801a      	strh	r2, [r3, #0]
}
 8003af4:	e01f      	b.n	8003b36 <HAL_UART_RxCpltCallback+0xbe>
				if(aRxBuffer[0]==0xAA){
 8003af6:	4b14      	ldr	r3, [pc, #80]	; (8003b48 <HAL_UART_RxCpltCallback+0xd0>)
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	2baa      	cmp	r3, #170	; 0xaa
 8003afc:	d118      	bne.n	8003b30 <HAL_UART_RxCpltCallback+0xb8>
					USART_RX_STA|=0x4000;
 8003afe:	4b11      	ldr	r3, [pc, #68]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003b00:	881b      	ldrh	r3, [r3, #0]
 8003b02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	4b0e      	ldr	r3, [pc, #56]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003b0a:	801a      	strh	r2, [r3, #0]
					USART5_RX_BUF[USART_RX_STA&0X3FFF]=aRxBuffer[0] ;
 8003b0c:	4b0d      	ldr	r3, [pc, #52]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003b0e:	881b      	ldrh	r3, [r3, #0]
 8003b10:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003b14:	4a0c      	ldr	r2, [pc, #48]	; (8003b48 <HAL_UART_RxCpltCallback+0xd0>)
 8003b16:	7811      	ldrb	r1, [r2, #0]
 8003b18:	4a0c      	ldr	r2, [pc, #48]	; (8003b4c <HAL_UART_RxCpltCallback+0xd4>)
 8003b1a:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8003b1c:	4b09      	ldr	r3, [pc, #36]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	3301      	adds	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	4b07      	ldr	r3, [pc, #28]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003b26:	801a      	strh	r2, [r3, #0]
					HAL_TIM_Base_Start_IT(&htim9);
 8003b28:	4809      	ldr	r0, [pc, #36]	; (8003b50 <HAL_UART_RxCpltCallback+0xd8>)
 8003b2a:	f007 fbb1 	bl	800b290 <HAL_TIM_Base_Start_IT>
}
 8003b2e:	e002      	b.n	8003b36 <HAL_UART_RxCpltCallback+0xbe>
					USART_RX_STA=0;
 8003b30:	4b04      	ldr	r3, [pc, #16]	; (8003b44 <HAL_UART_RxCpltCallback+0xcc>)
 8003b32:	2200      	movs	r2, #0
 8003b34:	801a      	strh	r2, [r3, #0]
}
 8003b36:	bf00      	nop
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40005000 	.word	0x40005000
 8003b44:	2000079c 	.word	0x2000079c
 8003b48:	20000734 	.word	0x20000734
 8003b4c:	20000738 	.word	0x20000738
 8003b50:	20000584 	.word	0x20000584

08003b54 <FDC2112_Write_Reg_I2C>:
/* ****************
 * FDC2112_Write_Reg_I2C2
 * FDC2112uint16_t
 ******************/
void FDC2112_Write_Reg_I2C(uint16_t MemAddress,uint16_t data)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b088      	sub	sp, #32
 8003b58:	af04      	add	r7, sp, #16
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	460a      	mov	r2, r1
 8003b5e:	80fb      	strh	r3, [r7, #6]
 8003b60:	4613      	mov	r3, r2
 8003b62:	80bb      	strh	r3, [r7, #4]
	uint8_t temp_data[2];
	temp_data[0] = (data>>8);
 8003b64:	88bb      	ldrh	r3, [r7, #4]
 8003b66:	0a1b      	lsrs	r3, r3, #8
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	733b      	strb	r3, [r7, #12]
	temp_data[1] = (data & 0xff);
 8003b6e:	88bb      	ldrh	r3, [r7, #4]
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(&hi2c2,FDC2112_W,MemAddress,I2C_MEMADD_SIZE_8BIT,temp_data,2,1000);
 8003b74:	88fa      	ldrh	r2, [r7, #6]
 8003b76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b7a:	9302      	str	r3, [sp, #8]
 8003b7c:	2302      	movs	r3, #2
 8003b7e:	9301      	str	r3, [sp, #4]
 8003b80:	f107 030c 	add.w	r3, r7, #12
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	2301      	movs	r3, #1
 8003b88:	2156      	movs	r1, #86	; 0x56
 8003b8a:	4805      	ldr	r0, [pc, #20]	; (8003ba0 <FDC2112_Write_Reg_I2C+0x4c>)
 8003b8c:	f004 fdb6 	bl	80086fc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8003b90:	200a      	movs	r0, #10
 8003b92:	f003 f9a1 	bl	8006ed8 <HAL_Delay>
}
 8003b96:	bf00      	nop
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	200002e0 	.word	0x200002e0

08003ba4 <FDC2112_Read_Data_I2C>:
	}
	return 0;
}
#else
uint32_t FDC2112_Read_Data_I2C(uint16_t ADDR_MSB , uint16_t ADDR_LSB)   //FDC221428bitMSBLSB
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b088      	sub	sp, #32
 8003ba8:	af02      	add	r7, sp, #8
 8003baa:	4603      	mov	r3, r0
 8003bac:	460a      	mov	r2, r1
 8003bae:	80fb      	strh	r3, [r7, #6]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	80bb      	strh	r3, [r7, #4]
	uint32_t data_temp;
	uint8_t temp_MSB[2];
	uint8_t temp_LSB[2];
	if ( HAL_I2C_Mem_Read_IT(&hi2c2,FDC2112_R,ADDR_MSB,I2C_MEMADD_SIZE_8BIT,&temp_MSB[0],2) == HAL_OK){
 8003bb4:	88fa      	ldrh	r2, [r7, #6]
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	f107 0310 	add.w	r3, r7, #16
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	2157      	movs	r1, #87	; 0x57
 8003bc4:	481e      	ldr	r0, [pc, #120]	; (8003c40 <FDC2112_Read_Data_I2C+0x9c>)
 8003bc6:	f004 fe93 	bl	80088f0 <HAL_I2C_Mem_Read_IT>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d119      	bne.n	8003c04 <FDC2112_Read_Data_I2C+0x60>
	//if ( HAL_I2C_Mem_Read_DMA(&hi2c2,FDC2112_R,ADDR_MSB,I2C_MEMADD_SIZE_8BIT,&temp[0],2) == HAL_OK){    // DMA
		HAL_Delay(1);
 8003bd0:	2001      	movs	r0, #1
 8003bd2:	f003 f981 	bl	8006ed8 <HAL_Delay>
		temp_MSB[0] = temp_MSB[0]<<4;
 8003bd6:	7c3b      	ldrb	r3, [r7, #16]
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	743b      	strb	r3, [r7, #16]
		temp_MSB[0] = temp_MSB[0]>>4;
 8003bde:	7c3b      	ldrb	r3, [r7, #16]
 8003be0:	091b      	lsrs	r3, r3, #4
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	743b      	strb	r3, [r7, #16]
	}
	else{
		printf("[WRONG]HAL_NotOK get\r\n");
		return 0;
	}
	if ( HAL_I2C_Mem_Read_IT(&hi2c2,FDC2112_R,ADDR_LSB,I2C_MEMADD_SIZE_8BIT,&temp_LSB[0],2) == HAL_OK){
 8003be6:	88ba      	ldrh	r2, [r7, #4]
 8003be8:	2302      	movs	r3, #2
 8003bea:	9301      	str	r3, [sp, #4]
 8003bec:	f107 030c 	add.w	r3, r7, #12
 8003bf0:	9300      	str	r3, [sp, #0]
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	2157      	movs	r1, #87	; 0x57
 8003bf6:	4812      	ldr	r0, [pc, #72]	; (8003c40 <FDC2112_Read_Data_I2C+0x9c>)
 8003bf8:	f004 fe7a 	bl	80088f0 <HAL_I2C_Mem_Read_IT>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d115      	bne.n	8003c2e <FDC2112_Read_Data_I2C+0x8a>
 8003c02:	e004      	b.n	8003c0e <FDC2112_Read_Data_I2C+0x6a>
		printf("[WRONG]HAL_NotOK get\r\n");
 8003c04:	480f      	ldr	r0, [pc, #60]	; (8003c44 <FDC2112_Read_Data_I2C+0xa0>)
 8003c06:	f00c fd7f 	bl	8010708 <puts>
		return 0;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	e013      	b.n	8003c36 <FDC2112_Read_Data_I2C+0x92>
	//if ( HAL_I2C_Mem_Read_DMA(&hi2c2,FDC2112_R,ADDR_MSB,I2C_MEMADD_SIZE_8BIT,&temp[0],2) == HAL_OK){    // DMA
		HAL_Delay(1);
 8003c0e:	2001      	movs	r0, #1
 8003c10:	f003 f962 	bl	8006ed8 <HAL_Delay>
	}
	else{
		printf("[WRONG]HAL_NotOK get\r\n");
		return 0;
	}
	data_temp = (unsigned int)( (temp_MSB[0]<<24) | (temp_MSB[1]<<16)| (temp_LSB[0]<<8) |  temp_LSB[1] ) ;
 8003c14:	7c3b      	ldrb	r3, [r7, #16]
 8003c16:	061a      	lsls	r2, r3, #24
 8003c18:	7c7b      	ldrb	r3, [r7, #17]
 8003c1a:	041b      	lsls	r3, r3, #16
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	7b3b      	ldrb	r3, [r7, #12]
 8003c20:	021b      	lsls	r3, r3, #8
 8003c22:	4313      	orrs	r3, r2
 8003c24:	7b7a      	ldrb	r2, [r7, #13]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	617b      	str	r3, [r7, #20]
	return data_temp;
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	e003      	b.n	8003c36 <FDC2112_Read_Data_I2C+0x92>
		printf("[WRONG]HAL_NotOK get\r\n");
 8003c2e:	4805      	ldr	r0, [pc, #20]	; (8003c44 <FDC2112_Read_Data_I2C+0xa0>)
 8003c30:	f00c fd6a 	bl	8010708 <puts>
		return 0;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3718      	adds	r7, #24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	200002e0 	.word	0x200002e0
 8003c44:	08012730 	.word	0x08012730

08003c48 <FDC2112_Read_Data_I2C_CH>:
/* ****************
 * FDC2112_Read_Data_I2C_CH
 *  01
 ******************/
uint32_t FDC2112_Read_Data_I2C_CH(uint8_t index)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	4603      	mov	r3, r0
 8003c50:	71fb      	strb	r3, [r7, #7]
	uint32_t result;
	switch(index)
 8003c52:	79fb      	ldrb	r3, [r7, #7]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d002      	beq.n	8003c5e <FDC2112_Read_Data_I2C_CH+0x16>
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d006      	beq.n	8003c6a <FDC2112_Read_Data_I2C_CH+0x22>
 8003c5c:	e00b      	b.n	8003c76 <FDC2112_Read_Data_I2C_CH+0x2e>
			break;
	}
#else
	{
		case 0:
			result = FDC2112_Read_Data_I2C(DATA_CH0 , DATA_LSB_CH0);
 8003c5e:	2101      	movs	r1, #1
 8003c60:	2000      	movs	r0, #0
 8003c62:	f7ff ff9f 	bl	8003ba4 <FDC2112_Read_Data_I2C>
 8003c66:	60f8      	str	r0, [r7, #12]
			break;
 8003c68:	e005      	b.n	8003c76 <FDC2112_Read_Data_I2C_CH+0x2e>
		case 1:
			result = FDC2112_Read_Data_I2C(DATA_CH1 , DATA_LSB_CH1);
 8003c6a:	2103      	movs	r1, #3
 8003c6c:	2002      	movs	r0, #2
 8003c6e:	f7ff ff99 	bl	8003ba4 <FDC2112_Read_Data_I2C>
 8003c72:	60f8      	str	r0, [r7, #12]
			break;
 8003c74:	bf00      	nop
	}
#endif
	return result;
 8003c76:	68fb      	ldr	r3, [r7, #12]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <Init_DoubleChannel_FDC2212>:
	FDC2112_Write_Reg_I2C(0x1E,0xF800); //
	FDC2112_Write_Reg_I2C(0x1A,0x1481); //
}

void Init_DoubleChannel_FDC2212(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
	FDC2112_Write_Reg_I2C(0x08,0x34FB); //10ms
 8003c84:	f243 41fb 	movw	r1, #13563	; 0x34fb
 8003c88:	2008      	movs	r0, #8
 8003c8a:	f7ff ff63 	bl	8003b54 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x09,0x34FB);
 8003c8e:	f243 41fb 	movw	r1, #13563	; 0x34fb
 8003c92:	2009      	movs	r0, #9
 8003c94:	f7ff ff5e 	bl	8003b54 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x10,0x001B);// CH1 //(T=(SETTLECOUNT_CHx*16)/Frefx)
 8003c98:	211b      	movs	r1, #27
 8003c9a:	2010      	movs	r0, #16
 8003c9c:	f7ff ff5a 	bl	8003b54 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x11,0x001B);
 8003ca0:	211b      	movs	r1, #27
 8003ca2:	2011      	movs	r0, #17
 8003ca4:	f7ff ff56 	bl	8003b54 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x14,0x2002);//0.01MHz~10MHz
 8003ca8:	f242 0102 	movw	r1, #8194	; 0x2002
 8003cac:	2014      	movs	r0, #20
 8003cae:	f7ff ff51 	bl	8003b54 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x15,0x2002);//Frefx =Fclk =43.4MHz/2  
 8003cb2:	f242 0102 	movw	r1, #8194	; 0x2002
 8003cb6:	2015      	movs	r0, #21
 8003cb8:	f7ff ff4c 	bl	8003b54 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x19,0x0000); //ERROE_CONFIG
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	2019      	movs	r0, #25
 8003cc0:	f7ff ff48 	bl	8003b54 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x1B,0xC20D); //
 8003cc4:	f24c 210d 	movw	r1, #49677	; 0xc20d
 8003cc8:	201b      	movs	r0, #27
 8003cca:	f7ff ff43 	bl	8003b54 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x1E,0x7800); //CH0   0.146mA
 8003cce:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8003cd2:	201e      	movs	r0, #30
 8003cd4:	f7ff ff3e 	bl	8003b54 <FDC2112_Write_Reg_I2C>
	FDC2112_Write_Reg_I2C(0x1F,0x7800); //CH1
 8003cd8:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8003cdc:	201f      	movs	r0, #31
 8003cde:	f7ff ff39 	bl	8003b54 <FDC2112_Write_Reg_I2C>

	FDC2112_Write_Reg_I2C(0x1A,0x1401); //
 8003ce2:	f241 4101 	movw	r1, #5121	; 0x1401
 8003ce6:	201a      	movs	r0, #26
 8003ce8:	f7ff ff34 	bl	8003b54 <FDC2112_Write_Reg_I2C>
}
 8003cec:	bf00      	nop
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <Cap_Calculate>:
	Cap = 3540.4144 / ( (float)(Data_FDC) );
	return (Cap*Cap-33);
}
#else
float Cap_Calculate(uint8_t index)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	71fb      	strb	r3, [r7, #7]
	uint32_t Data_FDC;
	float Cap;
	Data_FDC = FDC2112_Read_Data_I2C_CH(index);
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff ffa3 	bl	8003c48 <FDC2112_Read_Data_I2C_CH>
 8003d02:	60f8      	str	r0, [r7, #12]
	Cap = 232021045.248 / ( (float)(Data_FDC) );
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	ee07 3a90 	vmov	s15, r3
 8003d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d0e:	ee17 0a90 	vmov	r0, s15
 8003d12:	f7fc fc19 	bl	8000548 <__aeabi_f2d>
 8003d16:	4602      	mov	r2, r0
 8003d18:	460b      	mov	r3, r1
 8003d1a:	a10b      	add	r1, pc, #44	; (adr r1, 8003d48 <Cap_Calculate+0x58>)
 8003d1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d20:	f7fc fd94 	bl	800084c <__aeabi_ddiv>
 8003d24:	4602      	mov	r2, r0
 8003d26:	460b      	mov	r3, r1
 8003d28:	4610      	mov	r0, r2
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	f7fc ff5c 	bl	8000be8 <__aeabi_d2f>
 8003d30:	4603      	mov	r3, r0
 8003d32:	60bb      	str	r3, [r7, #8]
	return (Cap*Cap);
 8003d34:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d38:	ee67 7aa7 	vmul.f32	s15, s15, s15
}
 8003d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	6a7ef9db 	.word	0x6a7ef9db
 8003d4c:	41aba8b8 	.word	0x41aba8b8

08003d50 <Motor_Data_Init>:
#include "stdlib.h"

struct MotorDefine Motor[10];

void Motor_Data_Init(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
	Motor[2].accelerationRate = 2000;
	Motor[2].decelerationRate = 1000;
#endif
#ifdef JiaYangZhen
/*  Motor1:RZR  */
	Motor[1].MotorNumber = 1;
 8003d54:	4b78      	ldr	r3, [pc, #480]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	Motor[1].Status = 0,
 8003d5c:	4b76      	ldr	r3, [pc, #472]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
	Motor[1].htim_x = &htim10,
 8003d64:	4b74      	ldr	r3, [pc, #464]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d66:	4a75      	ldr	r2, [pc, #468]	; (8003f3c <Motor_Data_Init+0x1ec>)
 8003d68:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	//
	Motor[1].deceleration_ratio = 1;
 8003d6c:	4b72      	ldr	r3, [pc, #456]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d6e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003d72:	661a      	str	r2, [r3, #96]	; 0x60
	Motor[1].step_angle = 1.8;
 8003d74:	4b70      	ldr	r3, [pc, #448]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d76:	4a72      	ldr	r2, [pc, #456]	; (8003f40 <Motor_Data_Init+0x1f0>)
 8003d78:	665a      	str	r2, [r3, #100]	; 0x64
	Motor[1].mircro_steps = 16;
 8003d7a:	4b6f      	ldr	r3, [pc, #444]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d7c:	2210      	movs	r2, #16
 8003d7e:	669a      	str	r2, [r3, #104]	; 0x68
	Motor[1].MaxSpeedInRads= 25;
 8003d80:	4b6d      	ldr	r3, [pc, #436]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d82:	4a70      	ldr	r2, [pc, #448]	; (8003f44 <Motor_Data_Init+0x1f4>)
 8003d84:	66da      	str	r2, [r3, #108]	; 0x6c
	//
	Motor[1].StartupSpeedInRads = 0.6;
 8003d86:	4b6c      	ldr	r3, [pc, #432]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d88:	4a6f      	ldr	r2, [pc, #444]	; (8003f48 <Motor_Data_Init+0x1f8>)
 8003d8a:	671a      	str	r2, [r3, #112]	; 0x70
	Motor[1].DesiredSpeedInRads = 8;
 8003d8c:	4b6a      	ldr	r3, [pc, #424]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d8e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8003d92:	675a      	str	r2, [r3, #116]	; 0x74
	Motor[1].accelerationRate = 20000;
 8003d94:	4b68      	ldr	r3, [pc, #416]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d96:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003d9a:	679a      	str	r2, [r3, #120]	; 0x78
	Motor[1].decelerationRate = 20000;
 8003d9c:	4b66      	ldr	r3, [pc, #408]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003d9e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003da2:	67da      	str	r2, [r3, #124]	; 0x7c

/*  Motor2: 48001000P/R */
	Motor[2].MotorNumber = 2;
 8003da4:	4b64      	ldr	r3, [pc, #400]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003da6:	2202      	movs	r2, #2
 8003da8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
	Motor[2].Status = 0,
 8003dac:	4b62      	ldr	r3, [pc, #392]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	Motor[2].htim_x = &htim11,
 8003db4:	4b60      	ldr	r3, [pc, #384]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003db6:	4a65      	ldr	r2, [pc, #404]	; (8003f4c <Motor_Data_Init+0x1fc>)
 8003db8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	//
	Motor[2].deceleration_ratio = 1;
 8003dbc:	4b5e      	ldr	r3, [pc, #376]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003dbe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003dc2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	Motor[2].step_angle = 1.8;
 8003dc6:	4b5c      	ldr	r3, [pc, #368]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003dc8:	4a5d      	ldr	r2, [pc, #372]	; (8003f40 <Motor_Data_Init+0x1f0>)
 8003dca:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	Motor[2].mircro_steps = 16;
 8003dce:	4b5a      	ldr	r3, [pc, #360]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003dd0:	2210      	movs	r2, #16
 8003dd2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	Motor[2].MaxSpeedInRads= 25;
 8003dd6:	4b58      	ldr	r3, [pc, #352]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003dd8:	4a5a      	ldr	r2, [pc, #360]	; (8003f44 <Motor_Data_Init+0x1f4>)
 8003dda:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	//Motor[2].Encoder_PulsePerRad = 1000;
	//
	Motor[2].StartupSpeedInRads = 1;
 8003dde:	4b56      	ldr	r3, [pc, #344]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003de0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003de4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	Motor[2].DesiredSpeedInRads = 12;
 8003de8:	4b53      	ldr	r3, [pc, #332]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003dea:	4a59      	ldr	r2, [pc, #356]	; (8003f50 <Motor_Data_Init+0x200>)
 8003dec:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	Motor[2].accelerationRate = 10000;
 8003df0:	4b51      	ldr	r3, [pc, #324]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003df2:	f242 7210 	movw	r2, #10000	; 0x2710
 8003df6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	Motor[2].decelerationRate = 10000;
 8003dfa:	4b4f      	ldr	r3, [pc, #316]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003dfc:	f242 7210 	movw	r2, #10000	; 0x2710
 8003e00:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

/*  Motor3: ,48001000P/R  */
	Motor[3].MotorNumber = 3;
 8003e04:	4b4c      	ldr	r3, [pc, #304]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e06:	2203      	movs	r2, #3
 8003e08:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
	Motor[3].Status = 0,
 8003e0c:	4b4a      	ldr	r3, [pc, #296]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	Motor[3].htim_x = &htim13,
 8003e14:	4b48      	ldr	r3, [pc, #288]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e16:	4a4f      	ldr	r2, [pc, #316]	; (8003f54 <Motor_Data_Init+0x204>)
 8003e18:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	//
	Motor[3].deceleration_ratio = 1;
 8003e1c:	4b46      	ldr	r3, [pc, #280]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e1e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003e22:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	Motor[3].step_angle = 1.8;
 8003e26:	4b44      	ldr	r3, [pc, #272]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e28:	4a45      	ldr	r2, [pc, #276]	; (8003f40 <Motor_Data_Init+0x1f0>)
 8003e2a:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	Motor[3].mircro_steps = 16;
 8003e2e:	4b42      	ldr	r3, [pc, #264]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e30:	2210      	movs	r2, #16
 8003e32:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	Motor[3].MaxSpeedInRads= 25;
 8003e36:	4b40      	ldr	r3, [pc, #256]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e38:	4a42      	ldr	r2, [pc, #264]	; (8003f44 <Motor_Data_Init+0x1f4>)
 8003e3a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	//Motor[2].Encoder_PulsePerRad = 1000;
	//
	Motor[3].StartupSpeedInRads = 1;
 8003e3e:	4b3e      	ldr	r3, [pc, #248]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e40:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003e44:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	Motor[3].DesiredSpeedInRads = 10;
 8003e48:	4b3b      	ldr	r3, [pc, #236]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e4a:	4a43      	ldr	r2, [pc, #268]	; (8003f58 <Motor_Data_Init+0x208>)
 8003e4c:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	Motor[3].accelerationRate = 9000;
 8003e50:	4b39      	ldr	r3, [pc, #228]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e52:	f242 3228 	movw	r2, #9000	; 0x2328
 8003e56:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	Motor[3].decelerationRate = 6000;
 8003e5a:	4b37      	ldr	r3, [pc, #220]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e5c:	f241 7270 	movw	r2, #6000	; 0x1770
 8003e60:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		Motor[6].accelerationRate = 8000;
		Motor[6].decelerationRate = 8000;
#endif

/*  Motor4 : 1000uL10rads20000.5uL  */
		Motor[4].MotorNumber = 4;
 8003e64:	4b34      	ldr	r3, [pc, #208]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e66:	2204      	movs	r2, #4
 8003e68:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
		Motor[4].Status = 0,
 8003e6c:	4b32      	ldr	r3, [pc, #200]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
		Motor[4].htim_x = &htim14,
 8003e74:	4b30      	ldr	r3, [pc, #192]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e76:	4a39      	ldr	r2, [pc, #228]	; (8003f5c <Motor_Data_Init+0x20c>)
 8003e78:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		//
		Motor[4].deceleration_ratio = 1;
 8003e7c:	4b2e      	ldr	r3, [pc, #184]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e7e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003e82:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Motor[4].step_angle = 1.8;
 8003e86:	4b2c      	ldr	r3, [pc, #176]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e88:	4a2d      	ldr	r2, [pc, #180]	; (8003f40 <Motor_Data_Init+0x1f0>)
 8003e8a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
		Motor[4].mircro_steps = 16;
 8003e8e:	4b2a      	ldr	r3, [pc, #168]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e90:	2210      	movs	r2, #16
 8003e92:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		Motor[4].MaxSpeedInRads= 13;
 8003e96:	4b28      	ldr	r3, [pc, #160]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003e98:	4a31      	ldr	r2, [pc, #196]	; (8003f60 <Motor_Data_Init+0x210>)
 8003e9a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
		//
		Motor[4].StartupSpeedInRads = 5;
 8003e9e:	4b26      	ldr	r3, [pc, #152]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003ea0:	4a30      	ldr	r2, [pc, #192]	; (8003f64 <Motor_Data_Init+0x214>)
 8003ea2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
		Motor[4].DesiredSpeedInRads = 10;
 8003ea6:	4b24      	ldr	r3, [pc, #144]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003ea8:	4a2b      	ldr	r2, [pc, #172]	; (8003f58 <Motor_Data_Init+0x208>)
 8003eaa:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
		Motor[4].accelerationRate = 20000;
 8003eae:	4b22      	ldr	r3, [pc, #136]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003eb0:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003eb4:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
		Motor[4].decelerationRate = 10000;
 8003eb8:	4b1f      	ldr	r3, [pc, #124]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003eba:	f242 7210 	movw	r2, #10000	; 0x2710
 8003ebe:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

#ifdef JiaYangZhen
/*  Motor7 : 24V  A-0.6L/min */
	Motor[7].MotorNumber = 7;
 8003ec2:	4b1d      	ldr	r3, [pc, #116]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003ec4:	2207      	movs	r2, #7
 8003ec6:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
	Motor[7].Status = 0,
 8003eca:	4b1b      	ldr	r3, [pc, #108]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
	Motor[7].htim_x = &htim12,
 8003ed2:	4b19      	ldr	r3, [pc, #100]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003ed4:	4a24      	ldr	r2, [pc, #144]	; (8003f68 <Motor_Data_Init+0x218>)
 8003ed6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4

	//PWM
	Motor[7].StepperSpeedTMR = 400 ;  			// PWM100KHz/100=1KHz
 8003eda:	4b17      	ldr	r3, [pc, #92]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003edc:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003ee0:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
	Motor[7].NumberofSteps_StopAccel = 100 ; 	// 
 8003ee4:	4b14      	ldr	r3, [pc, #80]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003ee6:	2264      	movs	r2, #100	; 0x64
 8003ee8:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
	Motor[7].AccelerationTimeTMR = Motor[7].StepperSpeedTMR ; 	// TMR
 8003eec:	4b12      	ldr	r3, [pc, #72]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003eee:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8003ef2:	4a11      	ldr	r2, [pc, #68]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003ef4:	f8c2 32f8 	str.w	r3, [r2, #760]	; 0x2f8

/*  Motor8 : 24V  A  B  */
	Motor[8].MotorNumber = 8;
 8003ef8:	4b0f      	ldr	r3, [pc, #60]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003efa:	2208      	movs	r2, #8
 8003efc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
	Motor[8].Status = 0,
 8003f00:	4b0d      	ldr	r3, [pc, #52]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
	Motor[8].htim_x = &htim12,
 8003f08:	4b0b      	ldr	r3, [pc, #44]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003f0a:	4a17      	ldr	r2, [pc, #92]	; (8003f68 <Motor_Data_Init+0x218>)
 8003f0c:	f8c3 2334 	str.w	r2, [r3, #820]	; 0x334

	//PWM
	Motor[8].StepperSpeedTMR = 400 ;  			// PWM100KHz/100=1KHz
 8003f10:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003f12:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003f16:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
	Motor[8].NumberofSteps_StopAccel = 100 ; 	// 
 8003f1a:	4b07      	ldr	r3, [pc, #28]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003f1c:	2264      	movs	r2, #100	; 0x64
 8003f1e:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
	Motor[8].AccelerationTimeTMR = Motor[8].StepperSpeedTMR ; 	// TMR
 8003f22:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003f24:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8003f28:	4a03      	ldr	r2, [pc, #12]	; (8003f38 <Motor_Data_Init+0x1e8>)
 8003f2a:	f8c2 3358 	str.w	r3, [r2, #856]	; 0x358
	Motor[6].StartupSpeedInRads = 5;
	Motor[6].DesiredSpeedInRads = 20;
	Motor[6].accelerationRate = 20000;
	Motor[6].decelerationRate = 20000;
#endif
}
 8003f2e:	bf00      	nop
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	200008b0 	.word	0x200008b0
 8003f3c:	200005cc 	.word	0x200005cc
 8003f40:	3fe66666 	.word	0x3fe66666
 8003f44:	41c80000 	.word	0x41c80000
 8003f48:	3f19999a 	.word	0x3f19999a
 8003f4c:	20000614 	.word	0x20000614
 8003f50:	41400000 	.word	0x41400000
 8003f54:	200006a4 	.word	0x200006a4
 8003f58:	41200000 	.word	0x41200000
 8003f5c:	200006ec 	.word	0x200006ec
 8003f60:	41500000 	.word	0x41500000
 8003f64:	40a00000 	.word	0x40a00000
 8003f68:	2000065c 	.word	0x2000065c

08003f6c <Motor5_AB>:



void Motor5_AB(void) // 51
{VM5_IN1_H();	VM5_IN2_L();	VM5_IN3_H()	;	VM5_IN4_L();}
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	2201      	movs	r2, #1
 8003f72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f76:	480b      	ldr	r0, [pc, #44]	; (8003fa4 <Motor5_AB+0x38>)
 8003f78:	f004 fa30 	bl	80083dc <HAL_GPIO_WritePin>
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f82:	4808      	ldr	r0, [pc, #32]	; (8003fa4 <Motor5_AB+0x38>)
 8003f84:	f004 fa2a 	bl	80083dc <HAL_GPIO_WritePin>
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f8e:	4805      	ldr	r0, [pc, #20]	; (8003fa4 <Motor5_AB+0x38>)
 8003f90:	f004 fa24 	bl	80083dc <HAL_GPIO_WritePin>
 8003f94:	2200      	movs	r2, #0
 8003f96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f9a:	4802      	ldr	r0, [pc, #8]	; (8003fa4 <Motor5_AB+0x38>)
 8003f9c:	f004 fa1e 	bl	80083dc <HAL_GPIO_WritePin>
 8003fa0:	bf00      	nop
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	40020400 	.word	0x40020400

08003fa8 <Motor5_aB>:
void Motor5_aB(void) // 52
{VM5_IN1_L();	VM5_IN2_H();	VM5_IN3_H()	;	VM5_IN4_L();}
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	2200      	movs	r2, #0
 8003fae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003fb2:	480b      	ldr	r0, [pc, #44]	; (8003fe0 <Motor5_aB+0x38>)
 8003fb4:	f004 fa12 	bl	80083dc <HAL_GPIO_WritePin>
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fbe:	4808      	ldr	r0, [pc, #32]	; (8003fe0 <Motor5_aB+0x38>)
 8003fc0:	f004 fa0c 	bl	80083dc <HAL_GPIO_WritePin>
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003fca:	4805      	ldr	r0, [pc, #20]	; (8003fe0 <Motor5_aB+0x38>)
 8003fcc:	f004 fa06 	bl	80083dc <HAL_GPIO_WritePin>
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fd6:	4802      	ldr	r0, [pc, #8]	; (8003fe0 <Motor5_aB+0x38>)
 8003fd8:	f004 fa00 	bl	80083dc <HAL_GPIO_WritePin>
 8003fdc:	bf00      	nop
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40020400 	.word	0x40020400

08003fe4 <Motor5_ab>:
void Motor5_ab(void) // 53
{VM5_IN1_L();	VM5_IN2_H();	VM5_IN3_L()	;	VM5_IN4_H();}
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003fee:	480b      	ldr	r0, [pc, #44]	; (800401c <Motor5_ab+0x38>)
 8003ff0:	f004 f9f4 	bl	80083dc <HAL_GPIO_WritePin>
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ffa:	4808      	ldr	r0, [pc, #32]	; (800401c <Motor5_ab+0x38>)
 8003ffc:	f004 f9ee 	bl	80083dc <HAL_GPIO_WritePin>
 8004000:	2200      	movs	r2, #0
 8004002:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004006:	4805      	ldr	r0, [pc, #20]	; (800401c <Motor5_ab+0x38>)
 8004008:	f004 f9e8 	bl	80083dc <HAL_GPIO_WritePin>
 800400c:	2201      	movs	r2, #1
 800400e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004012:	4802      	ldr	r0, [pc, #8]	; (800401c <Motor5_ab+0x38>)
 8004014:	f004 f9e2 	bl	80083dc <HAL_GPIO_WritePin>
 8004018:	bf00      	nop
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40020400 	.word	0x40020400

08004020 <Motor5_Ab>:
void Motor5_Ab(void) // 54
{VM5_IN1_H();	VM5_IN2_L();	VM5_IN3_L()	;	VM5_IN4_H();}
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
 8004024:	2201      	movs	r2, #1
 8004026:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800402a:	480b      	ldr	r0, [pc, #44]	; (8004058 <Motor5_Ab+0x38>)
 800402c:	f004 f9d6 	bl	80083dc <HAL_GPIO_WritePin>
 8004030:	2200      	movs	r2, #0
 8004032:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004036:	4808      	ldr	r0, [pc, #32]	; (8004058 <Motor5_Ab+0x38>)
 8004038:	f004 f9d0 	bl	80083dc <HAL_GPIO_WritePin>
 800403c:	2200      	movs	r2, #0
 800403e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004042:	4805      	ldr	r0, [pc, #20]	; (8004058 <Motor5_Ab+0x38>)
 8004044:	f004 f9ca 	bl	80083dc <HAL_GPIO_WritePin>
 8004048:	2201      	movs	r2, #1
 800404a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800404e:	4802      	ldr	r0, [pc, #8]	; (8004058 <Motor5_Ab+0x38>)
 8004050:	f004 f9c4 	bl	80083dc <HAL_GPIO_WritePin>
 8004054:	bf00      	nop
 8004056:	bd80      	pop	{r7, pc}
 8004058:	40020400 	.word	0x40020400

0800405c <Motor5_Release>:
void Motor5_Release(void) // 5
{VM5_IN1_L();	VM5_IN2_L();	VM5_IN3_L()	;	VM5_IN4_L();}
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
 8004060:	2200      	movs	r2, #0
 8004062:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004066:	480b      	ldr	r0, [pc, #44]	; (8004094 <Motor5_Release+0x38>)
 8004068:	f004 f9b8 	bl	80083dc <HAL_GPIO_WritePin>
 800406c:	2200      	movs	r2, #0
 800406e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004072:	4808      	ldr	r0, [pc, #32]	; (8004094 <Motor5_Release+0x38>)
 8004074:	f004 f9b2 	bl	80083dc <HAL_GPIO_WritePin>
 8004078:	2200      	movs	r2, #0
 800407a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800407e:	4805      	ldr	r0, [pc, #20]	; (8004094 <Motor5_Release+0x38>)
 8004080:	f004 f9ac 	bl	80083dc <HAL_GPIO_WritePin>
 8004084:	2200      	movs	r2, #0
 8004086:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800408a:	4802      	ldr	r0, [pc, #8]	; (8004094 <Motor5_Release+0x38>)
 800408c:	f004 f9a6 	bl	80083dc <HAL_GPIO_WritePin>
 8004090:	bf00      	nop
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40020400 	.word	0x40020400

08004098 <Motor6_AB>:

void Motor6_AB(void) // 61
{VM6_IN1_H();	VM6_IN2_L();	VM6_IN3_H()	;	VM6_IN4_L();}
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
 800409c:	2201      	movs	r2, #1
 800409e:	2120      	movs	r1, #32
 80040a0:	480a      	ldr	r0, [pc, #40]	; (80040cc <Motor6_AB+0x34>)
 80040a2:	f004 f99b 	bl	80083dc <HAL_GPIO_WritePin>
 80040a6:	2200      	movs	r2, #0
 80040a8:	2140      	movs	r1, #64	; 0x40
 80040aa:	4808      	ldr	r0, [pc, #32]	; (80040cc <Motor6_AB+0x34>)
 80040ac:	f004 f996 	bl	80083dc <HAL_GPIO_WritePin>
 80040b0:	2201      	movs	r2, #1
 80040b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80040b6:	4806      	ldr	r0, [pc, #24]	; (80040d0 <Motor6_AB+0x38>)
 80040b8:	f004 f990 	bl	80083dc <HAL_GPIO_WritePin>
 80040bc:	2200      	movs	r2, #0
 80040be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040c2:	4803      	ldr	r0, [pc, #12]	; (80040d0 <Motor6_AB+0x38>)
 80040c4:	f004 f98a 	bl	80083dc <HAL_GPIO_WritePin>
 80040c8:	bf00      	nop
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40021000 	.word	0x40021000
 80040d0:	40020800 	.word	0x40020800

080040d4 <Motor6_aB>:
void Motor6_aB(void) // 62
{VM6_IN1_L();	VM6_IN2_H();	VM6_IN3_H()	;	VM6_IN4_L();}
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	2200      	movs	r2, #0
 80040da:	2120      	movs	r1, #32
 80040dc:	480a      	ldr	r0, [pc, #40]	; (8004108 <Motor6_aB+0x34>)
 80040de:	f004 f97d 	bl	80083dc <HAL_GPIO_WritePin>
 80040e2:	2201      	movs	r2, #1
 80040e4:	2140      	movs	r1, #64	; 0x40
 80040e6:	4808      	ldr	r0, [pc, #32]	; (8004108 <Motor6_aB+0x34>)
 80040e8:	f004 f978 	bl	80083dc <HAL_GPIO_WritePin>
 80040ec:	2201      	movs	r2, #1
 80040ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80040f2:	4806      	ldr	r0, [pc, #24]	; (800410c <Motor6_aB+0x38>)
 80040f4:	f004 f972 	bl	80083dc <HAL_GPIO_WritePin>
 80040f8:	2200      	movs	r2, #0
 80040fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040fe:	4803      	ldr	r0, [pc, #12]	; (800410c <Motor6_aB+0x38>)
 8004100:	f004 f96c 	bl	80083dc <HAL_GPIO_WritePin>
 8004104:	bf00      	nop
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40021000 	.word	0x40021000
 800410c:	40020800 	.word	0x40020800

08004110 <Motor6_ab>:
void Motor6_ab(void) // 63
{VM6_IN1_L();	VM6_IN2_H();	VM6_IN3_L()	;	VM6_IN4_H();}
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
 8004114:	2200      	movs	r2, #0
 8004116:	2120      	movs	r1, #32
 8004118:	480a      	ldr	r0, [pc, #40]	; (8004144 <Motor6_ab+0x34>)
 800411a:	f004 f95f 	bl	80083dc <HAL_GPIO_WritePin>
 800411e:	2201      	movs	r2, #1
 8004120:	2140      	movs	r1, #64	; 0x40
 8004122:	4808      	ldr	r0, [pc, #32]	; (8004144 <Motor6_ab+0x34>)
 8004124:	f004 f95a 	bl	80083dc <HAL_GPIO_WritePin>
 8004128:	2200      	movs	r2, #0
 800412a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800412e:	4806      	ldr	r0, [pc, #24]	; (8004148 <Motor6_ab+0x38>)
 8004130:	f004 f954 	bl	80083dc <HAL_GPIO_WritePin>
 8004134:	2201      	movs	r2, #1
 8004136:	f44f 7100 	mov.w	r1, #512	; 0x200
 800413a:	4803      	ldr	r0, [pc, #12]	; (8004148 <Motor6_ab+0x38>)
 800413c:	f004 f94e 	bl	80083dc <HAL_GPIO_WritePin>
 8004140:	bf00      	nop
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40021000 	.word	0x40021000
 8004148:	40020800 	.word	0x40020800

0800414c <Motor6_Ab>:
void Motor6_Ab(void) // 64
{VM6_IN1_H();	VM6_IN2_L();	VM6_IN3_L()	;	VM6_IN4_H();}
 800414c:	b580      	push	{r7, lr}
 800414e:	af00      	add	r7, sp, #0
 8004150:	2201      	movs	r2, #1
 8004152:	2120      	movs	r1, #32
 8004154:	480a      	ldr	r0, [pc, #40]	; (8004180 <Motor6_Ab+0x34>)
 8004156:	f004 f941 	bl	80083dc <HAL_GPIO_WritePin>
 800415a:	2200      	movs	r2, #0
 800415c:	2140      	movs	r1, #64	; 0x40
 800415e:	4808      	ldr	r0, [pc, #32]	; (8004180 <Motor6_Ab+0x34>)
 8004160:	f004 f93c 	bl	80083dc <HAL_GPIO_WritePin>
 8004164:	2200      	movs	r2, #0
 8004166:	f44f 7180 	mov.w	r1, #256	; 0x100
 800416a:	4806      	ldr	r0, [pc, #24]	; (8004184 <Motor6_Ab+0x38>)
 800416c:	f004 f936 	bl	80083dc <HAL_GPIO_WritePin>
 8004170:	2201      	movs	r2, #1
 8004172:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004176:	4803      	ldr	r0, [pc, #12]	; (8004184 <Motor6_Ab+0x38>)
 8004178:	f004 f930 	bl	80083dc <HAL_GPIO_WritePin>
 800417c:	bf00      	nop
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40021000 	.word	0x40021000
 8004184:	40020800 	.word	0x40020800

08004188 <Motor6_Release>:
void Motor6_A_release(void)
{VM6_IN1_L();	VM6_IN2_L();}
void Motor6_B_release(void)
{VM6_IN3_L();	VM6_IN4_L();}
void Motor6_Release(void) // 6
{VM6_IN1_L();	VM6_IN2_L();	VM6_IN3_L()	;	VM6_IN4_L();}
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
 800418c:	2200      	movs	r2, #0
 800418e:	2120      	movs	r1, #32
 8004190:	480a      	ldr	r0, [pc, #40]	; (80041bc <Motor6_Release+0x34>)
 8004192:	f004 f923 	bl	80083dc <HAL_GPIO_WritePin>
 8004196:	2200      	movs	r2, #0
 8004198:	2140      	movs	r1, #64	; 0x40
 800419a:	4808      	ldr	r0, [pc, #32]	; (80041bc <Motor6_Release+0x34>)
 800419c:	f004 f91e 	bl	80083dc <HAL_GPIO_WritePin>
 80041a0:	2200      	movs	r2, #0
 80041a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041a6:	4806      	ldr	r0, [pc, #24]	; (80041c0 <Motor6_Release+0x38>)
 80041a8:	f004 f918 	bl	80083dc <HAL_GPIO_WritePin>
 80041ac:	2200      	movs	r2, #0
 80041ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041b2:	4803      	ldr	r0, [pc, #12]	; (80041c0 <Motor6_Release+0x38>)
 80041b4:	f004 f912 	bl	80083dc <HAL_GPIO_WritePin>
 80041b8:	bf00      	nop
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40021000 	.word	0x40021000
 80041c0:	40020800 	.word	0x40020800

080041c4 <ALL_Motors_Disable>:
	printf("DecelerationTimeTMR:%ld\r\n",a->DecelerationTimeTMR);
	printf("********************\r\n");
}

void ALL_Motors_Disable(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
	Motor1_Disable();	Motor2_Disable();	Motor3_Disable();	Motor4_Disable();
 80041c8:	2201      	movs	r2, #1
 80041ca:	2110      	movs	r1, #16
 80041cc:	4857      	ldr	r0, [pc, #348]	; (800432c <ALL_Motors_Disable+0x168>)
 80041ce:	f004 f905 	bl	80083dc <HAL_GPIO_WritePin>
 80041d2:	2201      	movs	r2, #1
 80041d4:	2180      	movs	r1, #128	; 0x80
 80041d6:	4855      	ldr	r0, [pc, #340]	; (800432c <ALL_Motors_Disable+0x168>)
 80041d8:	f004 f900 	bl	80083dc <HAL_GPIO_WritePin>
 80041dc:	2201      	movs	r2, #1
 80041de:	2101      	movs	r1, #1
 80041e0:	4853      	ldr	r0, [pc, #332]	; (8004330 <ALL_Motors_Disable+0x16c>)
 80041e2:	f004 f8fb 	bl	80083dc <HAL_GPIO_WritePin>
 80041e6:	2201      	movs	r2, #1
 80041e8:	2108      	movs	r1, #8
 80041ea:	4851      	ldr	r0, [pc, #324]	; (8004330 <ALL_Motors_Disable+0x16c>)
 80041ec:	f004 f8f6 	bl	80083dc <HAL_GPIO_WritePin>
	VM5_Disable_A();	VM5_Disable_B();	VM6_Disable_A();	VM6_Disable_B();
 80041f0:	2200      	movs	r2, #0
 80041f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80041f6:	484e      	ldr	r0, [pc, #312]	; (8004330 <ALL_Motors_Disable+0x16c>)
 80041f8:	f004 f8f0 	bl	80083dc <HAL_GPIO_WritePin>
 80041fc:	2200      	movs	r2, #0
 80041fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004202:	484b      	ldr	r0, [pc, #300]	; (8004330 <ALL_Motors_Disable+0x16c>)
 8004204:	f004 f8ea 	bl	80083dc <HAL_GPIO_WritePin>
 8004208:	2200      	movs	r2, #0
 800420a:	2180      	movs	r1, #128	; 0x80
 800420c:	4848      	ldr	r0, [pc, #288]	; (8004330 <ALL_Motors_Disable+0x16c>)
 800420e:	f004 f8e5 	bl	80083dc <HAL_GPIO_WritePin>
 8004212:	2200      	movs	r2, #0
 8004214:	2102      	movs	r1, #2
 8004216:	4847      	ldr	r0, [pc, #284]	; (8004334 <ALL_Motors_Disable+0x170>)
 8004218:	f004 f8e0 	bl	80083dc <HAL_GPIO_WritePin>
	VM7_Disable_A();	VM7_Disable_B();	VM8_Disable_A();	VM8_Disable_B();
 800421c:	2200      	movs	r2, #0
 800421e:	2101      	movs	r1, #1
 8004220:	4844      	ldr	r0, [pc, #272]	; (8004334 <ALL_Motors_Disable+0x170>)
 8004222:	f004 f8db 	bl	80083dc <HAL_GPIO_WritePin>
 8004226:	2200      	movs	r2, #0
 8004228:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800422c:	4842      	ldr	r0, [pc, #264]	; (8004338 <ALL_Motors_Disable+0x174>)
 800422e:	f004 f8d5 	bl	80083dc <HAL_GPIO_WritePin>
 8004232:	2200      	movs	r2, #0
 8004234:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004238:	483f      	ldr	r0, [pc, #252]	; (8004338 <ALL_Motors_Disable+0x174>)
 800423a:	f004 f8cf 	bl	80083dc <HAL_GPIO_WritePin>
 800423e:	2200      	movs	r2, #0
 8004240:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004244:	483c      	ldr	r0, [pc, #240]	; (8004338 <ALL_Motors_Disable+0x174>)
 8004246:	f004 f8c9 	bl	80083dc <HAL_GPIO_WritePin>
	Motorpluse1_Low();	Motorpluse2_Low();	Motorpluse3_Low();	Motorpluse4_Low();
 800424a:	2200      	movs	r2, #0
 800424c:	2108      	movs	r1, #8
 800424e:	4837      	ldr	r0, [pc, #220]	; (800432c <ALL_Motors_Disable+0x168>)
 8004250:	f004 f8c4 	bl	80083dc <HAL_GPIO_WritePin>
 8004254:	2200      	movs	r2, #0
 8004256:	2140      	movs	r1, #64	; 0x40
 8004258:	4834      	ldr	r0, [pc, #208]	; (800432c <ALL_Motors_Disable+0x168>)
 800425a:	f004 f8bf 	bl	80083dc <HAL_GPIO_WritePin>
 800425e:	2200      	movs	r2, #0
 8004260:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004264:	4831      	ldr	r0, [pc, #196]	; (800432c <ALL_Motors_Disable+0x168>)
 8004266:	f004 f8b9 	bl	80083dc <HAL_GPIO_WritePin>
 800426a:	2200      	movs	r2, #0
 800426c:	2104      	movs	r1, #4
 800426e:	4830      	ldr	r0, [pc, #192]	; (8004330 <ALL_Motors_Disable+0x16c>)
 8004270:	f004 f8b4 	bl	80083dc <HAL_GPIO_WritePin>
	VM5_IN1_L();	VM5_IN2_L();	VM5_IN3_L();	VM5_IN4_L();
 8004274:	2200      	movs	r2, #0
 8004276:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800427a:	482c      	ldr	r0, [pc, #176]	; (800432c <ALL_Motors_Disable+0x168>)
 800427c:	f004 f8ae 	bl	80083dc <HAL_GPIO_WritePin>
 8004280:	2200      	movs	r2, #0
 8004282:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004286:	4829      	ldr	r0, [pc, #164]	; (800432c <ALL_Motors_Disable+0x168>)
 8004288:	f004 f8a8 	bl	80083dc <HAL_GPIO_WritePin>
 800428c:	2200      	movs	r2, #0
 800428e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004292:	4826      	ldr	r0, [pc, #152]	; (800432c <ALL_Motors_Disable+0x168>)
 8004294:	f004 f8a2 	bl	80083dc <HAL_GPIO_WritePin>
 8004298:	2200      	movs	r2, #0
 800429a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800429e:	4823      	ldr	r0, [pc, #140]	; (800432c <ALL_Motors_Disable+0x168>)
 80042a0:	f004 f89c 	bl	80083dc <HAL_GPIO_WritePin>
	VM6_IN1_L();	VM6_IN2_L();	VM6_IN3_L();	VM6_IN4_L();
 80042a4:	2200      	movs	r2, #0
 80042a6:	2120      	movs	r1, #32
 80042a8:	4821      	ldr	r0, [pc, #132]	; (8004330 <ALL_Motors_Disable+0x16c>)
 80042aa:	f004 f897 	bl	80083dc <HAL_GPIO_WritePin>
 80042ae:	2200      	movs	r2, #0
 80042b0:	2140      	movs	r1, #64	; 0x40
 80042b2:	481f      	ldr	r0, [pc, #124]	; (8004330 <ALL_Motors_Disable+0x16c>)
 80042b4:	f004 f892 	bl	80083dc <HAL_GPIO_WritePin>
 80042b8:	2200      	movs	r2, #0
 80042ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042be:	481f      	ldr	r0, [pc, #124]	; (800433c <ALL_Motors_Disable+0x178>)
 80042c0:	f004 f88c 	bl	80083dc <HAL_GPIO_WritePin>
 80042c4:	2200      	movs	r2, #0
 80042c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042ca:	481c      	ldr	r0, [pc, #112]	; (800433c <ALL_Motors_Disable+0x178>)
 80042cc:	f004 f886 	bl	80083dc <HAL_GPIO_WritePin>
	VM7_IN1_L();	VM7_IN2_L();	VM7_IN3_L();	VM7_IN4_L();
 80042d0:	2200      	movs	r2, #0
 80042d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80042d6:	4815      	ldr	r0, [pc, #84]	; (800432c <ALL_Motors_Disable+0x168>)
 80042d8:	f004 f880 	bl	80083dc <HAL_GPIO_WritePin>
 80042dc:	2200      	movs	r2, #0
 80042de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80042e2:	4812      	ldr	r0, [pc, #72]	; (800432c <ALL_Motors_Disable+0x168>)
 80042e4:	f004 f87a 	bl	80083dc <HAL_GPIO_WritePin>
 80042e8:	2200      	movs	r2, #0
 80042ea:	2101      	movs	r1, #1
 80042ec:	480f      	ldr	r0, [pc, #60]	; (800432c <ALL_Motors_Disable+0x168>)
 80042ee:	f004 f875 	bl	80083dc <HAL_GPIO_WritePin>
 80042f2:	2200      	movs	r2, #0
 80042f4:	2102      	movs	r1, #2
 80042f6:	480d      	ldr	r0, [pc, #52]	; (800432c <ALL_Motors_Disable+0x168>)
 80042f8:	f004 f870 	bl	80083dc <HAL_GPIO_WritePin>
	VM8_IN1_L();	VM8_IN2_L();	VM8_IN3_L();	VM8_IN4_L();
 80042fc:	2200      	movs	r2, #0
 80042fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004302:	480f      	ldr	r0, [pc, #60]	; (8004340 <ALL_Motors_Disable+0x17c>)
 8004304:	f004 f86a 	bl	80083dc <HAL_GPIO_WritePin>
 8004308:	2200      	movs	r2, #0
 800430a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800430e:	480c      	ldr	r0, [pc, #48]	; (8004340 <ALL_Motors_Disable+0x17c>)
 8004310:	f004 f864 	bl	80083dc <HAL_GPIO_WritePin>
 8004314:	2200      	movs	r2, #0
 8004316:	2104      	movs	r1, #4
 8004318:	480a      	ldr	r0, [pc, #40]	; (8004344 <ALL_Motors_Disable+0x180>)
 800431a:	f004 f85f 	bl	80083dc <HAL_GPIO_WritePin>
 800431e:	2200      	movs	r2, #0
 8004320:	2108      	movs	r1, #8
 8004322:	4808      	ldr	r0, [pc, #32]	; (8004344 <ALL_Motors_Disable+0x180>)
 8004324:	f004 f85a 	bl	80083dc <HAL_GPIO_WritePin>
}
 8004328:	bf00      	nop
 800432a:	bd80      	pop	{r7, pc}
 800432c:	40020400 	.word	0x40020400
 8004330:	40021000 	.word	0x40021000
 8004334:	40021800 	.word	0x40021800
 8004338:	40021400 	.word	0x40021400
 800433c:	40020800 	.word	0x40020800
 8004340:	40020c00 	.word	0x40020c00
 8004344:	40020000 	.word	0x40020000

08004348 <AccelDecelTimeCompute>:
	printf("Reseting Motors Result:0x%x ...\r\n",Motor_Init_Result);
	return Motor_Init_Result;
}

uint32_t AccelDecelTimeCompute(uint32_t AccelDecelRate)  //TMR
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
	uint32_t temp_AccelDecelTimeTMR;
	if(AccelDecelRate > MOTORTIM_TMR){
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a09      	ldr	r2, [pc, #36]	; (8004378 <AccelDecelTimeCompute+0x30>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d905      	bls.n	8004364 <AccelDecelTimeCompute+0x1c>
		printf("[WRONG]AccelDecel Rate Oversize!\r\n"); //MOTORTIM_TMR100000Hz/s
 8004358:	4808      	ldr	r0, [pc, #32]	; (800437c <AccelDecelTimeCompute+0x34>)
 800435a:	f00c f9d5 	bl	8010708 <puts>
		return 10000;  // 10kHz
 800435e:	f242 7310 	movw	r3, #10000	; 0x2710
 8004362:	e005      	b.n	8004370 <AccelDecelTimeCompute+0x28>
	}
	temp_AccelDecelTimeTMR = MOTORTIM_TMR / AccelDecelRate ;  // TMR
 8004364:	4a04      	ldr	r2, [pc, #16]	; (8004378 <AccelDecelTimeCompute+0x30>)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	fbb2 f3f3 	udiv	r3, r2, r3
 800436c:	60fb      	str	r3, [r7, #12]
	return temp_AccelDecelTimeTMR;
 800436e:	68fb      	ldr	r3, [r7, #12]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	000186a0 	.word	0x000186a0
 800437c:	080129e8 	.word	0x080129e8

08004380 <AccelDecel>:

void AccelDecel(uint32_t AccelDecelState,struct MotorDefine *a)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
	switch (AccelDecelState){
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b02      	cmp	r3, #2
 800438e:	d022      	beq.n	80043d6 <AccelDecel+0x56>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2b02      	cmp	r3, #2
 8004394:	d839      	bhi.n	800440a <AccelDecel+0x8a>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d035      	beq.n	8004408 <AccelDecel+0x88>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d000      	beq.n	80043a4 <AccelDecel+0x24>
			a->ActualSpeedInHz = a->StartupSpeedInHz;
			AccelDecelState = 0;
		}
		a->StepperSpeedTMR = MOTORTIM_TMR / a->ActualSpeedInHz;
	}
}
 80043a2:	e032      	b.n	800440a <AccelDecel+0x8a>
		a->ActualSpeedInHz ++ ;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a8:	1c5a      	adds	r2, r3, #1
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	641a      	str	r2, [r3, #64]	; 0x40
		if (a->ActualSpeedInHz >= a->DesiredSpeedInHz){
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d305      	bcc.n	80043c6 <AccelDecel+0x46>
			a->ActualSpeedInHz = a->DesiredSpeedInHz;
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	641a      	str	r2, [r3, #64]	; 0x40
			AccelDecelState = 0;
 80043c2:	2300      	movs	r3, #0
 80043c4:	607b      	str	r3, [r7, #4]
		a->StepperSpeedTMR = MOTORTIM_TMR / a->ActualSpeedInHz;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	4a13      	ldr	r2, [pc, #76]	; (8004418 <AccelDecel+0x98>)
 80043cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	649a      	str	r2, [r3, #72]	; 0x48
	break;
 80043d4:	e019      	b.n	800440a <AccelDecel+0x8a>
		a->ActualSpeedInHz -- ;
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043da:	1e5a      	subs	r2, r3, #1
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	641a      	str	r2, [r3, #64]	; 0x40
		if (a->ActualSpeedInHz <= a->StartupSpeedInHz){
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d805      	bhi.n	80043f8 <AccelDecel+0x78>
			a->ActualSpeedInHz = a->StartupSpeedInHz;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	641a      	str	r2, [r3, #64]	; 0x40
			AccelDecelState = 0;
 80043f4:	2300      	movs	r3, #0
 80043f6:	607b      	str	r3, [r7, #4]
		a->StepperSpeedTMR = MOTORTIM_TMR / a->ActualSpeedInHz;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	4a06      	ldr	r2, [pc, #24]	; (8004418 <AccelDecel+0x98>)
 80043fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004406:	e000      	b.n	800440a <AccelDecel+0x8a>
	break;
 8004408:	bf00      	nop
}
 800440a:	bf00      	nop
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	000186a0 	.word	0x000186a0

0800441c <Motor_AccelDecel_waveCalculate>:

void Motor_AccelDecel_waveCalculate(struct MotorDefine *a)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
	uint32_t DesiredNumberofSteptoAccel ;
	uint32_t DesiredNumberofSteptoDecel ;
	float DesiredAccellTimeInSeconds ;
	float DesiredDecellTimeInSeconds ;

	a->AccelerationTimeTMR = AccelDecelTimeCompute(a->accelerationRate);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	4618      	mov	r0, r3
 800442a:	f7ff ff8d 	bl	8004348 <AccelDecelTimeCompute>
 800442e:	4602      	mov	r2, r0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	659a      	str	r2, [r3, #88]	; 0x58
	a->DecelerationTimeTMR = AccelDecelTimeCompute(a->decelerationRate);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	69db      	ldr	r3, [r3, #28]
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff ff85 	bl	8004348 <AccelDecelTimeCompute>
 800443e:	4602      	mov	r2, r0
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	65da      	str	r2, [r3, #92]	; 0x5c

	DesiredAccellTimeInSeconds = ((float)a->DesiredSpeedInHz-a->StartupSpeedInHz) / a->accelerationRate;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004448:	ee07 3a90 	vmov	s15, r3
 800444c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004454:	ee07 3a90 	vmov	s15, r3
 8004458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800445c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	ee07 3a90 	vmov	s15, r3
 8004468:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800446c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004470:	edc7 7a05 	vstr	s15, [r7, #20]
	DesiredDecellTimeInSeconds = ((float)a->DesiredSpeedInHz-a->StartupSpeedInHz) / a->decelerationRate;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004478:	ee07 3a90 	vmov	s15, r3
 800447c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004484:	ee07 3a90 	vmov	s15, r3
 8004488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800448c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	69db      	ldr	r3, [r3, #28]
 8004494:	ee07 3a90 	vmov	s15, r3
 8004498:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800449c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044a0:	edc7 7a04 	vstr	s15, [r7, #16]
	DesiredNumberofSteptoAccel =  DesiredAccellTimeInSeconds * (a->DesiredSpeedInHz-a->StartupSpeedInHz) /2 + a->StartupSpeedInHz*DesiredAccellTimeInSeconds; //
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	ee07 3a90 	vmov	s15, r3
 80044b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80044ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044be:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80044c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ca:	ee07 3a90 	vmov	s15, r3
 80044ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80044d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80044da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044e2:	ee17 3a90 	vmov	r3, s15
 80044e6:	60fb      	str	r3, [r7, #12]
	DesiredNumberofSteptoDecel =  DesiredDecellTimeInSeconds * (a->DesiredSpeedInHz-a->StartupSpeedInHz) /2 + a->StartupSpeedInHz*DesiredDecellTimeInSeconds ; //
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	ee07 3a90 	vmov	s15, r3
 80044f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80044fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004502:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004506:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800450e:	ee07 3a90 	vmov	s15, r3
 8004512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004516:	edd7 7a04 	vldr	s15, [r7, #16]
 800451a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800451e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004526:	ee17 3a90 	vmov	r3, s15
 800452a:	60bb      	str	r3, [r7, #8]

	if ( (DesiredNumberofSteptoAccel + DesiredNumberofSteptoDecel) <= a->NumberofSteps ) //
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	441a      	add	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004536:	429a      	cmp	r2, r3
 8004538:	d809      	bhi.n	800454e <Motor_AccelDecel_waveCalculate+0x132>
	{
		a->NumberofSteps_StopAccel = a->NumberofSteps - DesiredNumberofSteptoAccel ;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	1ad2      	subs	r2, r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	651a      	str	r2, [r3, #80]	; 0x50
		a->NumberofSteps_BeginDecel =  DesiredNumberofSteptoDecel ;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	655a      	str	r2, [r3, #84]	; 0x54
 800454c:	e010      	b.n	8004570 <Motor_AccelDecel_waveCalculate+0x154>
	}
	else  // 1/31/3
	{
		a->NumberofSteps_StopAccel = a->NumberofSteps /3*2 ;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004552:	4a0d      	ldr	r2, [pc, #52]	; (8004588 <Motor_AccelDecel_waveCalculate+0x16c>)
 8004554:	fba2 2303 	umull	r2, r3, r2, r3
 8004558:	085b      	lsrs	r3, r3, #1
 800455a:	005a      	lsls	r2, r3, #1
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	651a      	str	r2, [r3, #80]	; 0x50
		a->NumberofSteps_BeginDecel = a->NumberofSteps /3 ;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004564:	4a08      	ldr	r2, [pc, #32]	; (8004588 <Motor_AccelDecel_waveCalculate+0x16c>)
 8004566:	fba2 2303 	umull	r2, r3, r2, r3
 800456a:	085a      	lsrs	r2, r3, #1
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	655a      	str	r2, [r3, #84]	; 0x54
	}
	if ( a->MotorNumber == 4 ){		// 4
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004576:	2b04      	cmp	r3, #4
 8004578:	d102      	bne.n	8004580 <Motor_AccelDecel_waveCalculate+0x164>
		a->NumberofSteps_BeginDecel = 0 ;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	655a      	str	r2, [r3, #84]	; 0x54
	}
}
 8004580:	bf00      	nop
 8004582:	3718      	adds	r7, #24
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	aaaaaaab 	.word	0xaaaaaaab

0800458c <MotorDirection_SetUp>:

void MotorDirection_SetUp(struct MotorDefine *a)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
	if (a->MotorNumber == 1){
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 3020 	ldrb.w	r3, [r3, #32]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d110      	bne.n	80045c0 <MotorDirection_SetUp+0x34>
		if(a->MotorDirection == 1){
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d105      	bne.n	80045b4 <MotorDirection_SetUp+0x28>
			Motor1_Nreset_direction;
 80045a8:	2200      	movs	r2, #0
 80045aa:	2120      	movs	r1, #32
 80045ac:	4828      	ldr	r0, [pc, #160]	; (8004650 <MotorDirection_SetUp+0xc4>)
 80045ae:	f003 ff15 	bl	80083dc <HAL_GPIO_WritePin>
		else{
			Motor4_reset_direction;
		}
	}

}
 80045b2:	e048      	b.n	8004646 <MotorDirection_SetUp+0xba>
			Motor1_reset_direction;
 80045b4:	2201      	movs	r2, #1
 80045b6:	2120      	movs	r1, #32
 80045b8:	4825      	ldr	r0, [pc, #148]	; (8004650 <MotorDirection_SetUp+0xc4>)
 80045ba:	f003 ff0f 	bl	80083dc <HAL_GPIO_WritePin>
}
 80045be:	e042      	b.n	8004646 <MotorDirection_SetUp+0xba>
	else if (a->MotorNumber == 2){
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d112      	bne.n	80045f0 <MotorDirection_SetUp+0x64>
		if(a->MotorDirection == 1){
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d106      	bne.n	80045e2 <MotorDirection_SetUp+0x56>
			Motor2_Nreset_direction;
 80045d4:	2201      	movs	r2, #1
 80045d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045da:	481d      	ldr	r0, [pc, #116]	; (8004650 <MotorDirection_SetUp+0xc4>)
 80045dc:	f003 fefe 	bl	80083dc <HAL_GPIO_WritePin>
}
 80045e0:	e031      	b.n	8004646 <MotorDirection_SetUp+0xba>
			Motor2_reset_direction;
 80045e2:	2200      	movs	r2, #0
 80045e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045e8:	4819      	ldr	r0, [pc, #100]	; (8004650 <MotorDirection_SetUp+0xc4>)
 80045ea:	f003 fef7 	bl	80083dc <HAL_GPIO_WritePin>
}
 80045ee:	e02a      	b.n	8004646 <MotorDirection_SetUp+0xba>
	else if (a->MotorNumber == 3){
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045f6:	2b03      	cmp	r3, #3
 80045f8:	d110      	bne.n	800461c <MotorDirection_SetUp+0x90>
		if(a->MotorDirection == 1){
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004600:	2b01      	cmp	r3, #1
 8004602:	d105      	bne.n	8004610 <MotorDirection_SetUp+0x84>
			Motor3_Nreset_direction;
 8004604:	2201      	movs	r2, #1
 8004606:	2102      	movs	r1, #2
 8004608:	4812      	ldr	r0, [pc, #72]	; (8004654 <MotorDirection_SetUp+0xc8>)
 800460a:	f003 fee7 	bl	80083dc <HAL_GPIO_WritePin>
}
 800460e:	e01a      	b.n	8004646 <MotorDirection_SetUp+0xba>
			Motor3_reset_direction;
 8004610:	2200      	movs	r2, #0
 8004612:	2102      	movs	r1, #2
 8004614:	480f      	ldr	r0, [pc, #60]	; (8004654 <MotorDirection_SetUp+0xc8>)
 8004616:	f003 fee1 	bl	80083dc <HAL_GPIO_WritePin>
}
 800461a:	e014      	b.n	8004646 <MotorDirection_SetUp+0xba>
	else if (a->MotorNumber == 4){
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004622:	2b04      	cmp	r3, #4
 8004624:	d10f      	bne.n	8004646 <MotorDirection_SetUp+0xba>
		if(a->MotorDirection == 1){
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800462c:	2b01      	cmp	r3, #1
 800462e:	d105      	bne.n	800463c <MotorDirection_SetUp+0xb0>
			Motor4_Nreset_direction;
 8004630:	2200      	movs	r2, #0
 8004632:	2110      	movs	r1, #16
 8004634:	4807      	ldr	r0, [pc, #28]	; (8004654 <MotorDirection_SetUp+0xc8>)
 8004636:	f003 fed1 	bl	80083dc <HAL_GPIO_WritePin>
}
 800463a:	e004      	b.n	8004646 <MotorDirection_SetUp+0xba>
			Motor4_reset_direction;
 800463c:	2201      	movs	r2, #1
 800463e:	2110      	movs	r1, #16
 8004640:	4804      	ldr	r0, [pc, #16]	; (8004654 <MotorDirection_SetUp+0xc8>)
 8004642:	f003 fecb 	bl	80083dc <HAL_GPIO_WritePin>
}
 8004646:	bf00      	nop
 8004648:	3708      	adds	r7, #8
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40020400 	.word	0x40020400
 8004654:	40021000 	.word	0x40021000

08004658 <MotorMove_steps>:

/*            *****************    0x40-0b01000000    ******************
USART5
*** 10-20ms***/
void MotorMove_steps(struct MotorDefine *temp)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
	if (Motor[temp->MotorNumber].Status == 1){
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004666:	4619      	mov	r1, r3
 8004668:	4a47      	ldr	r2, [pc, #284]	; (8004788 <MotorMove_steps+0x130>)
 800466a:	460b      	mov	r3, r1
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	440b      	add	r3, r1
 8004670:	015b      	lsls	r3, r3, #5
 8004672:	4413      	add	r3, r2
 8004674:	3330      	adds	r3, #48	; 0x30
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d110      	bne.n	800469e <MotorMove_steps+0x46>
		printf("[WRONG] Motor Moved Failed,Motor%d is busy!\r\n",Motor[temp->MotorNumber].MotorNumber);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004682:	4619      	mov	r1, r3
 8004684:	4a40      	ldr	r2, [pc, #256]	; (8004788 <MotorMove_steps+0x130>)
 8004686:	460b      	mov	r3, r1
 8004688:	005b      	lsls	r3, r3, #1
 800468a:	440b      	add	r3, r1
 800468c:	015b      	lsls	r3, r3, #5
 800468e:	4413      	add	r3, r2
 8004690:	3320      	adds	r3, #32
 8004692:	781b      	ldrb	r3, [r3, #0]
 8004694:	4619      	mov	r1, r3
 8004696:	483d      	ldr	r0, [pc, #244]	; (800478c <MotorMove_steps+0x134>)
 8004698:	f00b ffb0 	bl	80105fc <iprintf>
		return ;
 800469c:	e19c      	b.n	80049d8 <MotorMove_steps+0x380>
	}
	else {
		Motor[temp->MotorNumber].Status = 1 ;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046a4:	4619      	mov	r1, r3
 80046a6:	4a38      	ldr	r2, [pc, #224]	; (8004788 <MotorMove_steps+0x130>)
 80046a8:	460b      	mov	r3, r1
 80046aa:	005b      	lsls	r3, r3, #1
 80046ac:	440b      	add	r3, r1
 80046ae:	015b      	lsls	r3, r3, #5
 80046b0:	4413      	add	r3, r2
 80046b2:	3330      	adds	r3, #48	; 0x30
 80046b4:	2201      	movs	r2, #1
 80046b6:	701a      	strb	r2, [r3, #0]
	}

	temp->deceleration_ratio = Motor[temp->MotorNumber].deceleration_ratio ;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046be:	4619      	mov	r1, r3
 80046c0:	4a31      	ldr	r2, [pc, #196]	; (8004788 <MotorMove_steps+0x130>)
 80046c2:	460b      	mov	r3, r1
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	440b      	add	r3, r1
 80046c8:	015b      	lsls	r3, r3, #5
 80046ca:	4413      	add	r3, r2
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	601a      	str	r2, [r3, #0]
	temp->step_angle = Motor[temp->MotorNumber].step_angle ;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046d8:	4619      	mov	r1, r3
 80046da:	4a2b      	ldr	r2, [pc, #172]	; (8004788 <MotorMove_steps+0x130>)
 80046dc:	460b      	mov	r3, r1
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	440b      	add	r3, r1
 80046e2:	015b      	lsls	r3, r3, #5
 80046e4:	4413      	add	r3, r2
 80046e6:	3304      	adds	r3, #4
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	605a      	str	r2, [r3, #4]
	temp->mircro_steps = Motor[temp->MotorNumber].mircro_steps ;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046f4:	4619      	mov	r1, r3
 80046f6:	4a24      	ldr	r2, [pc, #144]	; (8004788 <MotorMove_steps+0x130>)
 80046f8:	460b      	mov	r3, r1
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	440b      	add	r3, r1
 80046fe:	015b      	lsls	r3, r3, #5
 8004700:	4413      	add	r3, r2
 8004702:	3308      	adds	r3, #8
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	609a      	str	r2, [r3, #8]
	temp->MaxSpeedInRads = Motor[temp->MotorNumber].MaxSpeedInRads ;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004710:	4619      	mov	r1, r3
 8004712:	4a1d      	ldr	r2, [pc, #116]	; (8004788 <MotorMove_steps+0x130>)
 8004714:	460b      	mov	r3, r1
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	440b      	add	r3, r1
 800471a:	015b      	lsls	r3, r3, #5
 800471c:	4413      	add	r3, r2
 800471e:	330c      	adds	r3, #12
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	60da      	str	r2, [r3, #12]
	temp->htim_x = Motor[temp->MotorNumber].htim_x ;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 3020 	ldrb.w	r3, [r3, #32]
 800472c:	4619      	mov	r1, r3
 800472e:	4a16      	ldr	r2, [pc, #88]	; (8004788 <MotorMove_steps+0x130>)
 8004730:	460b      	mov	r3, r1
 8004732:	005b      	lsls	r3, r3, #1
 8004734:	440b      	add	r3, r1
 8004736:	015b      	lsls	r3, r3, #5
 8004738:	4413      	add	r3, r2
 800473a:	3334      	adds	r3, #52	; 0x34
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	635a      	str	r2, [r3, #52]	; 0x34

	if(temp->DesiredSpeedInRads > temp->MaxSpeedInRads)  // 
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	ed93 7a05 	vldr	s14, [r3, #20]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	edd3 7a03 	vldr	s15, [r3, #12]
 800474e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004756:	dd1f      	ble.n	8004798 <MotorMove_steps+0x140>
	{
		printf("[WRONG] Setup Speed faster than max speed:%.2f rad/s !\r\n",temp->MaxSpeedInRads);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	4618      	mov	r0, r3
 800475e:	f7fb fef3 	bl	8000548 <__aeabi_f2d>
 8004762:	4602      	mov	r2, r0
 8004764:	460b      	mov	r3, r1
 8004766:	480a      	ldr	r0, [pc, #40]	; (8004790 <MotorMove_steps+0x138>)
 8004768:	f00b ff48 	bl	80105fc <iprintf>
		Motor[temp->MotorNumber].Status = 0 ;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004772:	4619      	mov	r1, r3
 8004774:	4a04      	ldr	r2, [pc, #16]	; (8004788 <MotorMove_steps+0x130>)
 8004776:	460b      	mov	r3, r1
 8004778:	005b      	lsls	r3, r3, #1
 800477a:	440b      	add	r3, r1
 800477c:	015b      	lsls	r3, r3, #5
 800477e:	4413      	add	r3, r2
 8004780:	3330      	adds	r3, #48	; 0x30
 8004782:	2200      	movs	r2, #0
 8004784:	701a      	strb	r2, [r3, #0]
		return ;
 8004786:	e127      	b.n	80049d8 <MotorMove_steps+0x380>
 8004788:	200008b0 	.word	0x200008b0
 800478c:	08012a0c 	.word	0x08012a0c
 8004790:	08012a3c 	.word	0x08012a3c
 8004794:	43b40000 	.word	0x43b40000
	}

	//  
	temp->StepsInOneCircle = (360 / temp->step_angle) * temp->deceleration_ratio * temp->mircro_steps;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	edd3 7a01 	vldr	s15, [r3, #4]
 800479e:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8004794 <MotorMove_steps+0x13c>
 80047a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	edd3 7a00 	vldr	s15, [r3]
 80047ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	ee07 3a90 	vmov	s15, r3
 80047b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047c4:	ee17 2a90 	vmov	r2, s15
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	639a      	str	r2, [r3, #56]	; 0x38
	temp->StartupSpeedInHz = temp->StepsInOneCircle * temp->StartupSpeedInRads ;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d0:	ee07 3a90 	vmov	s15, r3
 80047d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	edd3 7a04 	vldr	s15, [r3, #16]
 80047de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047e6:	ee17 2a90 	vmov	r2, s15
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	63da      	str	r2, [r3, #60]	; 0x3c
	temp->ActualSpeedInHz = temp->StartupSpeedInHz;						// 
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	641a      	str	r2, [r3, #64]	; 0x40
	temp->DesiredSpeedInHz = temp->StepsInOneCircle * temp->DesiredSpeedInRads ;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fa:	ee07 3a90 	vmov	s15, r3
 80047fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	edd3 7a05 	vldr	s15, [r3, #20]
 8004808:	ee67 7a27 	vmul.f32	s15, s14, s15
 800480c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004810:	ee17 2a90 	vmov	r2, s15
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	645a      	str	r2, [r3, #68]	; 0x44
	temp->StepperSpeedTMR = MOTORTIM_TMR / temp->ActualSpeedInHz;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481c:	4a70      	ldr	r2, [pc, #448]	; (80049e0 <MotorMove_steps+0x388>)
 800481e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	649a      	str	r2, [r3, #72]	; 0x48
	temp->NumberofSteps = temp->NumberofRads * temp->StepsInOneCircle ;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004830:	ee07 3a90 	vmov	s15, r3
 8004834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800483c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004840:	ee17 2a90 	vmov	r2, s15
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	64da      	str	r2, [r3, #76]	; 0x4c

	Motor_AccelDecel_waveCalculate(temp);  // 
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f7ff fde7 	bl	800441c <Motor_AccelDecel_waveCalculate>

	Motor[temp->MotorNumber].StepsInOneCircle = temp->StepsInOneCircle ;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004854:	4618      	mov	r0, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800485a:	4962      	ldr	r1, [pc, #392]	; (80049e4 <MotorMove_steps+0x38c>)
 800485c:	4603      	mov	r3, r0
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	4403      	add	r3, r0
 8004862:	015b      	lsls	r3, r3, #5
 8004864:	440b      	add	r3, r1
 8004866:	3338      	adds	r3, #56	; 0x38
 8004868:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].StartupSpeedInHz = temp->StartupSpeedInHz ;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004870:	4618      	mov	r0, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004876:	495b      	ldr	r1, [pc, #364]	; (80049e4 <MotorMove_steps+0x38c>)
 8004878:	4603      	mov	r3, r0
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	4403      	add	r3, r0
 800487e:	015b      	lsls	r3, r3, #5
 8004880:	440b      	add	r3, r1
 8004882:	333c      	adds	r3, #60	; 0x3c
 8004884:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].ActualSpeedInHz = temp->ActualSpeedInHz ;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 3020 	ldrb.w	r3, [r3, #32]
 800488c:	4618      	mov	r0, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004892:	4954      	ldr	r1, [pc, #336]	; (80049e4 <MotorMove_steps+0x38c>)
 8004894:	4603      	mov	r3, r0
 8004896:	005b      	lsls	r3, r3, #1
 8004898:	4403      	add	r3, r0
 800489a:	015b      	lsls	r3, r3, #5
 800489c:	440b      	add	r3, r1
 800489e:	3340      	adds	r3, #64	; 0x40
 80048a0:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].DesiredSpeedInHz = temp->DesiredSpeedInHz ;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048a8:	4618      	mov	r0, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048ae:	494d      	ldr	r1, [pc, #308]	; (80049e4 <MotorMove_steps+0x38c>)
 80048b0:	4603      	mov	r3, r0
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	4403      	add	r3, r0
 80048b6:	015b      	lsls	r3, r3, #5
 80048b8:	440b      	add	r3, r1
 80048ba:	3344      	adds	r3, #68	; 0x44
 80048bc:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].StepperSpeedTMR = temp->StepperSpeedTMR ;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048c4:	4618      	mov	r0, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048ca:	4946      	ldr	r1, [pc, #280]	; (80049e4 <MotorMove_steps+0x38c>)
 80048cc:	4603      	mov	r3, r0
 80048ce:	005b      	lsls	r3, r3, #1
 80048d0:	4403      	add	r3, r0
 80048d2:	015b      	lsls	r3, r3, #5
 80048d4:	440b      	add	r3, r1
 80048d6:	3348      	adds	r3, #72	; 0x48
 80048d8:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps = temp->NumberofSteps ;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048e0:	4618      	mov	r0, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048e6:	493f      	ldr	r1, [pc, #252]	; (80049e4 <MotorMove_steps+0x38c>)
 80048e8:	4603      	mov	r3, r0
 80048ea:	005b      	lsls	r3, r3, #1
 80048ec:	4403      	add	r3, r0
 80048ee:	015b      	lsls	r3, r3, #5
 80048f0:	440b      	add	r3, r1
 80048f2:	334c      	adds	r3, #76	; 0x4c
 80048f4:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].MotorDirection = temp->MotorDirection ;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048fc:	4619      	mov	r1, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
 8004904:	4a37      	ldr	r2, [pc, #220]	; (80049e4 <MotorMove_steps+0x38c>)
 8004906:	460b      	mov	r3, r1
 8004908:	005b      	lsls	r3, r3, #1
 800490a:	440b      	add	r3, r1
 800490c:	015b      	lsls	r3, r3, #5
 800490e:	4413      	add	r3, r2
 8004910:	3321      	adds	r3, #33	; 0x21
 8004912:	4602      	mov	r2, r0
 8004914:	701a      	strb	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps_StopAccel = temp->NumberofSteps_StopAccel ;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 3020 	ldrb.w	r3, [r3, #32]
 800491c:	4618      	mov	r0, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004922:	4930      	ldr	r1, [pc, #192]	; (80049e4 <MotorMove_steps+0x38c>)
 8004924:	4603      	mov	r3, r0
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	4403      	add	r3, r0
 800492a:	015b      	lsls	r3, r3, #5
 800492c:	440b      	add	r3, r1
 800492e:	3350      	adds	r3, #80	; 0x50
 8004930:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps_BeginDecel = temp->NumberofSteps_BeginDecel ;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004938:	4618      	mov	r0, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800493e:	4929      	ldr	r1, [pc, #164]	; (80049e4 <MotorMove_steps+0x38c>)
 8004940:	4603      	mov	r3, r0
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	4403      	add	r3, r0
 8004946:	015b      	lsls	r3, r3, #5
 8004948:	440b      	add	r3, r1
 800494a:	3354      	adds	r3, #84	; 0x54
 800494c:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].AccelerationTimeTMR = temp->AccelerationTimeTMR ;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004954:	4618      	mov	r0, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800495a:	4922      	ldr	r1, [pc, #136]	; (80049e4 <MotorMove_steps+0x38c>)
 800495c:	4603      	mov	r3, r0
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	4403      	add	r3, r0
 8004962:	015b      	lsls	r3, r3, #5
 8004964:	440b      	add	r3, r1
 8004966:	3358      	adds	r3, #88	; 0x58
 8004968:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].DecelerationTimeTMR = temp->DecelerationTimeTMR ;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004970:	4618      	mov	r0, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004976:	491b      	ldr	r1, [pc, #108]	; (80049e4 <MotorMove_steps+0x38c>)
 8004978:	4603      	mov	r3, r0
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	4403      	add	r3, r0
 800497e:	015b      	lsls	r3, r3, #5
 8004980:	440b      	add	r3, r1
 8004982:	335c      	adds	r3, #92	; 0x5c
 8004984:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].TargetPosition = -16777200 ; //
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 3020 	ldrb.w	r3, [r3, #32]
 800498c:	4619      	mov	r1, r3
 800498e:	4a15      	ldr	r2, [pc, #84]	; (80049e4 <MotorMove_steps+0x38c>)
 8004990:	460b      	mov	r3, r1
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	440b      	add	r3, r1
 8004996:	015b      	lsls	r3, r3, #5
 8004998:	4413      	add	r3, r2
 800499a:	332c      	adds	r3, #44	; 0x2c
 800499c:	4a12      	ldr	r2, [pc, #72]	; (80049e8 <MotorMove_steps+0x390>)
 800499e:	601a      	str	r2, [r3, #0]

	MotorDirection_SetUp(&Motor[temp->MotorNumber]) ;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049a6:	461a      	mov	r2, r3
 80049a8:	4613      	mov	r3, r2
 80049aa:	005b      	lsls	r3, r3, #1
 80049ac:	4413      	add	r3, r2
 80049ae:	015b      	lsls	r3, r3, #5
 80049b0:	4a0c      	ldr	r2, [pc, #48]	; (80049e4 <MotorMove_steps+0x38c>)
 80049b2:	4413      	add	r3, r2
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7ff fde9 	bl	800458c <MotorDirection_SetUp>
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049c0:	4619      	mov	r1, r3
 80049c2:	4a08      	ldr	r2, [pc, #32]	; (80049e4 <MotorMove_steps+0x38c>)
 80049c4:	460b      	mov	r3, r1
 80049c6:	005b      	lsls	r3, r3, #1
 80049c8:	440b      	add	r3, r1
 80049ca:	015b      	lsls	r3, r3, #5
 80049cc:	4413      	add	r3, r2
 80049ce:	3334      	adds	r3, #52	; 0x34
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4618      	mov	r0, r3
 80049d4:	f006 fc5c 	bl	800b290 <HAL_TIM_Base_Start_IT>
}
 80049d8:	3708      	adds	r7, #8
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	000186a0 	.word	0x000186a0
 80049e4:	200008b0 	.word	0x200008b0
 80049e8:	ff000010 	.word	0xff000010

080049ec <MotorMove_position>:

/*            *****************    0x80-0b10000000    ******************
USART5 + 
*** 10-20ms***/
void MotorMove_position(struct MotorDefine *temp  , int32_t targer_position)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
	if (Motor[temp->MotorNumber].Status == 1){
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049fc:	4619      	mov	r1, r3
 80049fe:	4acf      	ldr	r2, [pc, #828]	; (8004d3c <MotorMove_position+0x350>)
 8004a00:	460b      	mov	r3, r1
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	440b      	add	r3, r1
 8004a06:	015b      	lsls	r3, r3, #5
 8004a08:	4413      	add	r3, r2
 8004a0a:	3330      	adds	r3, #48	; 0x30
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d110      	bne.n	8004a34 <MotorMove_position+0x48>
		printf("[WRONG] Position Set Failed,Motor%d is busy!\r\n",Motor[temp->MotorNumber].MotorNumber);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4ac8      	ldr	r2, [pc, #800]	; (8004d3c <MotorMove_position+0x350>)
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	440b      	add	r3, r1
 8004a22:	015b      	lsls	r3, r3, #5
 8004a24:	4413      	add	r3, r2
 8004a26:	3320      	adds	r3, #32
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	48c4      	ldr	r0, [pc, #784]	; (8004d40 <MotorMove_position+0x354>)
 8004a2e:	f00b fde5 	bl	80105fc <iprintf>
		return ;
 8004a32:	e2fb      	b.n	800502c <MotorMove_position+0x640>
	}
	else {
		Motor[temp->MotorNumber].Status = 1 ;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	4abf      	ldr	r2, [pc, #764]	; (8004d3c <MotorMove_position+0x350>)
 8004a3e:	460b      	mov	r3, r1
 8004a40:	005b      	lsls	r3, r3, #1
 8004a42:	440b      	add	r3, r1
 8004a44:	015b      	lsls	r3, r3, #5
 8004a46:	4413      	add	r3, r2
 8004a48:	3330      	adds	r3, #48	; 0x30
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	701a      	strb	r2, [r3, #0]
	}

	Motor[temp->MotorNumber].StepsInOneCircle = (360 / Motor[temp->MotorNumber].step_angle) * Motor[temp->MotorNumber].deceleration_ratio * Motor[temp->MotorNumber].mircro_steps;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a54:	4619      	mov	r1, r3
 8004a56:	4ab9      	ldr	r2, [pc, #740]	; (8004d3c <MotorMove_position+0x350>)
 8004a58:	460b      	mov	r3, r1
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	440b      	add	r3, r1
 8004a5e:	015b      	lsls	r3, r3, #5
 8004a60:	4413      	add	r3, r2
 8004a62:	3304      	adds	r3, #4
 8004a64:	edd3 7a00 	vldr	s15, [r3]
 8004a68:	eddf 6ab6 	vldr	s13, [pc, #728]	; 8004d44 <MotorMove_position+0x358>
 8004a6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a76:	4619      	mov	r1, r3
 8004a78:	4ab0      	ldr	r2, [pc, #704]	; (8004d3c <MotorMove_position+0x350>)
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	005b      	lsls	r3, r3, #1
 8004a7e:	440b      	add	r3, r1
 8004a80:	015b      	lsls	r3, r3, #5
 8004a82:	4413      	add	r3, r2
 8004a84:	edd3 7a00 	vldr	s15, [r3]
 8004a88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a92:	4619      	mov	r1, r3
 8004a94:	4aa9      	ldr	r2, [pc, #676]	; (8004d3c <MotorMove_position+0x350>)
 8004a96:	460b      	mov	r3, r1
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	440b      	add	r3, r1
 8004a9c:	015b      	lsls	r3, r3, #5
 8004a9e:	4413      	add	r3, r2
 8004aa0:	3308      	adds	r3, #8
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	ee07 3a90 	vmov	s15, r3
 8004aa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004abc:	ee17 0a90 	vmov	r0, s15
 8004ac0:	4a9e      	ldr	r2, [pc, #632]	; (8004d3c <MotorMove_position+0x350>)
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	440b      	add	r3, r1
 8004ac8:	015b      	lsls	r3, r3, #5
 8004aca:	4413      	add	r3, r2
 8004acc:	3338      	adds	r3, #56	; 0x38
 8004ace:	6018      	str	r0, [r3, #0]
	Motor[temp->MotorNumber].StartupSpeedInHz = Motor[temp->MotorNumber].StepsInOneCircle * Motor[temp->MotorNumber].StartupSpeedInRads ;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	4a98      	ldr	r2, [pc, #608]	; (8004d3c <MotorMove_position+0x350>)
 8004ada:	460b      	mov	r3, r1
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	440b      	add	r3, r1
 8004ae0:	015b      	lsls	r3, r3, #5
 8004ae2:	4413      	add	r3, r2
 8004ae4:	3338      	adds	r3, #56	; 0x38
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	ee07 3a90 	vmov	s15, r3
 8004aec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004af6:	4619      	mov	r1, r3
 8004af8:	4a90      	ldr	r2, [pc, #576]	; (8004d3c <MotorMove_position+0x350>)
 8004afa:	460b      	mov	r3, r1
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	440b      	add	r3, r1
 8004b00:	015b      	lsls	r3, r3, #5
 8004b02:	4413      	add	r3, r2
 8004b04:	3310      	adds	r3, #16
 8004b06:	edd3 7a00 	vldr	s15, [r3]
 8004b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b14:	4619      	mov	r1, r3
 8004b16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b1a:	ee17 0a90 	vmov	r0, s15
 8004b1e:	4a87      	ldr	r2, [pc, #540]	; (8004d3c <MotorMove_position+0x350>)
 8004b20:	460b      	mov	r3, r1
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	440b      	add	r3, r1
 8004b26:	015b      	lsls	r3, r3, #5
 8004b28:	4413      	add	r3, r2
 8004b2a:	333c      	adds	r3, #60	; 0x3c
 8004b2c:	6018      	str	r0, [r3, #0]
	Motor[temp->MotorNumber].ActualSpeedInHz = Motor[temp->MotorNumber].StartupSpeedInHz;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b34:	4619      	mov	r1, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	4a7f      	ldr	r2, [pc, #508]	; (8004d3c <MotorMove_position+0x350>)
 8004b40:	460b      	mov	r3, r1
 8004b42:	005b      	lsls	r3, r3, #1
 8004b44:	440b      	add	r3, r1
 8004b46:	015b      	lsls	r3, r3, #5
 8004b48:	4413      	add	r3, r2
 8004b4a:	333c      	adds	r3, #60	; 0x3c
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	497b      	ldr	r1, [pc, #492]	; (8004d3c <MotorMove_position+0x350>)
 8004b50:	4603      	mov	r3, r0
 8004b52:	005b      	lsls	r3, r3, #1
 8004b54:	4403      	add	r3, r0
 8004b56:	015b      	lsls	r3, r3, #5
 8004b58:	440b      	add	r3, r1
 8004b5a:	3340      	adds	r3, #64	; 0x40
 8004b5c:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].DesiredSpeedInHz = Motor[temp->MotorNumber].StepsInOneCircle * Motor[temp->MotorNumber].DesiredSpeedInRads ;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b64:	4619      	mov	r1, r3
 8004b66:	4a75      	ldr	r2, [pc, #468]	; (8004d3c <MotorMove_position+0x350>)
 8004b68:	460b      	mov	r3, r1
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	440b      	add	r3, r1
 8004b6e:	015b      	lsls	r3, r3, #5
 8004b70:	4413      	add	r3, r2
 8004b72:	3338      	adds	r3, #56	; 0x38
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	ee07 3a90 	vmov	s15, r3
 8004b7a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b84:	4619      	mov	r1, r3
 8004b86:	4a6d      	ldr	r2, [pc, #436]	; (8004d3c <MotorMove_position+0x350>)
 8004b88:	460b      	mov	r3, r1
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	440b      	add	r3, r1
 8004b8e:	015b      	lsls	r3, r3, #5
 8004b90:	4413      	add	r3, r2
 8004b92:	3314      	adds	r3, #20
 8004b94:	edd3 7a00 	vldr	s15, [r3]
 8004b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ba8:	ee17 0a90 	vmov	r0, s15
 8004bac:	4a63      	ldr	r2, [pc, #396]	; (8004d3c <MotorMove_position+0x350>)
 8004bae:	460b      	mov	r3, r1
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	440b      	add	r3, r1
 8004bb4:	015b      	lsls	r3, r3, #5
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3344      	adds	r3, #68	; 0x44
 8004bba:	6018      	str	r0, [r3, #0]
	Motor[temp->MotorNumber].StepperSpeedTMR = MOTORTIM_TMR / Motor[temp->MotorNumber].ActualSpeedInHz;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	4a5d      	ldr	r2, [pc, #372]	; (8004d3c <MotorMove_position+0x350>)
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	440b      	add	r3, r1
 8004bcc:	015b      	lsls	r3, r3, #5
 8004bce:	4413      	add	r3, r2
 8004bd0:	3340      	adds	r3, #64	; 0x40
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004bda:	4610      	mov	r0, r2
 8004bdc:	4a5a      	ldr	r2, [pc, #360]	; (8004d48 <MotorMove_position+0x35c>)
 8004bde:	fbb2 f2f3 	udiv	r2, r2, r3
 8004be2:	4956      	ldr	r1, [pc, #344]	; (8004d3c <MotorMove_position+0x350>)
 8004be4:	4603      	mov	r3, r0
 8004be6:	005b      	lsls	r3, r3, #1
 8004be8:	4403      	add	r3, r0
 8004bea:	015b      	lsls	r3, r3, #5
 8004bec:	440b      	add	r3, r1
 8004bee:	3348      	adds	r3, #72	; 0x48
 8004bf0:	601a      	str	r2, [r3, #0]

	Motor[temp->MotorNumber].TargetPosition = targer_position ;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	4a50      	ldr	r2, [pc, #320]	; (8004d3c <MotorMove_position+0x350>)
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	440b      	add	r3, r1
 8004c02:	015b      	lsls	r3, r3, #5
 8004c04:	4413      	add	r3, r2
 8004c06:	332c      	adds	r3, #44	; 0x2c
 8004c08:	683a      	ldr	r2, [r7, #0]
 8004c0a:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps = abs(Motor[temp->MotorNumber].TargetPosition  -  Motor[temp->MotorNumber].StepPosition) ;//
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c12:	4619      	mov	r1, r3
 8004c14:	4a49      	ldr	r2, [pc, #292]	; (8004d3c <MotorMove_position+0x350>)
 8004c16:	460b      	mov	r3, r1
 8004c18:	005b      	lsls	r3, r3, #1
 8004c1a:	440b      	add	r3, r1
 8004c1c:	015b      	lsls	r3, r3, #5
 8004c1e:	4413      	add	r3, r2
 8004c20:	332c      	adds	r3, #44	; 0x2c
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	4943      	ldr	r1, [pc, #268]	; (8004d3c <MotorMove_position+0x350>)
 8004c2e:	4603      	mov	r3, r0
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	4403      	add	r3, r0
 8004c34:	015b      	lsls	r3, r3, #5
 8004c36:	440b      	add	r3, r1
 8004c38:	3328      	adds	r3, #40	; 0x28
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004c42:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4610      	mov	r0, r2
 8004c50:	4a3a      	ldr	r2, [pc, #232]	; (8004d3c <MotorMove_position+0x350>)
 8004c52:	460b      	mov	r3, r1
 8004c54:	005b      	lsls	r3, r3, #1
 8004c56:	440b      	add	r3, r1
 8004c58:	015b      	lsls	r3, r3, #5
 8004c5a:	4413      	add	r3, r2
 8004c5c:	334c      	adds	r3, #76	; 0x4c
 8004c5e:	6018      	str	r0, [r3, #0]
	if (Motor[temp->MotorNumber].TargetPosition == Motor[temp->MotorNumber].StepPosition){
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c66:	4619      	mov	r1, r3
 8004c68:	4a34      	ldr	r2, [pc, #208]	; (8004d3c <MotorMove_position+0x350>)
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	005b      	lsls	r3, r3, #1
 8004c6e:	440b      	add	r3, r1
 8004c70:	015b      	lsls	r3, r3, #5
 8004c72:	4413      	add	r3, r2
 8004c74:	332c      	adds	r3, #44	; 0x2c
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	492e      	ldr	r1, [pc, #184]	; (8004d3c <MotorMove_position+0x350>)
 8004c82:	4603      	mov	r3, r0
 8004c84:	005b      	lsls	r3, r3, #1
 8004c86:	4403      	add	r3, r0
 8004c88:	015b      	lsls	r3, r3, #5
 8004c8a:	440b      	add	r3, r1
 8004c8c:	3328      	adds	r3, #40	; 0x28
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d12b      	bne.n	8004cec <MotorMove_position+0x300>
		Motor[temp->MotorNumber].Status = 0 ;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	4a27      	ldr	r2, [pc, #156]	; (8004d3c <MotorMove_position+0x350>)
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	440b      	add	r3, r1
 8004ca4:	015b      	lsls	r3, r3, #5
 8004ca6:	4413      	add	r3, r2
 8004ca8:	3330      	adds	r3, #48	; 0x30
 8004caa:	2200      	movs	r2, #0
 8004cac:	701a      	strb	r2, [r3, #0]
		printf("---KEEP---Motor%d Steps Position:%ld---\r\n",Motor[temp->MotorNumber].MotorNumber,Motor[temp->MotorNumber].StepPosition);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	4a21      	ldr	r2, [pc, #132]	; (8004d3c <MotorMove_position+0x350>)
 8004cb8:	460b      	mov	r3, r1
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	440b      	add	r3, r1
 8004cbe:	015b      	lsls	r3, r3, #5
 8004cc0:	4413      	add	r3, r2
 8004cc2:	3320      	adds	r3, #32
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cce:	4619      	mov	r1, r3
 8004cd0:	4a1a      	ldr	r2, [pc, #104]	; (8004d3c <MotorMove_position+0x350>)
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	440b      	add	r3, r1
 8004cd8:	015b      	lsls	r3, r3, #5
 8004cda:	4413      	add	r3, r2
 8004cdc:	3328      	adds	r3, #40	; 0x28
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	4601      	mov	r1, r0
 8004ce4:	4819      	ldr	r0, [pc, #100]	; (8004d4c <MotorMove_position+0x360>)
 8004ce6:	f00b fc89 	bl	80105fc <iprintf>
		return ;
 8004cea:	e19f      	b.n	800502c <MotorMove_position+0x640>
	}
	else if (Motor[temp->MotorNumber].TargetPosition > Motor[temp->MotorNumber].StepPosition ){
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4a11      	ldr	r2, [pc, #68]	; (8004d3c <MotorMove_position+0x350>)
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	440b      	add	r3, r1
 8004cfc:	015b      	lsls	r3, r3, #5
 8004cfe:	4413      	add	r3, r2
 8004d00:	332c      	adds	r3, #44	; 0x2c
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	490b      	ldr	r1, [pc, #44]	; (8004d3c <MotorMove_position+0x350>)
 8004d0e:	4603      	mov	r3, r0
 8004d10:	005b      	lsls	r3, r3, #1
 8004d12:	4403      	add	r3, r0
 8004d14:	015b      	lsls	r3, r3, #5
 8004d16:	440b      	add	r3, r1
 8004d18:	3328      	adds	r3, #40	; 0x28
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	dd17      	ble.n	8004d50 <MotorMove_position+0x364>
		Motor[temp->MotorNumber].MotorDirection = 1 ;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d26:	4619      	mov	r1, r3
 8004d28:	4a04      	ldr	r2, [pc, #16]	; (8004d3c <MotorMove_position+0x350>)
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	440b      	add	r3, r1
 8004d30:	015b      	lsls	r3, r3, #5
 8004d32:	4413      	add	r3, r2
 8004d34:	3321      	adds	r3, #33	; 0x21
 8004d36:	2201      	movs	r2, #1
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	e016      	b.n	8004d6a <MotorMove_position+0x37e>
 8004d3c:	200008b0 	.word	0x200008b0
 8004d40:	08012a78 	.word	0x08012a78
 8004d44:	43b40000 	.word	0x43b40000
 8004d48:	000186a0 	.word	0x000186a0
 8004d4c:	08012aa8 	.word	0x08012aa8
	}
	else{
		Motor[temp->MotorNumber].MotorDirection = 0 ;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d56:	4619      	mov	r1, r3
 8004d58:	4ab6      	ldr	r2, [pc, #728]	; (8005034 <MotorMove_position+0x648>)
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	440b      	add	r3, r1
 8004d60:	015b      	lsls	r3, r3, #5
 8004d62:	4413      	add	r3, r2
 8004d64:	3321      	adds	r3, #33	; 0x21
 8004d66:	2200      	movs	r2, #0
 8004d68:	701a      	strb	r2, [r3, #0]
	}

	Motor_AccelDecel_waveCalculate(&Motor[temp->MotorNumber]);  // 
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d70:	461a      	mov	r2, r3
 8004d72:	4613      	mov	r3, r2
 8004d74:	005b      	lsls	r3, r3, #1
 8004d76:	4413      	add	r3, r2
 8004d78:	015b      	lsls	r3, r3, #5
 8004d7a:	4aae      	ldr	r2, [pc, #696]	; (8005034 <MotorMove_position+0x648>)
 8004d7c:	4413      	add	r3, r2
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff fb4c 	bl	800441c <Motor_AccelDecel_waveCalculate>

	if (Motor[temp->MotorNumber].MotorNumber == 1)   // Motor1
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4aa9      	ldr	r2, [pc, #676]	; (8005034 <MotorMove_position+0x648>)
 8004d8e:	460b      	mov	r3, r1
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	440b      	add	r3, r1
 8004d94:	015b      	lsls	r3, r3, #5
 8004d96:	4413      	add	r3, r2
 8004d98:	3320      	adds	r3, #32
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	f040 8101 	bne.w	8004fa4 <MotorMove_position+0x5b8>
	{
		Motor[temp->MotorNumber].NumberofSteps = Motor[temp->MotorNumber].NumberofSteps % Motor[temp->MotorNumber].StepsInOneCircle ;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004da8:	4619      	mov	r1, r3
 8004daa:	4aa2      	ldr	r2, [pc, #648]	; (8005034 <MotorMove_position+0x648>)
 8004dac:	460b      	mov	r3, r1
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	440b      	add	r3, r1
 8004db2:	015b      	lsls	r3, r3, #5
 8004db4:	4413      	add	r3, r2
 8004db6:	334c      	adds	r3, #76	; 0x4c
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	499c      	ldr	r1, [pc, #624]	; (8005034 <MotorMove_position+0x648>)
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	4403      	add	r3, r0
 8004dca:	015b      	lsls	r3, r3, #5
 8004dcc:	440b      	add	r3, r1
 8004dce:	3338      	adds	r3, #56	; 0x38
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	6879      	ldr	r1, [r7, #4]
 8004dd4:	f891 1020 	ldrb.w	r1, [r1, #32]
 8004dd8:	4608      	mov	r0, r1
 8004dda:	fbb2 f1f3 	udiv	r1, r2, r3
 8004dde:	fb01 f303 	mul.w	r3, r1, r3
 8004de2:	1ad2      	subs	r2, r2, r3
 8004de4:	4993      	ldr	r1, [pc, #588]	; (8005034 <MotorMove_position+0x648>)
 8004de6:	4603      	mov	r3, r0
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	4403      	add	r3, r0
 8004dec:	015b      	lsls	r3, r3, #5
 8004dee:	440b      	add	r3, r1
 8004df0:	334c      	adds	r3, #76	; 0x4c
 8004df2:	601a      	str	r2, [r3, #0]
		Motor[temp->MotorNumber].TargetPosition = Motor[temp->MotorNumber].TargetPosition % Motor[temp->MotorNumber].StepsInOneCircle ;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	4a8d      	ldr	r2, [pc, #564]	; (8005034 <MotorMove_position+0x648>)
 8004dfe:	460b      	mov	r3, r1
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	440b      	add	r3, r1
 8004e04:	015b      	lsls	r3, r3, #5
 8004e06:	4413      	add	r3, r2
 8004e08:	332c      	adds	r3, #44	; 0x2c
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e14:	4618      	mov	r0, r3
 8004e16:	4987      	ldr	r1, [pc, #540]	; (8005034 <MotorMove_position+0x648>)
 8004e18:	4603      	mov	r3, r0
 8004e1a:	005b      	lsls	r3, r3, #1
 8004e1c:	4403      	add	r3, r0
 8004e1e:	015b      	lsls	r3, r3, #5
 8004e20:	440b      	add	r3, r1
 8004e22:	3338      	adds	r3, #56	; 0x38
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	fbb2 f1f3 	udiv	r1, r2, r3
 8004e2a:	fb01 f303 	mul.w	r3, r1, r3
 8004e2e:	1ad2      	subs	r2, r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e36:	4619      	mov	r1, r3
 8004e38:	4610      	mov	r0, r2
 8004e3a:	4a7e      	ldr	r2, [pc, #504]	; (8005034 <MotorMove_position+0x648>)
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	440b      	add	r3, r1
 8004e42:	015b      	lsls	r3, r3, #5
 8004e44:	4413      	add	r3, r2
 8004e46:	332c      	adds	r3, #44	; 0x2c
 8004e48:	6018      	str	r0, [r3, #0]
		if( Motor[temp->MotorNumber].NumberofSteps <= (Motor[temp->MotorNumber].StepsInOneCircle/2) ){  //
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e50:	4619      	mov	r1, r3
 8004e52:	4a78      	ldr	r2, [pc, #480]	; (8005034 <MotorMove_position+0x648>)
 8004e54:	460b      	mov	r3, r1
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	440b      	add	r3, r1
 8004e5a:	015b      	lsls	r3, r3, #5
 8004e5c:	4413      	add	r3, r2
 8004e5e:	334c      	adds	r3, #76	; 0x4c
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e68:	4618      	mov	r0, r3
 8004e6a:	4972      	ldr	r1, [pc, #456]	; (8005034 <MotorMove_position+0x648>)
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	4403      	add	r3, r0
 8004e72:	015b      	lsls	r3, r3, #5
 8004e74:	440b      	add	r3, r1
 8004e76:	3338      	adds	r3, #56	; 0x38
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	085b      	lsrs	r3, r3, #1
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d826      	bhi.n	8004ece <MotorMove_position+0x4e2>
			Motor_AccelDecel_waveCalculate(&Motor[temp->MotorNumber]);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e86:	461a      	mov	r2, r3
 8004e88:	4613      	mov	r3, r2
 8004e8a:	005b      	lsls	r3, r3, #1
 8004e8c:	4413      	add	r3, r2
 8004e8e:	015b      	lsls	r3, r3, #5
 8004e90:	4a68      	ldr	r2, [pc, #416]	; (8005034 <MotorMove_position+0x648>)
 8004e92:	4413      	add	r3, r2
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7ff fac1 	bl	800441c <Motor_AccelDecel_waveCalculate>
			if(Motor[temp->MotorNumber].MotorDirection == 1){
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	4a64      	ldr	r2, [pc, #400]	; (8005034 <MotorMove_position+0x648>)
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	440b      	add	r3, r1
 8004eaa:	015b      	lsls	r3, r3, #5
 8004eac:	4413      	add	r3, r2
 8004eae:	3321      	adds	r3, #33	; 0x21
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d105      	bne.n	8004ec2 <MotorMove_position+0x4d6>
				Motor1_Nreset_direction;
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	2120      	movs	r1, #32
 8004eba:	485f      	ldr	r0, [pc, #380]	; (8005038 <MotorMove_position+0x64c>)
 8004ebc:	f003 fa8e 	bl	80083dc <HAL_GPIO_WritePin>
 8004ec0:	e07d      	b.n	8004fbe <MotorMove_position+0x5d2>
			}
			else{
				Motor1_reset_direction;
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	2120      	movs	r1, #32
 8004ec6:	485c      	ldr	r0, [pc, #368]	; (8005038 <MotorMove_position+0x64c>)
 8004ec8:	f003 fa88 	bl	80083dc <HAL_GPIO_WritePin>
 8004ecc:	e077      	b.n	8004fbe <MotorMove_position+0x5d2>
			}
		}
		else{
			Motor[temp->MotorNumber].NumberofSteps = abs (Motor[temp->MotorNumber].StepsInOneCircle - Motor[temp->MotorNumber].NumberofSteps);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	4a57      	ldr	r2, [pc, #348]	; (8005034 <MotorMove_position+0x648>)
 8004ed8:	460b      	mov	r3, r1
 8004eda:	005b      	lsls	r3, r3, #1
 8004edc:	440b      	add	r3, r1
 8004ede:	015b      	lsls	r3, r3, #5
 8004ee0:	4413      	add	r3, r2
 8004ee2:	3338      	adds	r3, #56	; 0x38
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004eec:	4618      	mov	r0, r3
 8004eee:	4951      	ldr	r1, [pc, #324]	; (8005034 <MotorMove_position+0x648>)
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	005b      	lsls	r3, r3, #1
 8004ef4:	4403      	add	r3, r0
 8004ef6:	015b      	lsls	r3, r3, #5
 8004ef8:	440b      	add	r3, r1
 8004efa:	334c      	adds	r3, #76	; 0x4c
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004f04:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f0e:	4619      	mov	r1, r3
 8004f10:	4610      	mov	r0, r2
 8004f12:	4a48      	ldr	r2, [pc, #288]	; (8005034 <MotorMove_position+0x648>)
 8004f14:	460b      	mov	r3, r1
 8004f16:	005b      	lsls	r3, r3, #1
 8004f18:	440b      	add	r3, r1
 8004f1a:	015b      	lsls	r3, r3, #5
 8004f1c:	4413      	add	r3, r2
 8004f1e:	334c      	adds	r3, #76	; 0x4c
 8004f20:	6018      	str	r0, [r3, #0]
			Motor_AccelDecel_waveCalculate(&Motor[temp->MotorNumber]);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f28:	461a      	mov	r2, r3
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	015b      	lsls	r3, r3, #5
 8004f32:	4a40      	ldr	r2, [pc, #256]	; (8005034 <MotorMove_position+0x648>)
 8004f34:	4413      	add	r3, r2
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7ff fa70 	bl	800441c <Motor_AccelDecel_waveCalculate>
			if(Motor[temp->MotorNumber].MotorDirection == 1){
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f42:	4619      	mov	r1, r3
 8004f44:	4a3b      	ldr	r2, [pc, #236]	; (8005034 <MotorMove_position+0x648>)
 8004f46:	460b      	mov	r3, r1
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	440b      	add	r3, r1
 8004f4c:	015b      	lsls	r3, r3, #5
 8004f4e:	4413      	add	r3, r2
 8004f50:	3321      	adds	r3, #33	; 0x21
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d112      	bne.n	8004f7e <MotorMove_position+0x592>
				Motor[temp->MotorNumber].MotorDirection = 0;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f5e:	4619      	mov	r1, r3
 8004f60:	4a34      	ldr	r2, [pc, #208]	; (8005034 <MotorMove_position+0x648>)
 8004f62:	460b      	mov	r3, r1
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	440b      	add	r3, r1
 8004f68:	015b      	lsls	r3, r3, #5
 8004f6a:	4413      	add	r3, r2
 8004f6c:	3321      	adds	r3, #33	; 0x21
 8004f6e:	2200      	movs	r2, #0
 8004f70:	701a      	strb	r2, [r3, #0]
				Motor1_reset_direction;
 8004f72:	2201      	movs	r2, #1
 8004f74:	2120      	movs	r1, #32
 8004f76:	4830      	ldr	r0, [pc, #192]	; (8005038 <MotorMove_position+0x64c>)
 8004f78:	f003 fa30 	bl	80083dc <HAL_GPIO_WritePin>
 8004f7c:	e01f      	b.n	8004fbe <MotorMove_position+0x5d2>
			}
			else{
				Motor[temp->MotorNumber].MotorDirection = 1;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f84:	4619      	mov	r1, r3
 8004f86:	4a2b      	ldr	r2, [pc, #172]	; (8005034 <MotorMove_position+0x648>)
 8004f88:	460b      	mov	r3, r1
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	440b      	add	r3, r1
 8004f8e:	015b      	lsls	r3, r3, #5
 8004f90:	4413      	add	r3, r2
 8004f92:	3321      	adds	r3, #33	; 0x21
 8004f94:	2201      	movs	r2, #1
 8004f96:	701a      	strb	r2, [r3, #0]
				Motor1_Nreset_direction;
 8004f98:	2200      	movs	r2, #0
 8004f9a:	2120      	movs	r1, #32
 8004f9c:	4826      	ldr	r0, [pc, #152]	; (8005038 <MotorMove_position+0x64c>)
 8004f9e:	f003 fa1d 	bl	80083dc <HAL_GPIO_WritePin>
 8004fa2:	e00c      	b.n	8004fbe <MotorMove_position+0x5d2>
			}
		}
	}
	else{
		MotorDirection_SetUp(&Motor[temp->MotorNumber]) ;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004faa:	461a      	mov	r2, r3
 8004fac:	4613      	mov	r3, r2
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	4413      	add	r3, r2
 8004fb2:	015b      	lsls	r3, r3, #5
 8004fb4:	4a1f      	ldr	r2, [pc, #124]	; (8005034 <MotorMove_position+0x648>)
 8004fb6:	4413      	add	r3, r2
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff fae7 	bl	800458c <MotorDirection_SetUp>
	}
	//10
	Motor[temp->MotorNumber].NumberofSteps = Motor[temp->MotorNumber].NumberofSteps + 5*Motor[temp->MotorNumber].mircro_steps;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	4a1b      	ldr	r2, [pc, #108]	; (8005034 <MotorMove_position+0x648>)
 8004fc8:	460b      	mov	r3, r1
 8004fca:	005b      	lsls	r3, r3, #1
 8004fcc:	440b      	add	r3, r1
 8004fce:	015b      	lsls	r3, r3, #5
 8004fd0:	4413      	add	r3, r2
 8004fd2:	334c      	adds	r3, #76	; 0x4c
 8004fd4:	6819      	ldr	r1, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fdc:	4618      	mov	r0, r3
 8004fde:	4a15      	ldr	r2, [pc, #84]	; (8005034 <MotorMove_position+0x648>)
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	4403      	add	r3, r0
 8004fe6:	015b      	lsls	r3, r3, #5
 8004fe8:	4413      	add	r3, r2
 8004fea:	3308      	adds	r3, #8
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004ffa:	4610      	mov	r0, r2
 8004ffc:	18ca      	adds	r2, r1, r3
 8004ffe:	490d      	ldr	r1, [pc, #52]	; (8005034 <MotorMove_position+0x648>)
 8005000:	4603      	mov	r3, r0
 8005002:	005b      	lsls	r3, r3, #1
 8005004:	4403      	add	r3, r0
 8005006:	015b      	lsls	r3, r3, #5
 8005008:	440b      	add	r3, r1
 800500a:	334c      	adds	r3, #76	; 0x4c
 800500c:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005014:	4619      	mov	r1, r3
 8005016:	4a07      	ldr	r2, [pc, #28]	; (8005034 <MotorMove_position+0x648>)
 8005018:	460b      	mov	r3, r1
 800501a:	005b      	lsls	r3, r3, #1
 800501c:	440b      	add	r3, r1
 800501e:	015b      	lsls	r3, r3, #5
 8005020:	4413      	add	r3, r2
 8005022:	3334      	adds	r3, #52	; 0x34
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4618      	mov	r0, r3
 8005028:	f006 f932 	bl	800b290 <HAL_TIM_Base_Start_IT>
}
 800502c:	3708      	adds	r7, #8
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	200008b0 	.word	0x200008b0
 8005038:	40020400 	.word	0x40020400

0800503c <MotorRun_LowSpeed>:
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
}
#endif

void MotorRun_LowSpeed(struct MotorDefine *temp)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
	if (Motor[temp->MotorNumber].Status == 1){
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f893 3020 	ldrb.w	r3, [r3, #32]
 800504a:	4619      	mov	r1, r3
 800504c:	4aad      	ldr	r2, [pc, #692]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 800504e:	460b      	mov	r3, r1
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	440b      	add	r3, r1
 8005054:	015b      	lsls	r3, r3, #5
 8005056:	4413      	add	r3, r2
 8005058:	3330      	adds	r3, #48	; 0x30
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d110      	bne.n	8005082 <MotorRun_LowSpeed+0x46>
		printf("[WRONG]MotorRun_LowSpeed Failed,Motor%d is busy!\r\n",Motor[temp->MotorNumber].MotorNumber);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005066:	4619      	mov	r1, r3
 8005068:	4aa6      	ldr	r2, [pc, #664]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 800506a:	460b      	mov	r3, r1
 800506c:	005b      	lsls	r3, r3, #1
 800506e:	440b      	add	r3, r1
 8005070:	015b      	lsls	r3, r3, #5
 8005072:	4413      	add	r3, r2
 8005074:	3320      	adds	r3, #32
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	4619      	mov	r1, r3
 800507a:	48a3      	ldr	r0, [pc, #652]	; (8005308 <MotorRun_LowSpeed+0x2cc>)
 800507c:	f00b fabe 	bl	80105fc <iprintf>
		return ;
 8005080:	e13c      	b.n	80052fc <MotorRun_LowSpeed+0x2c0>
	}
	else {
		Motor[temp->MotorNumber].Status = 1 ;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005088:	4619      	mov	r1, r3
 800508a:	4a9e      	ldr	r2, [pc, #632]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 800508c:	460b      	mov	r3, r1
 800508e:	005b      	lsls	r3, r3, #1
 8005090:	440b      	add	r3, r1
 8005092:	015b      	lsls	r3, r3, #5
 8005094:	4413      	add	r3, r2
 8005096:	3330      	adds	r3, #48	; 0x30
 8005098:	2201      	movs	r2, #1
 800509a:	701a      	strb	r2, [r3, #0]
	}

	temp->deceleration_ratio = Motor[temp->MotorNumber].deceleration_ratio ;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050a2:	4619      	mov	r1, r3
 80050a4:	4a97      	ldr	r2, [pc, #604]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80050a6:	460b      	mov	r3, r1
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	440b      	add	r3, r1
 80050ac:	015b      	lsls	r3, r3, #5
 80050ae:	4413      	add	r3, r2
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	601a      	str	r2, [r3, #0]
	temp->step_angle = Motor[temp->MotorNumber].step_angle ;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050bc:	4619      	mov	r1, r3
 80050be:	4a91      	ldr	r2, [pc, #580]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80050c0:	460b      	mov	r3, r1
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	440b      	add	r3, r1
 80050c6:	015b      	lsls	r3, r3, #5
 80050c8:	4413      	add	r3, r2
 80050ca:	3304      	adds	r3, #4
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	605a      	str	r2, [r3, #4]
	temp->mircro_steps = Motor[temp->MotorNumber].mircro_steps ;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050d8:	4619      	mov	r1, r3
 80050da:	4a8a      	ldr	r2, [pc, #552]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80050dc:	460b      	mov	r3, r1
 80050de:	005b      	lsls	r3, r3, #1
 80050e0:	440b      	add	r3, r1
 80050e2:	015b      	lsls	r3, r3, #5
 80050e4:	4413      	add	r3, r2
 80050e6:	3308      	adds	r3, #8
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	609a      	str	r2, [r3, #8]
	temp->MaxSpeedInRads = Motor[temp->MotorNumber].MaxSpeedInRads ;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050f4:	4619      	mov	r1, r3
 80050f6:	4a83      	ldr	r2, [pc, #524]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80050f8:	460b      	mov	r3, r1
 80050fa:	005b      	lsls	r3, r3, #1
 80050fc:	440b      	add	r3, r1
 80050fe:	015b      	lsls	r3, r3, #5
 8005100:	4413      	add	r3, r2
 8005102:	330c      	adds	r3, #12
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	60da      	str	r2, [r3, #12]
	temp->htim_x = Motor[temp->MotorNumber].htim_x ;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005110:	4619      	mov	r1, r3
 8005112:	4a7c      	ldr	r2, [pc, #496]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 8005114:	460b      	mov	r3, r1
 8005116:	005b      	lsls	r3, r3, #1
 8005118:	440b      	add	r3, r1
 800511a:	015b      	lsls	r3, r3, #5
 800511c:	4413      	add	r3, r2
 800511e:	3334      	adds	r3, #52	; 0x34
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	635a      	str	r2, [r3, #52]	; 0x34

	//  
	temp->StepsInOneCircle = (360 / temp->step_angle) * temp->deceleration_ratio * temp->mircro_steps;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	edd3 7a01 	vldr	s15, [r3, #4]
 800512c:	eddf 6a77 	vldr	s13, [pc, #476]	; 800530c <MotorRun_LowSpeed+0x2d0>
 8005130:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	edd3 7a00 	vldr	s15, [r3]
 800513a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	ee07 3a90 	vmov	s15, r3
 8005146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800514a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800514e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005152:	ee17 2a90 	vmov	r2, s15
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	639a      	str	r2, [r3, #56]	; 0x38
	temp->StartupSpeedInHz = temp->StepsInOneCircle * temp->StartupSpeedInRads ;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515e:	ee07 3a90 	vmov	s15, r3
 8005162:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	edd3 7a04 	vldr	s15, [r3, #16]
 800516c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005170:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005174:	ee17 2a90 	vmov	r2, s15
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	63da      	str	r2, [r3, #60]	; 0x3c
	temp->StepperSpeedTMR = MOTORTIM_TMR / temp->StartupSpeedInHz;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005180:	4a63      	ldr	r2, [pc, #396]	; (8005310 <MotorRun_LowSpeed+0x2d4>)
 8005182:	fbb2 f2f3 	udiv	r2, r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	649a      	str	r2, [r3, #72]	; 0x48
	temp->NumberofSteps = temp->NumberofRads * temp->StepsInOneCircle ;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005194:	ee07 3a90 	vmov	s15, r3
 8005198:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800519c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051a4:	ee17 2a90 	vmov	r2, s15
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	64da      	str	r2, [r3, #76]	; 0x4c

	//
	Motor[temp->MotorNumber].NumberofSteps_StopAccel = temp->NumberofSteps;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051b2:	4618      	mov	r0, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80051b8:	4952      	ldr	r1, [pc, #328]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80051ba:	4603      	mov	r3, r0
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	4403      	add	r3, r0
 80051c0:	015b      	lsls	r3, r3, #5
 80051c2:	440b      	add	r3, r1
 80051c4:	3350      	adds	r3, #80	; 0x50
 80051c6:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps_BeginDecel = 0;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051ce:	4619      	mov	r1, r3
 80051d0:	4a4c      	ldr	r2, [pc, #304]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80051d2:	460b      	mov	r3, r1
 80051d4:	005b      	lsls	r3, r3, #1
 80051d6:	440b      	add	r3, r1
 80051d8:	015b      	lsls	r3, r3, #5
 80051da:	4413      	add	r3, r2
 80051dc:	3354      	adds	r3, #84	; 0x54
 80051de:	2200      	movs	r2, #0
 80051e0:	601a      	str	r2, [r3, #0]

	Motor[temp->MotorNumber].StepsInOneCircle = temp->StepsInOneCircle ;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051e8:	4618      	mov	r0, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051ee:	4945      	ldr	r1, [pc, #276]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80051f0:	4603      	mov	r3, r0
 80051f2:	005b      	lsls	r3, r3, #1
 80051f4:	4403      	add	r3, r0
 80051f6:	015b      	lsls	r3, r3, #5
 80051f8:	440b      	add	r3, r1
 80051fa:	3338      	adds	r3, #56	; 0x38
 80051fc:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].StartupSpeedInHz = temp->StartupSpeedInHz ;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005204:	4618      	mov	r0, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800520a:	493e      	ldr	r1, [pc, #248]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 800520c:	4603      	mov	r3, r0
 800520e:	005b      	lsls	r3, r3, #1
 8005210:	4403      	add	r3, r0
 8005212:	015b      	lsls	r3, r3, #5
 8005214:	440b      	add	r3, r1
 8005216:	333c      	adds	r3, #60	; 0x3c
 8005218:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].StepperSpeedTMR = temp->StepperSpeedTMR ;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005220:	4618      	mov	r0, r3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005226:	4937      	ldr	r1, [pc, #220]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 8005228:	4603      	mov	r3, r0
 800522a:	005b      	lsls	r3, r3, #1
 800522c:	4403      	add	r3, r0
 800522e:	015b      	lsls	r3, r3, #5
 8005230:	440b      	add	r3, r1
 8005232:	3348      	adds	r3, #72	; 0x48
 8005234:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].NumberofSteps = temp->NumberofSteps ;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 3020 	ldrb.w	r3, [r3, #32]
 800523c:	4618      	mov	r0, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005242:	4930      	ldr	r1, [pc, #192]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 8005244:	4603      	mov	r3, r0
 8005246:	005b      	lsls	r3, r3, #1
 8005248:	4403      	add	r3, r0
 800524a:	015b      	lsls	r3, r3, #5
 800524c:	440b      	add	r3, r1
 800524e:	334c      	adds	r3, #76	; 0x4c
 8005250:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].MotorDirection = temp->MotorDirection ;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005258:	4619      	mov	r1, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
 8005260:	4a28      	ldr	r2, [pc, #160]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 8005262:	460b      	mov	r3, r1
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	440b      	add	r3, r1
 8005268:	015b      	lsls	r3, r3, #5
 800526a:	4413      	add	r3, r2
 800526c:	3321      	adds	r3, #33	; 0x21
 800526e:	4602      	mov	r2, r0
 8005270:	701a      	strb	r2, [r3, #0]
	Motor[temp->MotorNumber].AccelerationTimeTMR = 10000 ;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005278:	4619      	mov	r1, r3
 800527a:	4a22      	ldr	r2, [pc, #136]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 800527c:	460b      	mov	r3, r1
 800527e:	005b      	lsls	r3, r3, #1
 8005280:	440b      	add	r3, r1
 8005282:	015b      	lsls	r3, r3, #5
 8005284:	4413      	add	r3, r2
 8005286:	3358      	adds	r3, #88	; 0x58
 8005288:	f242 7210 	movw	r2, #10000	; 0x2710
 800528c:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].DecelerationTimeTMR = 10000 ;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005294:	4619      	mov	r1, r3
 8005296:	4a1b      	ldr	r2, [pc, #108]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 8005298:	460b      	mov	r3, r1
 800529a:	005b      	lsls	r3, r3, #1
 800529c:	440b      	add	r3, r1
 800529e:	015b      	lsls	r3, r3, #5
 80052a0:	4413      	add	r3, r2
 80052a2:	335c      	adds	r3, #92	; 0x5c
 80052a4:	f242 7210 	movw	r2, #10000	; 0x2710
 80052a8:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].TargetPosition = -16777200 ; //
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052b0:	4619      	mov	r1, r3
 80052b2:	4a14      	ldr	r2, [pc, #80]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80052b4:	460b      	mov	r3, r1
 80052b6:	005b      	lsls	r3, r3, #1
 80052b8:	440b      	add	r3, r1
 80052ba:	015b      	lsls	r3, r3, #5
 80052bc:	4413      	add	r3, r2
 80052be:	332c      	adds	r3, #44	; 0x2c
 80052c0:	4a14      	ldr	r2, [pc, #80]	; (8005314 <MotorRun_LowSpeed+0x2d8>)
 80052c2:	601a      	str	r2, [r3, #0]

	MotorDirection_SetUp(&Motor[temp->MotorNumber]) ;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052ca:	461a      	mov	r2, r3
 80052cc:	4613      	mov	r3, r2
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	4413      	add	r3, r2
 80052d2:	015b      	lsls	r3, r3, #5
 80052d4:	4a0b      	ldr	r2, [pc, #44]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80052d6:	4413      	add	r3, r2
 80052d8:	4618      	mov	r0, r3
 80052da:	f7ff f957 	bl	800458c <MotorDirection_SetUp>
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052e4:	4619      	mov	r1, r3
 80052e6:	4a07      	ldr	r2, [pc, #28]	; (8005304 <MotorRun_LowSpeed+0x2c8>)
 80052e8:	460b      	mov	r3, r1
 80052ea:	005b      	lsls	r3, r3, #1
 80052ec:	440b      	add	r3, r1
 80052ee:	015b      	lsls	r3, r3, #5
 80052f0:	4413      	add	r3, r2
 80052f2:	3334      	adds	r3, #52	; 0x34
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f005 ffca 	bl	800b290 <HAL_TIM_Base_Start_IT>
}
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	200008b0 	.word	0x200008b0
 8005308:	08012ad4 	.word	0x08012ad4
 800530c:	43b40000 	.word	0x43b40000
 8005310:	000186a0 	.word	0x000186a0
 8005314:	ff000010 	.word	0xff000010

08005318 <Motor_Reset>:
/*            *****************    0x20-0b00100000    ****************** */
// USART5  0
//  SUCCESS-1-  FAIL-0
// 10000
uint8_t Motor_Reset(struct MotorDefine *temp)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b08e      	sub	sp, #56	; 0x38
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
	if (Motor[temp->MotorNumber].Status == 1){
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005326:	4619      	mov	r1, r3
 8005328:	4ab8      	ldr	r2, [pc, #736]	; (800560c <Motor_Reset+0x2f4>)
 800532a:	460b      	mov	r3, r1
 800532c:	005b      	lsls	r3, r3, #1
 800532e:	440b      	add	r3, r1
 8005330:	015b      	lsls	r3, r3, #5
 8005332:	4413      	add	r3, r2
 8005334:	3330      	adds	r3, #48	; 0x30
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	2b01      	cmp	r3, #1
 800533a:	d108      	bne.n	800534e <Motor_Reset+0x36>
		printf("[WRONG] Reset Failed,Motor%d is busy!\r\n",temp->MotorNumber);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005342:	4619      	mov	r1, r3
 8005344:	48b2      	ldr	r0, [pc, #712]	; (8005610 <Motor_Reset+0x2f8>)
 8005346:	f00b f959 	bl	80105fc <iprintf>
		return FAIL;
 800534a:	2300      	movs	r3, #0
 800534c:	e3cf      	b.n	8005aee <Motor_Reset+0x7d6>
	}
	*temp = Motor[temp->MotorNumber];
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005354:	4619      	mov	r1, r3
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	4aac      	ldr	r2, [pc, #688]	; (800560c <Motor_Reset+0x2f4>)
 800535a:	460b      	mov	r3, r1
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	440b      	add	r3, r1
 8005360:	015b      	lsls	r3, r3, #5
 8005362:	4413      	add	r3, r2
 8005364:	4619      	mov	r1, r3
 8005366:	2360      	movs	r3, #96	; 0x60
 8005368:	461a      	mov	r2, r3
 800536a:	f00a fc32 	bl	800fbd2 <memcpy>

	temp->NumberofRads = 30;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4aa8      	ldr	r2, [pc, #672]	; (8005614 <Motor_Reset+0x2fc>)
 8005372:	625a      	str	r2, [r3, #36]	; 0x24

	if (temp->MotorNumber == 1){
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 3020 	ldrb.w	r3, [r3, #32]
 800537a:	2b01      	cmp	r3, #1
 800537c:	f040 8093 	bne.w	80054a6 <Motor_Reset+0x18e>
		if ( Motor1_reset_OPTstatus ){
 8005380:	2108      	movs	r1, #8
 8005382:	48a5      	ldr	r0, [pc, #660]	; (8005618 <Motor_Reset+0x300>)
 8005384:	f003 f812 	bl	80083ac <HAL_GPIO_ReadPin>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d140      	bne.n	8005410 <Motor_Reset+0xf8>
			temp->MotorDirection = 1 ;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7ff fe50 	bl	800503c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 800539c:	2078      	movs	r0, #120	; 0x78
 800539e:	f001 fd9b 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor1_reset_OPTstatus ; i++){
 80053a2:	2300      	movs	r3, #0
 80053a4:	637b      	str	r3, [r7, #52]	; 0x34
 80053a6:	e01f      	b.n	80053e8 <Motor_Reset+0xd0>
				if(i>500) {
 80053a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053aa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80053ae:	d915      	bls.n	80053dc <Motor_Reset+0xc4>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053b6:	4619      	mov	r1, r3
 80053b8:	4898      	ldr	r0, [pc, #608]	; (800561c <Motor_Reset+0x304>)
 80053ba:	f00b f91f 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053c4:	4619      	mov	r1, r3
 80053c6:	4a91      	ldr	r2, [pc, #580]	; (800560c <Motor_Reset+0x2f4>)
 80053c8:	460b      	mov	r3, r1
 80053ca:	005b      	lsls	r3, r3, #1
 80053cc:	440b      	add	r3, r1
 80053ce:	015b      	lsls	r3, r3, #5
 80053d0:	4413      	add	r3, r2
 80053d2:	334c      	adds	r3, #76	; 0x4c
 80053d4:	2202      	movs	r2, #2
 80053d6:	601a      	str	r2, [r3, #0]
					return FAIL;
 80053d8:	2300      	movs	r3, #0
 80053da:	e388      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80053dc:	2001      	movs	r0, #1
 80053de:	f001 fd7b 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor1_reset_OPTstatus ; i++){
 80053e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053e4:	3301      	adds	r3, #1
 80053e6:	637b      	str	r3, [r7, #52]	; 0x34
 80053e8:	2108      	movs	r1, #8
 80053ea:	488b      	ldr	r0, [pc, #556]	; (8005618 <Motor_Reset+0x300>)
 80053ec:	f002 ffde 	bl	80083ac <HAL_GPIO_ReadPin>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d0d8      	beq.n	80053a8 <Motor_Reset+0x90>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053fc:	4619      	mov	r1, r3
 80053fe:	4a83      	ldr	r2, [pc, #524]	; (800560c <Motor_Reset+0x2f4>)
 8005400:	460b      	mov	r3, r1
 8005402:	005b      	lsls	r3, r3, #1
 8005404:	440b      	add	r3, r1
 8005406:	015b      	lsls	r3, r3, #5
 8005408:	4413      	add	r3, r2
 800540a:	334c      	adds	r3, #76	; 0x4c
 800540c:	2202      	movs	r2, #2
 800540e:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 8005410:	2078      	movs	r0, #120	; 0x78
 8005412:	f001 fd61 	bl	8006ed8 <HAL_Delay>
		if (Motor1_Nreset_OPTstatus){
 8005416:	2108      	movs	r1, #8
 8005418:	487f      	ldr	r0, [pc, #508]	; (8005618 <Motor_Reset+0x300>)
 800541a:	f002 ffc7 	bl	80083ac <HAL_GPIO_ReadPin>
 800541e:	4603      	mov	r3, r0
 8005420:	2b01      	cmp	r3, #1
 8005422:	d140      	bne.n	80054a6 <Motor_Reset+0x18e>
			temp->MotorDirection = 0 ;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f7ff fe05 	bl	800503c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor1_Nreset_OPTstatus ; i++){
 8005432:	2300      	movs	r3, #0
 8005434:	633b      	str	r3, [r7, #48]	; 0x30
 8005436:	e020      	b.n	800547a <Motor_Reset+0x162>
				if(i>5000) {
 8005438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543a:	f241 3288 	movw	r2, #5000	; 0x1388
 800543e:	4293      	cmp	r3, r2
 8005440:	d915      	bls.n	800546e <Motor_Reset+0x156>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005448:	4619      	mov	r1, r3
 800544a:	4874      	ldr	r0, [pc, #464]	; (800561c <Motor_Reset+0x304>)
 800544c:	f00b f8d6 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005456:	4619      	mov	r1, r3
 8005458:	4a6c      	ldr	r2, [pc, #432]	; (800560c <Motor_Reset+0x2f4>)
 800545a:	460b      	mov	r3, r1
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	440b      	add	r3, r1
 8005460:	015b      	lsls	r3, r3, #5
 8005462:	4413      	add	r3, r2
 8005464:	334c      	adds	r3, #76	; 0x4c
 8005466:	2202      	movs	r2, #2
 8005468:	601a      	str	r2, [r3, #0]
					return FAIL;
 800546a:	2300      	movs	r3, #0
 800546c:	e33f      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 800546e:	2001      	movs	r0, #1
 8005470:	f001 fd32 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor1_Nreset_OPTstatus ; i++){
 8005474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005476:	3301      	adds	r3, #1
 8005478:	633b      	str	r3, [r7, #48]	; 0x30
 800547a:	2108      	movs	r1, #8
 800547c:	4866      	ldr	r0, [pc, #408]	; (8005618 <Motor_Reset+0x300>)
 800547e:	f002 ff95 	bl	80083ac <HAL_GPIO_ReadPin>
 8005482:	4603      	mov	r3, r0
 8005484:	2b01      	cmp	r3, #1
 8005486:	d0d7      	beq.n	8005438 <Motor_Reset+0x120>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800548e:	4619      	mov	r1, r3
 8005490:	4a5e      	ldr	r2, [pc, #376]	; (800560c <Motor_Reset+0x2f4>)
 8005492:	460b      	mov	r3, r1
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	440b      	add	r3, r1
 8005498:	015b      	lsls	r3, r3, #5
 800549a:	4413      	add	r3, r2
 800549c:	334c      	adds	r3, #76	; 0x4c
 800549e:	2202      	movs	r2, #2
 80054a0:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e323      	b.n	8005aee <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 2){
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	f040 8093 	bne.w	80055d8 <Motor_Reset+0x2c0>
		if ( Motor2_reset_OPTstatus ){
 80054b2:	2110      	movs	r1, #16
 80054b4:	4858      	ldr	r0, [pc, #352]	; (8005618 <Motor_Reset+0x300>)
 80054b6:	f002 ff79 	bl	80083ac <HAL_GPIO_ReadPin>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d140      	bne.n	8005542 <Motor_Reset+0x22a>
			temp->MotorDirection = 1 ;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7ff fdb7 	bl	800503c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 80054ce:	2078      	movs	r0, #120	; 0x78
 80054d0:	f001 fd02 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor2_reset_OPTstatus ; i++){
 80054d4:	2300      	movs	r3, #0
 80054d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054d8:	e01f      	b.n	800551a <Motor_Reset+0x202>
				if(i>500) {
 80054da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054dc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80054e0:	d915      	bls.n	800550e <Motor_Reset+0x1f6>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054e8:	4619      	mov	r1, r3
 80054ea:	484c      	ldr	r0, [pc, #304]	; (800561c <Motor_Reset+0x304>)
 80054ec:	f00b f886 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054f6:	4619      	mov	r1, r3
 80054f8:	4a44      	ldr	r2, [pc, #272]	; (800560c <Motor_Reset+0x2f4>)
 80054fa:	460b      	mov	r3, r1
 80054fc:	005b      	lsls	r3, r3, #1
 80054fe:	440b      	add	r3, r1
 8005500:	015b      	lsls	r3, r3, #5
 8005502:	4413      	add	r3, r2
 8005504:	334c      	adds	r3, #76	; 0x4c
 8005506:	2202      	movs	r2, #2
 8005508:	601a      	str	r2, [r3, #0]
					return FAIL;
 800550a:	2300      	movs	r3, #0
 800550c:	e2ef      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 800550e:	2001      	movs	r0, #1
 8005510:	f001 fce2 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor2_reset_OPTstatus ; i++){
 8005514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005516:	3301      	adds	r3, #1
 8005518:	62fb      	str	r3, [r7, #44]	; 0x2c
 800551a:	2110      	movs	r1, #16
 800551c:	483e      	ldr	r0, [pc, #248]	; (8005618 <Motor_Reset+0x300>)
 800551e:	f002 ff45 	bl	80083ac <HAL_GPIO_ReadPin>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0d8      	beq.n	80054da <Motor_Reset+0x1c2>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800552e:	4619      	mov	r1, r3
 8005530:	4a36      	ldr	r2, [pc, #216]	; (800560c <Motor_Reset+0x2f4>)
 8005532:	460b      	mov	r3, r1
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	440b      	add	r3, r1
 8005538:	015b      	lsls	r3, r3, #5
 800553a:	4413      	add	r3, r2
 800553c:	334c      	adds	r3, #76	; 0x4c
 800553e:	2202      	movs	r2, #2
 8005540:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 8005542:	2078      	movs	r0, #120	; 0x78
 8005544:	f001 fcc8 	bl	8006ed8 <HAL_Delay>
		if (Motor2_Nreset_OPTstatus){
 8005548:	2110      	movs	r1, #16
 800554a:	4833      	ldr	r0, [pc, #204]	; (8005618 <Motor_Reset+0x300>)
 800554c:	f002 ff2e 	bl	80083ac <HAL_GPIO_ReadPin>
 8005550:	4603      	mov	r3, r0
 8005552:	2b01      	cmp	r3, #1
 8005554:	d140      	bne.n	80055d8 <Motor_Reset+0x2c0>
			temp->MotorDirection = 0 ;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f7ff fd6c 	bl	800503c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor2_Nreset_OPTstatus ; i++){
 8005564:	2300      	movs	r3, #0
 8005566:	62bb      	str	r3, [r7, #40]	; 0x28
 8005568:	e020      	b.n	80055ac <Motor_Reset+0x294>
				if(i>5000) {
 800556a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005570:	4293      	cmp	r3, r2
 8005572:	d915      	bls.n	80055a0 <Motor_Reset+0x288>
					printf("[WRONG]Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 3020 	ldrb.w	r3, [r3, #32]
 800557a:	4619      	mov	r1, r3
 800557c:	4828      	ldr	r0, [pc, #160]	; (8005620 <Motor_Reset+0x308>)
 800557e:	f00b f83d 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005588:	4619      	mov	r1, r3
 800558a:	4a20      	ldr	r2, [pc, #128]	; (800560c <Motor_Reset+0x2f4>)
 800558c:	460b      	mov	r3, r1
 800558e:	005b      	lsls	r3, r3, #1
 8005590:	440b      	add	r3, r1
 8005592:	015b      	lsls	r3, r3, #5
 8005594:	4413      	add	r3, r2
 8005596:	334c      	adds	r3, #76	; 0x4c
 8005598:	2202      	movs	r2, #2
 800559a:	601a      	str	r2, [r3, #0]
					return FAIL;
 800559c:	2300      	movs	r3, #0
 800559e:	e2a6      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80055a0:	2001      	movs	r0, #1
 80055a2:	f001 fc99 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor2_Nreset_OPTstatus ; i++){
 80055a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a8:	3301      	adds	r3, #1
 80055aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80055ac:	2110      	movs	r1, #16
 80055ae:	481a      	ldr	r0, [pc, #104]	; (8005618 <Motor_Reset+0x300>)
 80055b0:	f002 fefc 	bl	80083ac <HAL_GPIO_ReadPin>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d0d7      	beq.n	800556a <Motor_Reset+0x252>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055c0:	4619      	mov	r1, r3
 80055c2:	4a12      	ldr	r2, [pc, #72]	; (800560c <Motor_Reset+0x2f4>)
 80055c4:	460b      	mov	r3, r1
 80055c6:	005b      	lsls	r3, r3, #1
 80055c8:	440b      	add	r3, r1
 80055ca:	015b      	lsls	r3, r3, #5
 80055cc:	4413      	add	r3, r2
 80055ce:	334c      	adds	r3, #76	; 0x4c
 80055d0:	2202      	movs	r2, #2
 80055d2:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e28a      	b.n	8005aee <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 3){
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055de:	2b03      	cmp	r3, #3
 80055e0:	f040 809f 	bne.w	8005722 <Motor_Reset+0x40a>
		if ( Motor3_reset_OPTstatus ){
 80055e4:	2120      	movs	r1, #32
 80055e6:	480c      	ldr	r0, [pc, #48]	; (8005618 <Motor_Reset+0x300>)
 80055e8:	f002 fee0 	bl	80083ac <HAL_GPIO_ReadPin>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d14c      	bne.n	800568c <Motor_Reset+0x374>
			temp->MotorDirection = 1 ;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7ff fd1e 	bl	800503c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 8005600:	2078      	movs	r0, #120	; 0x78
 8005602:	f001 fc69 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor3_reset_OPTstatus ; i++){
 8005606:	2300      	movs	r3, #0
 8005608:	627b      	str	r3, [r7, #36]	; 0x24
 800560a:	e02b      	b.n	8005664 <Motor_Reset+0x34c>
 800560c:	200008b0 	.word	0x200008b0
 8005610:	08012b08 	.word	0x08012b08
 8005614:	41f00000 	.word	0x41f00000
 8005618:	40020c00 	.word	0x40020c00
 800561c:	08012b30 	.word	0x08012b30
 8005620:	08012b5c 	.word	0x08012b5c
				if(i>500) {
 8005624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005626:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800562a:	d915      	bls.n	8005658 <Motor_Reset+0x340>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005632:	4619      	mov	r1, r3
 8005634:	48bb      	ldr	r0, [pc, #748]	; (8005924 <Motor_Reset+0x60c>)
 8005636:	f00a ffe1 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005640:	4619      	mov	r1, r3
 8005642:	4ab9      	ldr	r2, [pc, #740]	; (8005928 <Motor_Reset+0x610>)
 8005644:	460b      	mov	r3, r1
 8005646:	005b      	lsls	r3, r3, #1
 8005648:	440b      	add	r3, r1
 800564a:	015b      	lsls	r3, r3, #5
 800564c:	4413      	add	r3, r2
 800564e:	334c      	adds	r3, #76	; 0x4c
 8005650:	2202      	movs	r2, #2
 8005652:	601a      	str	r2, [r3, #0]
					return FAIL;
 8005654:	2300      	movs	r3, #0
 8005656:	e24a      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005658:	2001      	movs	r0, #1
 800565a:	f001 fc3d 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor3_reset_OPTstatus ; i++){
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005660:	3301      	adds	r3, #1
 8005662:	627b      	str	r3, [r7, #36]	; 0x24
 8005664:	2120      	movs	r1, #32
 8005666:	48b1      	ldr	r0, [pc, #708]	; (800592c <Motor_Reset+0x614>)
 8005668:	f002 fea0 	bl	80083ac <HAL_GPIO_ReadPin>
 800566c:	4603      	mov	r3, r0
 800566e:	2b01      	cmp	r3, #1
 8005670:	d0d8      	beq.n	8005624 <Motor_Reset+0x30c>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005678:	4619      	mov	r1, r3
 800567a:	4aab      	ldr	r2, [pc, #684]	; (8005928 <Motor_Reset+0x610>)
 800567c:	460b      	mov	r3, r1
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	440b      	add	r3, r1
 8005682:	015b      	lsls	r3, r3, #5
 8005684:	4413      	add	r3, r2
 8005686:	334c      	adds	r3, #76	; 0x4c
 8005688:	2202      	movs	r2, #2
 800568a:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 800568c:	2078      	movs	r0, #120	; 0x78
 800568e:	f001 fc23 	bl	8006ed8 <HAL_Delay>
		if (Motor3_Nreset_OPTstatus){
 8005692:	2120      	movs	r1, #32
 8005694:	48a5      	ldr	r0, [pc, #660]	; (800592c <Motor_Reset+0x614>)
 8005696:	f002 fe89 	bl	80083ac <HAL_GPIO_ReadPin>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d140      	bne.n	8005722 <Motor_Reset+0x40a>
			temp->MotorDirection = 0 ;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f7ff fcc7 	bl	800503c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor3_Nreset_OPTstatus ; i++){
 80056ae:	2300      	movs	r3, #0
 80056b0:	623b      	str	r3, [r7, #32]
 80056b2:	e020      	b.n	80056f6 <Motor_Reset+0x3de>
				if(i>12000) {
 80056b4:	6a3b      	ldr	r3, [r7, #32]
 80056b6:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d915      	bls.n	80056ea <Motor_Reset+0x3d2>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056c4:	4619      	mov	r1, r3
 80056c6:	4897      	ldr	r0, [pc, #604]	; (8005924 <Motor_Reset+0x60c>)
 80056c8:	f00a ff98 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056d2:	4619      	mov	r1, r3
 80056d4:	4a94      	ldr	r2, [pc, #592]	; (8005928 <Motor_Reset+0x610>)
 80056d6:	460b      	mov	r3, r1
 80056d8:	005b      	lsls	r3, r3, #1
 80056da:	440b      	add	r3, r1
 80056dc:	015b      	lsls	r3, r3, #5
 80056de:	4413      	add	r3, r2
 80056e0:	334c      	adds	r3, #76	; 0x4c
 80056e2:	2202      	movs	r2, #2
 80056e4:	601a      	str	r2, [r3, #0]
					return FAIL;
 80056e6:	2300      	movs	r3, #0
 80056e8:	e201      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80056ea:	2001      	movs	r0, #1
 80056ec:	f001 fbf4 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor3_Nreset_OPTstatus ; i++){
 80056f0:	6a3b      	ldr	r3, [r7, #32]
 80056f2:	3301      	adds	r3, #1
 80056f4:	623b      	str	r3, [r7, #32]
 80056f6:	2120      	movs	r1, #32
 80056f8:	488c      	ldr	r0, [pc, #560]	; (800592c <Motor_Reset+0x614>)
 80056fa:	f002 fe57 	bl	80083ac <HAL_GPIO_ReadPin>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d0d7      	beq.n	80056b4 <Motor_Reset+0x39c>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3020 	ldrb.w	r3, [r3, #32]
 800570a:	4619      	mov	r1, r3
 800570c:	4a86      	ldr	r2, [pc, #536]	; (8005928 <Motor_Reset+0x610>)
 800570e:	460b      	mov	r3, r1
 8005710:	005b      	lsls	r3, r3, #1
 8005712:	440b      	add	r3, r1
 8005714:	015b      	lsls	r3, r3, #5
 8005716:	4413      	add	r3, r2
 8005718:	334c      	adds	r3, #76	; 0x4c
 800571a:	2202      	movs	r2, #2
 800571c:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 800571e:	2301      	movs	r3, #1
 8005720:	e1e5      	b.n	8005aee <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 4){
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005728:	2b04      	cmp	r3, #4
 800572a:	f040 8098 	bne.w	800585e <Motor_Reset+0x546>
		if ( Motor4_reset_OPTstatus ){
 800572e:	2140      	movs	r1, #64	; 0x40
 8005730:	487e      	ldr	r0, [pc, #504]	; (800592c <Motor_Reset+0x614>)
 8005732:	f002 fe3b 	bl	80083ac <HAL_GPIO_ReadPin>
 8005736:	4603      	mov	r3, r0
 8005738:	2b01      	cmp	r3, #1
 800573a:	d143      	bne.n	80057c4 <Motor_Reset+0x4ac>
			temp->MotorDirection = 1 ;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp->NumberofRads = 10 ;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a7a      	ldr	r2, [pc, #488]	; (8005930 <Motor_Reset+0x618>)
 8005748:	625a      	str	r2, [r3, #36]	; 0x24
			MotorMove_steps(temp);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f7fe ff84 	bl	8004658 <MotorMove_steps>
			HAL_Delay(MotorResetDelay);
 8005750:	2078      	movs	r0, #120	; 0x78
 8005752:	f001 fbc1 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor4_reset_OPTstatus ; i++){
 8005756:	2300      	movs	r3, #0
 8005758:	61fb      	str	r3, [r7, #28]
 800575a:	e01f      	b.n	800579c <Motor_Reset+0x484>
				if(i>500) {
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005762:	d915      	bls.n	8005790 <Motor_Reset+0x478>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 3020 	ldrb.w	r3, [r3, #32]
 800576a:	4619      	mov	r1, r3
 800576c:	486d      	ldr	r0, [pc, #436]	; (8005924 <Motor_Reset+0x60c>)
 800576e:	f00a ff45 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005778:	4619      	mov	r1, r3
 800577a:	4a6b      	ldr	r2, [pc, #428]	; (8005928 <Motor_Reset+0x610>)
 800577c:	460b      	mov	r3, r1
 800577e:	005b      	lsls	r3, r3, #1
 8005780:	440b      	add	r3, r1
 8005782:	015b      	lsls	r3, r3, #5
 8005784:	4413      	add	r3, r2
 8005786:	334c      	adds	r3, #76	; 0x4c
 8005788:	2202      	movs	r2, #2
 800578a:	601a      	str	r2, [r3, #0]
					return FAIL;
 800578c:	2300      	movs	r3, #0
 800578e:	e1ae      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005790:	2001      	movs	r0, #1
 8005792:	f001 fba1 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor4_reset_OPTstatus ; i++){
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	3301      	adds	r3, #1
 800579a:	61fb      	str	r3, [r7, #28]
 800579c:	2140      	movs	r1, #64	; 0x40
 800579e:	4863      	ldr	r0, [pc, #396]	; (800592c <Motor_Reset+0x614>)
 80057a0:	f002 fe04 	bl	80083ac <HAL_GPIO_ReadPin>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d0d8      	beq.n	800575c <Motor_Reset+0x444>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057b0:	4619      	mov	r1, r3
 80057b2:	4a5d      	ldr	r2, [pc, #372]	; (8005928 <Motor_Reset+0x610>)
 80057b4:	460b      	mov	r3, r1
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	440b      	add	r3, r1
 80057ba:	015b      	lsls	r3, r3, #5
 80057bc:	4413      	add	r3, r2
 80057be:	334c      	adds	r3, #76	; 0x4c
 80057c0:	2202      	movs	r2, #2
 80057c2:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 80057c4:	2078      	movs	r0, #120	; 0x78
 80057c6:	f001 fb87 	bl	8006ed8 <HAL_Delay>
		if (Motor4_Nreset_OPTstatus){
 80057ca:	2140      	movs	r1, #64	; 0x40
 80057cc:	4857      	ldr	r0, [pc, #348]	; (800592c <Motor_Reset+0x614>)
 80057ce:	f002 fded 	bl	80083ac <HAL_GPIO_ReadPin>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d142      	bne.n	800585e <Motor_Reset+0x546>
			temp->MotorDirection = 0 ;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp->NumberofRads = 10 ;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a53      	ldr	r2, [pc, #332]	; (8005930 <Motor_Reset+0x618>)
 80057e4:	625a      	str	r2, [r3, #36]	; 0x24
			MotorMove_steps(temp);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7fe ff36 	bl	8004658 <MotorMove_steps>
			for(uint32_t i=0 ; Motor4_Nreset_OPTstatus ; i++){
 80057ec:	2300      	movs	r3, #0
 80057ee:	61bb      	str	r3, [r7, #24]
 80057f0:	e01f      	b.n	8005832 <Motor_Reset+0x51a>
				if(i>8000) {
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80057f8:	d915      	bls.n	8005826 <Motor_Reset+0x50e>
					printf("[WRONG] Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005800:	4619      	mov	r1, r3
 8005802:	4848      	ldr	r0, [pc, #288]	; (8005924 <Motor_Reset+0x60c>)
 8005804:	f00a fefa 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800580e:	4619      	mov	r1, r3
 8005810:	4a45      	ldr	r2, [pc, #276]	; (8005928 <Motor_Reset+0x610>)
 8005812:	460b      	mov	r3, r1
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	440b      	add	r3, r1
 8005818:	015b      	lsls	r3, r3, #5
 800581a:	4413      	add	r3, r2
 800581c:	334c      	adds	r3, #76	; 0x4c
 800581e:	2202      	movs	r2, #2
 8005820:	601a      	str	r2, [r3, #0]
					return FAIL;
 8005822:	2300      	movs	r3, #0
 8005824:	e163      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005826:	2001      	movs	r0, #1
 8005828:	f001 fb56 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor4_Nreset_OPTstatus ; i++){
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	3301      	adds	r3, #1
 8005830:	61bb      	str	r3, [r7, #24]
 8005832:	2140      	movs	r1, #64	; 0x40
 8005834:	483d      	ldr	r0, [pc, #244]	; (800592c <Motor_Reset+0x614>)
 8005836:	f002 fdb9 	bl	80083ac <HAL_GPIO_ReadPin>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d0d8      	beq.n	80057f2 <Motor_Reset+0x4da>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005846:	4619      	mov	r1, r3
 8005848:	4a37      	ldr	r2, [pc, #220]	; (8005928 <Motor_Reset+0x610>)
 800584a:	460b      	mov	r3, r1
 800584c:	005b      	lsls	r3, r3, #1
 800584e:	440b      	add	r3, r1
 8005850:	015b      	lsls	r3, r3, #5
 8005852:	4413      	add	r3, r2
 8005854:	334c      	adds	r3, #76	; 0x4c
 8005856:	2202      	movs	r2, #2
 8005858:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 800585a:	2301      	movs	r3, #1
 800585c:	e147      	b.n	8005aee <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 5){
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005864:	2b05      	cmp	r3, #5
 8005866:	f040 809e 	bne.w	80059a6 <Motor_Reset+0x68e>
		if ( Motor5_reset_OPTstatus ){
 800586a:	2180      	movs	r1, #128	; 0x80
 800586c:	482f      	ldr	r0, [pc, #188]	; (800592c <Motor_Reset+0x614>)
 800586e:	f002 fd9d 	bl	80083ac <HAL_GPIO_ReadPin>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d140      	bne.n	80058fa <Motor_Reset+0x5e2>
			temp->MotorDirection = 1 ;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7ff fbdb 	bl	800503c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 8005886:	2078      	movs	r0, #120	; 0x78
 8005888:	f001 fb26 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor5_reset_OPTstatus ; i++){
 800588c:	2300      	movs	r3, #0
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	e01f      	b.n	80058d2 <Motor_Reset+0x5ba>
				if(i>500) {
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005898:	d915      	bls.n	80058c6 <Motor_Reset+0x5ae>
					printf("[WRONG]Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058a0:	4619      	mov	r1, r3
 80058a2:	4824      	ldr	r0, [pc, #144]	; (8005934 <Motor_Reset+0x61c>)
 80058a4:	f00a feaa 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058ae:	4619      	mov	r1, r3
 80058b0:	4a1d      	ldr	r2, [pc, #116]	; (8005928 <Motor_Reset+0x610>)
 80058b2:	460b      	mov	r3, r1
 80058b4:	005b      	lsls	r3, r3, #1
 80058b6:	440b      	add	r3, r1
 80058b8:	015b      	lsls	r3, r3, #5
 80058ba:	4413      	add	r3, r2
 80058bc:	334c      	adds	r3, #76	; 0x4c
 80058be:	2202      	movs	r2, #2
 80058c0:	601a      	str	r2, [r3, #0]
					return FAIL;
 80058c2:	2300      	movs	r3, #0
 80058c4:	e113      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 80058c6:	2001      	movs	r0, #1
 80058c8:	f001 fb06 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor5_reset_OPTstatus ; i++){
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	3301      	adds	r3, #1
 80058d0:	617b      	str	r3, [r7, #20]
 80058d2:	2180      	movs	r1, #128	; 0x80
 80058d4:	4815      	ldr	r0, [pc, #84]	; (800592c <Motor_Reset+0x614>)
 80058d6:	f002 fd69 	bl	80083ac <HAL_GPIO_ReadPin>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0d8      	beq.n	8005892 <Motor_Reset+0x57a>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058e6:	4619      	mov	r1, r3
 80058e8:	4a0f      	ldr	r2, [pc, #60]	; (8005928 <Motor_Reset+0x610>)
 80058ea:	460b      	mov	r3, r1
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	440b      	add	r3, r1
 80058f0:	015b      	lsls	r3, r3, #5
 80058f2:	4413      	add	r3, r2
 80058f4:	334c      	adds	r3, #76	; 0x4c
 80058f6:	2202      	movs	r2, #2
 80058f8:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 80058fa:	2078      	movs	r0, #120	; 0x78
 80058fc:	f001 faec 	bl	8006ed8 <HAL_Delay>
		if (Motor5_Nreset_OPTstatus){
 8005900:	2180      	movs	r1, #128	; 0x80
 8005902:	480a      	ldr	r0, [pc, #40]	; (800592c <Motor_Reset+0x614>)
 8005904:	f002 fd52 	bl	80083ac <HAL_GPIO_ReadPin>
 8005908:	4603      	mov	r3, r0
 800590a:	2b01      	cmp	r3, #1
 800590c:	d14b      	bne.n	80059a6 <Motor_Reset+0x68e>
			temp->MotorDirection = 0 ;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			MotorRun_LowSpeed(temp);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f7ff fb90 	bl	800503c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor5_Nreset_OPTstatus ; i++){
 800591c:	2300      	movs	r3, #0
 800591e:	613b      	str	r3, [r7, #16]
 8005920:	e02b      	b.n	800597a <Motor_Reset+0x662>
 8005922:	bf00      	nop
 8005924:	08012b30 	.word	0x08012b30
 8005928:	200008b0 	.word	0x200008b0
 800592c:	40020c00 	.word	0x40020c00
 8005930:	41200000 	.word	0x41200000
 8005934:	08012b5c 	.word	0x08012b5c
				if(i>5000) {
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f241 3288 	movw	r2, #5000	; 0x1388
 800593e:	4293      	cmp	r3, r2
 8005940:	d915      	bls.n	800596e <Motor_Reset+0x656>
					printf("[WRONG]Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005948:	4619      	mov	r1, r3
 800594a:	486b      	ldr	r0, [pc, #428]	; (8005af8 <Motor_Reset+0x7e0>)
 800594c:	f00a fe56 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005956:	4619      	mov	r1, r3
 8005958:	4a68      	ldr	r2, [pc, #416]	; (8005afc <Motor_Reset+0x7e4>)
 800595a:	460b      	mov	r3, r1
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	440b      	add	r3, r1
 8005960:	015b      	lsls	r3, r3, #5
 8005962:	4413      	add	r3, r2
 8005964:	334c      	adds	r3, #76	; 0x4c
 8005966:	2202      	movs	r2, #2
 8005968:	601a      	str	r2, [r3, #0]
					return FAIL;
 800596a:	2300      	movs	r3, #0
 800596c:	e0bf      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 800596e:	2001      	movs	r0, #1
 8005970:	f001 fab2 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor5_Nreset_OPTstatus ; i++){
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	3301      	adds	r3, #1
 8005978:	613b      	str	r3, [r7, #16]
 800597a:	2180      	movs	r1, #128	; 0x80
 800597c:	4860      	ldr	r0, [pc, #384]	; (8005b00 <Motor_Reset+0x7e8>)
 800597e:	f002 fd15 	bl	80083ac <HAL_GPIO_ReadPin>
 8005982:	4603      	mov	r3, r0
 8005984:	2b01      	cmp	r3, #1
 8005986:	d0d7      	beq.n	8005938 <Motor_Reset+0x620>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800598e:	4619      	mov	r1, r3
 8005990:	4a5a      	ldr	r2, [pc, #360]	; (8005afc <Motor_Reset+0x7e4>)
 8005992:	460b      	mov	r3, r1
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	440b      	add	r3, r1
 8005998:	015b      	lsls	r3, r3, #5
 800599a:	4413      	add	r3, r2
 800599c:	334c      	adds	r3, #76	; 0x4c
 800599e:	2202      	movs	r2, #2
 80059a0:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e0a3      	b.n	8005aee <Motor_Reset+0x7d6>
		}
	}

	if (temp->MotorNumber == 6){
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059ac:	2b06      	cmp	r3, #6
 80059ae:	f040 809d 	bne.w	8005aec <Motor_Reset+0x7d4>
		if ( Motor6_reset_OPTstatus ){
 80059b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80059b6:	4853      	ldr	r0, [pc, #332]	; (8005b04 <Motor_Reset+0x7ec>)
 80059b8:	f002 fcf8 	bl	80083ac <HAL_GPIO_ReadPin>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d144      	bne.n	8005a4c <Motor_Reset+0x734>
			temp->MotorDirection = 1 ;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp->NumberofRads = 10 ;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a4e      	ldr	r2, [pc, #312]	; (8005b08 <Motor_Reset+0x7f0>)
 80059ce:	625a      	str	r2, [r3, #36]	; 0x24
			MotorRun_LowSpeed(temp);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f7ff fb33 	bl	800503c <MotorRun_LowSpeed>
			HAL_Delay(MotorResetDelay);
 80059d6:	2078      	movs	r0, #120	; 0x78
 80059d8:	f001 fa7e 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor6_reset_OPTstatus ; i++){
 80059dc:	2300      	movs	r3, #0
 80059de:	60fb      	str	r3, [r7, #12]
 80059e0:	e01f      	b.n	8005a22 <Motor_Reset+0x70a>
				if(i>500) {
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80059e8:	d915      	bls.n	8005a16 <Motor_Reset+0x6fe>
					printf("[WRONG]1Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059f0:	4619      	mov	r1, r3
 80059f2:	4846      	ldr	r0, [pc, #280]	; (8005b0c <Motor_Reset+0x7f4>)
 80059f4:	f00a fe02 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059fe:	4619      	mov	r1, r3
 8005a00:	4a3e      	ldr	r2, [pc, #248]	; (8005afc <Motor_Reset+0x7e4>)
 8005a02:	460b      	mov	r3, r1
 8005a04:	005b      	lsls	r3, r3, #1
 8005a06:	440b      	add	r3, r1
 8005a08:	015b      	lsls	r3, r3, #5
 8005a0a:	4413      	add	r3, r2
 8005a0c:	334c      	adds	r3, #76	; 0x4c
 8005a0e:	2202      	movs	r2, #2
 8005a10:	601a      	str	r2, [r3, #0]
					return FAIL;
 8005a12:	2300      	movs	r3, #0
 8005a14:	e06b      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005a16:	2001      	movs	r0, #1
 8005a18:	f001 fa5e 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor6_reset_OPTstatus ; i++){
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	3301      	adds	r3, #1
 8005a20:	60fb      	str	r3, [r7, #12]
 8005a22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005a26:	4837      	ldr	r0, [pc, #220]	; (8005b04 <Motor_Reset+0x7ec>)
 8005a28:	f002 fcc0 	bl	80083ac <HAL_GPIO_ReadPin>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d0d7      	beq.n	80059e2 <Motor_Reset+0x6ca>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4a30      	ldr	r2, [pc, #192]	; (8005afc <Motor_Reset+0x7e4>)
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	005b      	lsls	r3, r3, #1
 8005a40:	440b      	add	r3, r1
 8005a42:	015b      	lsls	r3, r3, #5
 8005a44:	4413      	add	r3, r2
 8005a46:	334c      	adds	r3, #76	; 0x4c
 8005a48:	2202      	movs	r2, #2
 8005a4a:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(MotorResetDelay);
 8005a4c:	2078      	movs	r0, #120	; 0x78
 8005a4e:	f001 fa43 	bl	8006ed8 <HAL_Delay>
		if (Motor6_Nreset_OPTstatus){
 8005a52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005a56:	482b      	ldr	r0, [pc, #172]	; (8005b04 <Motor_Reset+0x7ec>)
 8005a58:	f002 fca8 	bl	80083ac <HAL_GPIO_ReadPin>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d144      	bne.n	8005aec <Motor_Reset+0x7d4>
			temp->MotorDirection = 0 ;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp->NumberofRads = 50 ;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a28      	ldr	r2, [pc, #160]	; (8005b10 <Motor_Reset+0x7f8>)
 8005a6e:	625a      	str	r2, [r3, #36]	; 0x24
			MotorRun_LowSpeed(temp);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f7ff fae3 	bl	800503c <MotorRun_LowSpeed>
			for(uint32_t i=0 ; Motor6_Nreset_OPTstatus ; i++){
 8005a76:	2300      	movs	r3, #0
 8005a78:	60bb      	str	r3, [r7, #8]
 8005a7a:	e020      	b.n	8005abe <Motor_Reset+0x7a6>
				if(i>5000) {
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d915      	bls.n	8005ab2 <Motor_Reset+0x79a>
					printf("[WRONG]2Overtime! Reset Motor%d Failed!\r\n",temp->MotorNumber);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	4821      	ldr	r0, [pc, #132]	; (8005b14 <Motor_Reset+0x7fc>)
 8005a90:	f00a fdb4 	bl	80105fc <iprintf>
					Motor[temp->MotorNumber].NumberofSteps = 2;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	4a17      	ldr	r2, [pc, #92]	; (8005afc <Motor_Reset+0x7e4>)
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	440b      	add	r3, r1
 8005aa4:	015b      	lsls	r3, r3, #5
 8005aa6:	4413      	add	r3, r2
 8005aa8:	334c      	adds	r3, #76	; 0x4c
 8005aaa:	2202      	movs	r2, #2
 8005aac:	601a      	str	r2, [r3, #0]
					return FAIL;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	e01d      	b.n	8005aee <Motor_Reset+0x7d6>
				}
				else {HAL_Delay(1);}
 8005ab2:	2001      	movs	r0, #1
 8005ab4:	f001 fa10 	bl	8006ed8 <HAL_Delay>
			for(uint32_t i=0 ; Motor6_Nreset_OPTstatus ; i++){
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	3301      	adds	r3, #1
 8005abc:	60bb      	str	r3, [r7, #8]
 8005abe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005ac2:	4810      	ldr	r0, [pc, #64]	; (8005b04 <Motor_Reset+0x7ec>)
 8005ac4:	f002 fc72 	bl	80083ac <HAL_GPIO_ReadPin>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d0d6      	beq.n	8005a7c <Motor_Reset+0x764>
			}
			Motor[temp->MotorNumber].NumberofSteps = 2;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	4a09      	ldr	r2, [pc, #36]	; (8005afc <Motor_Reset+0x7e4>)
 8005ad8:	460b      	mov	r3, r1
 8005ada:	005b      	lsls	r3, r3, #1
 8005adc:	440b      	add	r3, r1
 8005ade:	015b      	lsls	r3, r3, #5
 8005ae0:	4413      	add	r3, r2
 8005ae2:	334c      	adds	r3, #76	; 0x4c
 8005ae4:	2202      	movs	r2, #2
 8005ae6:	601a      	str	r2, [r3, #0]
			return SUCCESS;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e000      	b.n	8005aee <Motor_Reset+0x7d6>
		}
	}


	return FAIL;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3738      	adds	r7, #56	; 0x38
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	08012b5c 	.word	0x08012b5c
 8005afc:	200008b0 	.word	0x200008b0
 8005b00:	40020c00 	.word	0x40020c00
 8005b04:	40021800 	.word	0x40021800
 8005b08:	41200000 	.word	0x41200000
 8005b0c:	08012b88 	.word	0x08012b88
 8005b10:	42480000 	.word	0x42480000
 8005b14:	08012bb4 	.word	0x08012bb4

08005b18 <Motor4_SuckInMode>:

uint8_t Motor4_SuckInMode(uint32_t x_uL)  // 41000uL10rads20000.5uL
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
#ifdef JiaYangZhen
	OUT5_OFF();
 8005b20:	2200      	movs	r2, #0
 8005b22:	2140      	movs	r1, #64	; 0x40
 8005b24:	4821      	ldr	r0, [pc, #132]	; (8005bac <Motor4_SuckInMode+0x94>)
 8005b26:	f002 fc59 	bl	80083dc <HAL_GPIO_WritePin>
#endif
#ifdef DushuModule
	OUT6_ON();	//NC
	OUT5_OFF();	//NC
#endif
	HAL_Delay(300);
 8005b2a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005b2e:	f001 f9d3 	bl	8006ed8 <HAL_Delay>
	//printf("Motor4_Sucks in %lduL...\r\n", x_uL);
	int32_t target_steps = 0 ;
 8005b32:	2300      	movs	r3, #0
 8005b34:	60bb      	str	r3, [r7, #8]
#ifdef CiFenLi
	target_steps = x_uL * 2 * Motor[4].mircro_steps ;
#endif
#ifdef JiaYangZhen
	target_steps = x_uL * 8 * Motor[4].mircro_steps ;
 8005b36:	4b1e      	ldr	r3, [pc, #120]	; (8005bb0 <Motor4_SuckInMode+0x98>)
 8005b38:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	fb02 f303 	mul.w	r3, r2, r3
 8005b42:	00db      	lsls	r3, r3, #3
 8005b44:	60bb      	str	r3, [r7, #8]
#endif
#ifdef DushuModule
	target_steps = x_uL * 8 * Motor[4].mircro_steps ;
#endif
	if(Motor[4].Status == 1){
 8005b46:	4b1a      	ldr	r3, [pc, #104]	; (8005bb0 <Motor4_SuckInMode+0x98>)
 8005b48:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d101      	bne.n	8005b54 <Motor4_SuckInMode+0x3c>
		return FAIL;
 8005b50:	2300      	movs	r3, #0
 8005b52:	e026      	b.n	8005ba2 <Motor4_SuckInMode+0x8a>
	}
	if ( Motor[4].StepPosition != 0 ){
 8005b54:	4b16      	ldr	r3, [pc, #88]	; (8005bb0 <Motor4_SuckInMode+0x98>)
 8005b56:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d003      	beq.n	8005b66 <Motor4_SuckInMode+0x4e>
		MotorMove_position(&Motor[4], 0 );
 8005b5e:	2100      	movs	r1, #0
 8005b60:	4814      	ldr	r0, [pc, #80]	; (8005bb4 <Motor4_SuckInMode+0x9c>)
 8005b62:	f7fe ff43 	bl	80049ec <MotorMove_position>
	}
	for(uint32_t i = 0 ; Motor[4].Status ; i++){
 8005b66:	2300      	movs	r3, #0
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	e010      	b.n	8005b8e <Motor4_SuckInMode+0x76>
		if(i<3000){
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d806      	bhi.n	8005b84 <Motor4_SuckInMode+0x6c>
			i++;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	3301      	adds	r3, #1
 8005b7a:	60fb      	str	r3, [r7, #12]
			HAL_Delay(1);
 8005b7c:	2001      	movs	r0, #1
 8005b7e:	f001 f9ab 	bl	8006ed8 <HAL_Delay>
 8005b82:	e001      	b.n	8005b88 <Motor4_SuckInMode+0x70>
		}
		else{
			return FAIL;
 8005b84:	2300      	movs	r3, #0
 8005b86:	e00c      	b.n	8005ba2 <Motor4_SuckInMode+0x8a>
	for(uint32_t i = 0 ; Motor[4].Status ; i++){
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	60fb      	str	r3, [r7, #12]
 8005b8e:	4b08      	ldr	r3, [pc, #32]	; (8005bb0 <Motor4_SuckInMode+0x98>)
 8005b90:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d1e9      	bne.n	8005b6c <Motor4_SuckInMode+0x54>
		}
	}
	MotorMove_position(&Motor[4], target_steps );
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	4806      	ldr	r0, [pc, #24]	; (8005bb4 <Motor4_SuckInMode+0x9c>)
 8005b9c:	f7fe ff26 	bl	80049ec <MotorMove_position>

	return SUCCESS;
 8005ba0:	2301      	movs	r3, #1
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	40021400 	.word	0x40021400
 8005bb0:	200008b0 	.word	0x200008b0
 8005bb4:	20000a30 	.word	0x20000a30

08005bb8 <Motor4_PushOutMode>:

uint8_t Motor4_PushOutMode(uint32_t x_uL)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
#ifdef JiaYangZhen
	OUT5_OFF();
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2140      	movs	r1, #64	; 0x40
 8005bc4:	481c      	ldr	r0, [pc, #112]	; (8005c38 <Motor4_PushOutMode+0x80>)
 8005bc6:	f002 fc09 	bl	80083dc <HAL_GPIO_WritePin>
#endif
#ifdef DushuModule
	OUT6_OFF();
	OUT5_ON();
#endif
	HAL_Delay(300);
 8005bca:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005bce:	f001 f983 	bl	8006ed8 <HAL_Delay>
	//printf("Motor4_Pushs out uL...\r\n");
	int32_t target_position = 0 ;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	60fb      	str	r3, [r7, #12]
#ifdef CiFenLi
	target_position = Motor[4].StepPosition - (x_uL * 2 * Motor[4].mircro_steps) ;
#endif
#ifdef JiaYangZhen
	target_position = Motor[4].StepPosition - (x_uL * 8 * Motor[4].mircro_steps) ;
 8005bd6:	4b19      	ldr	r3, [pc, #100]	; (8005c3c <Motor4_PushOutMode+0x84>)
 8005bd8:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8005bdc:	4619      	mov	r1, r3
 8005bde:	4b17      	ldr	r3, [pc, #92]	; (8005c3c <Motor4_PushOutMode+0x84>)
 8005be0:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8005be4:	687a      	ldr	r2, [r7, #4]
 8005be6:	fb02 f303 	mul.w	r3, r2, r3
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	1acb      	subs	r3, r1, r3
 8005bee:	60fb      	str	r3, [r7, #12]
#endif
#ifdef DushuModule
	target_position = Motor[4].StepPosition - (x_uL * 8 * Motor[4].mircro_steps) ;
#endif

	if(target_position < 0){
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	da0f      	bge.n	8005c16 <Motor4_PushOutMode+0x5e>
		printf("[WRONG]Push out Number Overflow!\r\n Maximum Number:%ld uL\r\n",Motor[4].StepPosition/Motor[4].mircro_steps/2);
 8005bf6:	4b11      	ldr	r3, [pc, #68]	; (8005c3c <Motor4_PushOutMode+0x84>)
 8005bf8:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	4b0f      	ldr	r3, [pc, #60]	; (8005c3c <Motor4_PushOutMode+0x84>)
 8005c00:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8005c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c08:	085b      	lsrs	r3, r3, #1
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	480c      	ldr	r0, [pc, #48]	; (8005c40 <Motor4_PushOutMode+0x88>)
 8005c0e:	f00a fcf5 	bl	80105fc <iprintf>
		return FAIL;
 8005c12:	2300      	movs	r3, #0
 8005c14:	e00b      	b.n	8005c2e <Motor4_PushOutMode+0x76>
	}
	if(Motor[4].Status == 1){
 8005c16:	4b09      	ldr	r3, [pc, #36]	; (8005c3c <Motor4_PushOutMode+0x84>)
 8005c18:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d101      	bne.n	8005c24 <Motor4_PushOutMode+0x6c>
		return FAIL;
 8005c20:	2300      	movs	r3, #0
 8005c22:	e004      	b.n	8005c2e <Motor4_PushOutMode+0x76>
	}
	MotorMove_position(&Motor[4], target_position );
 8005c24:	68f9      	ldr	r1, [r7, #12]
 8005c26:	4807      	ldr	r0, [pc, #28]	; (8005c44 <Motor4_PushOutMode+0x8c>)
 8005c28:	f7fe fee0 	bl	80049ec <MotorMove_position>

	return SUCCESS;
 8005c2c:	2301      	movs	r3, #1
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40021400 	.word	0x40021400
 8005c3c:	200008b0 	.word	0x200008b0
 8005c40:	08012be0 	.word	0x08012be0
 8005c44:	20000a30 	.word	0x20000a30

08005c48 <DC_Motor_ON>:

/*            *****************    0x10-0b00010000    ******************
USART5AB
Status - 0x02 A0x01BAB ***/
void DC_Motor_ON(struct MotorDefine *temp ,char x, uint32_t Duty_Cycle)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	460b      	mov	r3, r1
 8005c52:	607a      	str	r2, [r7, #4]
 8005c54:	72fb      	strb	r3, [r7, #11]
	if ( x == 'A' ){
 8005c56:	7afb      	ldrb	r3, [r7, #11]
 8005c58:	2b41      	cmp	r3, #65	; 0x41
 8005c5a:	d13d      	bne.n	8005cd8 <DC_Motor_ON+0x90>
		Motor[temp->MotorNumber].Status = Motor[temp->MotorNumber].Status | 0b00000010 ;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c62:	4619      	mov	r1, r3
 8005c64:	4a5c      	ldr	r2, [pc, #368]	; (8005dd8 <DC_Motor_ON+0x190>)
 8005c66:	460b      	mov	r3, r1
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	440b      	add	r3, r1
 8005c6c:	015b      	lsls	r3, r3, #5
 8005c6e:	4413      	add	r3, r2
 8005c70:	3330      	adds	r3, #48	; 0x30
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	68fa      	ldr	r2, [r7, #12]
 8005c76:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005c7a:	4611      	mov	r1, r2
 8005c7c:	f043 0302 	orr.w	r3, r3, #2
 8005c80:	b2d8      	uxtb	r0, r3
 8005c82:	4a55      	ldr	r2, [pc, #340]	; (8005dd8 <DC_Motor_ON+0x190>)
 8005c84:	460b      	mov	r3, r1
 8005c86:	005b      	lsls	r3, r3, #1
 8005c88:	440b      	add	r3, r1
 8005c8a:	015b      	lsls	r3, r3, #5
 8005c8c:	4413      	add	r3, r2
 8005c8e:	3330      	adds	r3, #48	; 0x30
 8005c90:	4602      	mov	r2, r0
 8005c92:	701a      	strb	r2, [r3, #0]
		if ( temp->MotorNumber == 6 ){
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c9a:	2b06      	cmp	r3, #6
 8005c9c:	d105      	bne.n	8005caa <DC_Motor_ON+0x62>
			VM6_Enable_A();
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	2180      	movs	r1, #128	; 0x80
 8005ca2:	484e      	ldr	r0, [pc, #312]	; (8005ddc <DC_Motor_ON+0x194>)
 8005ca4:	f002 fb9a 	bl	80083dc <HAL_GPIO_WritePin>
 8005ca8:	e057      	b.n	8005d5a <DC_Motor_ON+0x112>
		}
		else if ( temp->MotorNumber == 7 ){
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cb0:	2b07      	cmp	r3, #7
 8005cb2:	d105      	bne.n	8005cc0 <DC_Motor_ON+0x78>
			VM7_Enable_A();
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	2101      	movs	r1, #1
 8005cb8:	4849      	ldr	r0, [pc, #292]	; (8005de0 <DC_Motor_ON+0x198>)
 8005cba:	f002 fb8f 	bl	80083dc <HAL_GPIO_WritePin>
 8005cbe:	e04c      	b.n	8005d5a <DC_Motor_ON+0x112>
		}
		else if ( temp->MotorNumber == 8 ){
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cc6:	2b08      	cmp	r3, #8
 8005cc8:	d147      	bne.n	8005d5a <DC_Motor_ON+0x112>
			VM8_Enable_A();
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005cd0:	4844      	ldr	r0, [pc, #272]	; (8005de4 <DC_Motor_ON+0x19c>)
 8005cd2:	f002 fb83 	bl	80083dc <HAL_GPIO_WritePin>
 8005cd6:	e040      	b.n	8005d5a <DC_Motor_ON+0x112>
		}
	}
	else if ( x == 'B' ){
 8005cd8:	7afb      	ldrb	r3, [r7, #11]
 8005cda:	2b42      	cmp	r3, #66	; 0x42
 8005cdc:	d13d      	bne.n	8005d5a <DC_Motor_ON+0x112>
		Motor[temp->MotorNumber].Status = Motor[temp->MotorNumber].Status | 0b00000001 ;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4a3c      	ldr	r2, [pc, #240]	; (8005dd8 <DC_Motor_ON+0x190>)
 8005ce8:	460b      	mov	r3, r1
 8005cea:	005b      	lsls	r3, r3, #1
 8005cec:	440b      	add	r3, r1
 8005cee:	015b      	lsls	r3, r3, #5
 8005cf0:	4413      	add	r3, r2
 8005cf2:	3330      	adds	r3, #48	; 0x30
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005cfc:	4611      	mov	r1, r2
 8005cfe:	f043 0301 	orr.w	r3, r3, #1
 8005d02:	b2d8      	uxtb	r0, r3
 8005d04:	4a34      	ldr	r2, [pc, #208]	; (8005dd8 <DC_Motor_ON+0x190>)
 8005d06:	460b      	mov	r3, r1
 8005d08:	005b      	lsls	r3, r3, #1
 8005d0a:	440b      	add	r3, r1
 8005d0c:	015b      	lsls	r3, r3, #5
 8005d0e:	4413      	add	r3, r2
 8005d10:	3330      	adds	r3, #48	; 0x30
 8005d12:	4602      	mov	r2, r0
 8005d14:	701a      	strb	r2, [r3, #0]
		if ( temp->MotorNumber == 6 ){
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d1c:	2b06      	cmp	r3, #6
 8005d1e:	d105      	bne.n	8005d2c <DC_Motor_ON+0xe4>
			VM6_Enable_B();
 8005d20:	2201      	movs	r2, #1
 8005d22:	2102      	movs	r1, #2
 8005d24:	482e      	ldr	r0, [pc, #184]	; (8005de0 <DC_Motor_ON+0x198>)
 8005d26:	f002 fb59 	bl	80083dc <HAL_GPIO_WritePin>
 8005d2a:	e016      	b.n	8005d5a <DC_Motor_ON+0x112>
		}
		else if ( temp->MotorNumber == 7 ){
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d32:	2b07      	cmp	r3, #7
 8005d34:	d106      	bne.n	8005d44 <DC_Motor_ON+0xfc>
			VM7_Enable_B();
 8005d36:	2201      	movs	r2, #1
 8005d38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005d3c:	4829      	ldr	r0, [pc, #164]	; (8005de4 <DC_Motor_ON+0x19c>)
 8005d3e:	f002 fb4d 	bl	80083dc <HAL_GPIO_WritePin>
 8005d42:	e00a      	b.n	8005d5a <DC_Motor_ON+0x112>
		}
		else if ( temp->MotorNumber == 8 ){
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d4a:	2b08      	cmp	r3, #8
 8005d4c:	d105      	bne.n	8005d5a <DC_Motor_ON+0x112>
			VM8_Enable_B();
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005d54:	4823      	ldr	r0, [pc, #140]	; (8005de4 <DC_Motor_ON+0x19c>)
 8005d56:	f002 fb41 	bl	80083dc <HAL_GPIO_WritePin>
		}
	}

	Motor[temp->MotorNumber].NumberofSteps_StopAccel = Duty_Cycle;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d60:	4619      	mov	r1, r3
 8005d62:	4a1d      	ldr	r2, [pc, #116]	; (8005dd8 <DC_Motor_ON+0x190>)
 8005d64:	460b      	mov	r3, r1
 8005d66:	005b      	lsls	r3, r3, #1
 8005d68:	440b      	add	r3, r1
 8005d6a:	015b      	lsls	r3, r3, #5
 8005d6c:	4413      	add	r3, r2
 8005d6e:	3350      	adds	r3, #80	; 0x50
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	601a      	str	r2, [r3, #0]
	Motor[temp->MotorNumber].AccelerationTimeTMR = Duty_Cycle * Motor[temp->MotorNumber].StepperSpeedTMR / 100 ;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	4a16      	ldr	r2, [pc, #88]	; (8005dd8 <DC_Motor_ON+0x190>)
 8005d7e:	460b      	mov	r3, r1
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	440b      	add	r3, r1
 8005d84:	015b      	lsls	r3, r3, #5
 8005d86:	4413      	add	r3, r2
 8005d88:	3348      	adds	r3, #72	; 0x48
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	fb02 f303 	mul.w	r3, r2, r3
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005d98:	4610      	mov	r0, r2
 8005d9a:	4a13      	ldr	r2, [pc, #76]	; (8005de8 <DC_Motor_ON+0x1a0>)
 8005d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005da0:	095a      	lsrs	r2, r3, #5
 8005da2:	490d      	ldr	r1, [pc, #52]	; (8005dd8 <DC_Motor_ON+0x190>)
 8005da4:	4603      	mov	r3, r0
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	4403      	add	r3, r0
 8005daa:	015b      	lsls	r3, r3, #5
 8005dac:	440b      	add	r3, r1
 8005dae:	3358      	adds	r3, #88	; 0x58
 8005db0:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(Motor[temp->MotorNumber].htim_x);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005db8:	4619      	mov	r1, r3
 8005dba:	4a07      	ldr	r2, [pc, #28]	; (8005dd8 <DC_Motor_ON+0x190>)
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	440b      	add	r3, r1
 8005dc2:	015b      	lsls	r3, r3, #5
 8005dc4:	4413      	add	r3, r2
 8005dc6:	3334      	adds	r3, #52	; 0x34
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f005 fa60 	bl	800b290 <HAL_TIM_Base_Start_IT>
}
 8005dd0:	bf00      	nop
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	200008b0 	.word	0x200008b0
 8005ddc:	40021000 	.word	0x40021000
 8005de0:	40021800 	.word	0x40021800
 8005de4:	40021400 	.word	0x40021400
 8005de8:	51eb851f 	.word	0x51eb851f

08005dec <DC_Motor_OFF>:

void DC_Motor_OFF(struct MotorDefine *temp ,char x)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	460b      	mov	r3, r1
 8005df6:	70fb      	strb	r3, [r7, #3]
	if ( x == 'A' ){
 8005df8:	78fb      	ldrb	r3, [r7, #3]
 8005dfa:	2b41      	cmp	r3, #65	; 0x41
 8005dfc:	d13d      	bne.n	8005e7a <DC_Motor_OFF+0x8e>
		Motor[temp->MotorNumber].Status = Motor[temp->MotorNumber].Status & 0b11111101 ;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e04:	4619      	mov	r1, r3
 8005e06:	4a4e      	ldr	r2, [pc, #312]	; (8005f40 <DC_Motor_OFF+0x154>)
 8005e08:	460b      	mov	r3, r1
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	440b      	add	r3, r1
 8005e0e:	015b      	lsls	r3, r3, #5
 8005e10:	4413      	add	r3, r2
 8005e12:	3330      	adds	r3, #48	; 0x30
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	f023 0302 	bic.w	r3, r3, #2
 8005e22:	b2d8      	uxtb	r0, r3
 8005e24:	4a46      	ldr	r2, [pc, #280]	; (8005f40 <DC_Motor_OFF+0x154>)
 8005e26:	460b      	mov	r3, r1
 8005e28:	005b      	lsls	r3, r3, #1
 8005e2a:	440b      	add	r3, r1
 8005e2c:	015b      	lsls	r3, r3, #5
 8005e2e:	4413      	add	r3, r2
 8005e30:	3330      	adds	r3, #48	; 0x30
 8005e32:	4602      	mov	r2, r0
 8005e34:	701a      	strb	r2, [r3, #0]
		if ( temp->MotorNumber == 6 ){
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e3c:	2b06      	cmp	r3, #6
 8005e3e:	d105      	bne.n	8005e4c <DC_Motor_OFF+0x60>
			VM6_Disable_A();
 8005e40:	2200      	movs	r2, #0
 8005e42:	2180      	movs	r1, #128	; 0x80
 8005e44:	483f      	ldr	r0, [pc, #252]	; (8005f44 <DC_Motor_OFF+0x158>)
 8005e46:	f002 fac9 	bl	80083dc <HAL_GPIO_WritePin>
 8005e4a:	e057      	b.n	8005efc <DC_Motor_OFF+0x110>
		}
		else if ( temp->MotorNumber == 7 ){
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e52:	2b07      	cmp	r3, #7
 8005e54:	d105      	bne.n	8005e62 <DC_Motor_OFF+0x76>
			VM7_Disable_A();
 8005e56:	2200      	movs	r2, #0
 8005e58:	2101      	movs	r1, #1
 8005e5a:	483b      	ldr	r0, [pc, #236]	; (8005f48 <DC_Motor_OFF+0x15c>)
 8005e5c:	f002 fabe 	bl	80083dc <HAL_GPIO_WritePin>
 8005e60:	e04c      	b.n	8005efc <DC_Motor_OFF+0x110>
		}
		else if ( temp->MotorNumber == 8 ){
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e68:	2b08      	cmp	r3, #8
 8005e6a:	d147      	bne.n	8005efc <DC_Motor_OFF+0x110>
			VM8_Disable_A();
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005e72:	4836      	ldr	r0, [pc, #216]	; (8005f4c <DC_Motor_OFF+0x160>)
 8005e74:	f002 fab2 	bl	80083dc <HAL_GPIO_WritePin>
 8005e78:	e040      	b.n	8005efc <DC_Motor_OFF+0x110>
		}
	}
	else if ( x == 'B' ){
 8005e7a:	78fb      	ldrb	r3, [r7, #3]
 8005e7c:	2b42      	cmp	r3, #66	; 0x42
 8005e7e:	d13d      	bne.n	8005efc <DC_Motor_OFF+0x110>
		Motor[temp->MotorNumber].Status = Motor[temp->MotorNumber].Status & 0b11111110 ;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e86:	4619      	mov	r1, r3
 8005e88:	4a2d      	ldr	r2, [pc, #180]	; (8005f40 <DC_Motor_OFF+0x154>)
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	005b      	lsls	r3, r3, #1
 8005e8e:	440b      	add	r3, r1
 8005e90:	015b      	lsls	r3, r3, #5
 8005e92:	4413      	add	r3, r2
 8005e94:	3330      	adds	r3, #48	; 0x30
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005e9e:	4611      	mov	r1, r2
 8005ea0:	f023 0301 	bic.w	r3, r3, #1
 8005ea4:	b2d8      	uxtb	r0, r3
 8005ea6:	4a26      	ldr	r2, [pc, #152]	; (8005f40 <DC_Motor_OFF+0x154>)
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	005b      	lsls	r3, r3, #1
 8005eac:	440b      	add	r3, r1
 8005eae:	015b      	lsls	r3, r3, #5
 8005eb0:	4413      	add	r3, r2
 8005eb2:	3330      	adds	r3, #48	; 0x30
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	701a      	strb	r2, [r3, #0]
		if ( temp->MotorNumber == 6 ){
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ebe:	2b06      	cmp	r3, #6
 8005ec0:	d105      	bne.n	8005ece <DC_Motor_OFF+0xe2>
			VM6_Disable_B();
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	2102      	movs	r1, #2
 8005ec6:	4820      	ldr	r0, [pc, #128]	; (8005f48 <DC_Motor_OFF+0x15c>)
 8005ec8:	f002 fa88 	bl	80083dc <HAL_GPIO_WritePin>
 8005ecc:	e016      	b.n	8005efc <DC_Motor_OFF+0x110>
		}
		else if ( temp->MotorNumber == 7 ){
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ed4:	2b07      	cmp	r3, #7
 8005ed6:	d106      	bne.n	8005ee6 <DC_Motor_OFF+0xfa>
			VM7_Disable_B();
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ede:	481b      	ldr	r0, [pc, #108]	; (8005f4c <DC_Motor_OFF+0x160>)
 8005ee0:	f002 fa7c 	bl	80083dc <HAL_GPIO_WritePin>
 8005ee4:	e00a      	b.n	8005efc <DC_Motor_OFF+0x110>
		}
		else if ( temp->MotorNumber == 8 ){
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005eec:	2b08      	cmp	r3, #8
 8005eee:	d105      	bne.n	8005efc <DC_Motor_OFF+0x110>
			VM8_Disable_B();
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005ef6:	4815      	ldr	r0, [pc, #84]	; (8005f4c <DC_Motor_OFF+0x160>)
 8005ef8:	f002 fa70 	bl	80083dc <HAL_GPIO_WritePin>
		}
	}

	if ( Motor[6].Status | Motor[7].Status | Motor[8].Status ){;}
 8005efc:	4b10      	ldr	r3, [pc, #64]	; (8005f40 <DC_Motor_OFF+0x154>)
 8005efe:	f893 2270 	ldrb.w	r2, [r3, #624]	; 0x270
 8005f02:	4b0f      	ldr	r3, [pc, #60]	; (8005f40 <DC_Motor_OFF+0x154>)
 8005f04:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	4b0c      	ldr	r3, [pc, #48]	; (8005f40 <DC_Motor_OFF+0x154>)
 8005f0e:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005f12:	4313      	orrs	r3, r2
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10e      	bne.n	8005f38 <DC_Motor_OFF+0x14c>
	else{
		HAL_TIM_Base_Stop_IT(Motor[temp->MotorNumber].htim_x);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f20:	4619      	mov	r1, r3
 8005f22:	4a07      	ldr	r2, [pc, #28]	; (8005f40 <DC_Motor_OFF+0x154>)
 8005f24:	460b      	mov	r3, r1
 8005f26:	005b      	lsls	r3, r3, #1
 8005f28:	440b      	add	r3, r1
 8005f2a:	015b      	lsls	r3, r3, #5
 8005f2c:	4413      	add	r3, r2
 8005f2e:	3334      	adds	r3, #52	; 0x34
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4618      	mov	r0, r3
 8005f34:	f005 fa1c 	bl	800b370 <HAL_TIM_Base_Stop_IT>
	}
}
 8005f38:	bf00      	nop
 8005f3a:	3708      	adds	r7, #8
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	200008b0 	.word	0x200008b0
 8005f44:	40021000 	.word	0x40021000
 8005f48:	40021800 	.word	0x40021800
 8005f4c:	40021400 	.word	0x40021400

08005f50 <init_Calibration_Value>:
float Cap_Value[2] ;    		// 
float Cap_Value_Calibrated[2] ;	// 0
float Calibration_Value[2] ;	// 

uint8_t init_Calibration_Value(uint8_t index)
{
 8005f50:	b590      	push	{r4, r7, lr}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	4603      	mov	r3, r0
 8005f58:	71fb      	strb	r3, [r7, #7]
	Calibration_Value[index] = 0;
 8005f5a:	79fb      	ldrb	r3, [r7, #7]
 8005f5c:	4a2e      	ldr	r2, [pc, #184]	; (8006018 <init_Calibration_Value+0xc8>)
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	4413      	add	r3, r2
 8005f62:	f04f 0200 	mov.w	r2, #0
 8005f66:	601a      	str	r2, [r3, #0]
	float temp_value = 0;
 8005f68:	f04f 0300 	mov.w	r3, #0
 8005f6c:	60bb      	str	r3, [r7, #8]
	for (uint8_t i=1 ; i<=100 ; i++){
 8005f6e:	2301      	movs	r3, #1
 8005f70:	73fb      	strb	r3, [r7, #15]
 8005f72:	e02a      	b.n	8005fca <init_Calibration_Value+0x7a>
		temp_value = Cap_Calculate(index);
 8005f74:	79fb      	ldrb	r3, [r7, #7]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7fd feba 	bl	8003cf0 <Cap_Calculate>
 8005f7c:	ed87 0a02 	vstr	s0, [r7, #8]
		HAL_Delay(1);
 8005f80:	2001      	movs	r0, #1
 8005f82:	f000 ffa9 	bl	8006ed8 <HAL_Delay>
		if (temp_value < 100000000){	// Cap_CalculateinfI2C
 8005f86:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f8a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800601c <init_Calibration_Value+0xcc>
 8005f8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f96:	d510      	bpl.n	8005fba <init_Calibration_Value+0x6a>
			Calibration_Value[index] = Calibration_Value[index] + temp_value;
 8005f98:	79fb      	ldrb	r3, [r7, #7]
 8005f9a:	4a1f      	ldr	r2, [pc, #124]	; (8006018 <init_Calibration_Value+0xc8>)
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	4413      	add	r3, r2
 8005fa0:	ed93 7a00 	vldr	s14, [r3]
 8005fa4:	79fb      	ldrb	r3, [r7, #7]
 8005fa6:	edd7 7a02 	vldr	s15, [r7, #8]
 8005faa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fae:	4a1a      	ldr	r2, [pc, #104]	; (8006018 <init_Calibration_Value+0xc8>)
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	4413      	add	r3, r2
 8005fb4:	edc3 7a00 	vstr	s15, [r3]
 8005fb8:	e004      	b.n	8005fc4 <init_Calibration_Value+0x74>
		}
		else{
			printf("[WRONG]init_Calibration_Value FAILED!\r\n");
 8005fba:	4819      	ldr	r0, [pc, #100]	; (8006020 <init_Calibration_Value+0xd0>)
 8005fbc:	f00a fba4 	bl	8010708 <puts>
			return INITFAILSTATE ;
 8005fc0:	2364      	movs	r3, #100	; 0x64
 8005fc2:	e025      	b.n	8006010 <init_Calibration_Value+0xc0>
	for (uint8_t i=1 ; i<=100 ; i++){
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	73fb      	strb	r3, [r7, #15]
 8005fca:	7bfb      	ldrb	r3, [r7, #15]
 8005fcc:	2b64      	cmp	r3, #100	; 0x64
 8005fce:	d9d1      	bls.n	8005f74 <init_Calibration_Value+0x24>
		}
	}
	Calibration_Value[index] = Calibration_Value[index] / 100 ;
 8005fd0:	79fb      	ldrb	r3, [r7, #7]
 8005fd2:	4a11      	ldr	r2, [pc, #68]	; (8006018 <init_Calibration_Value+0xc8>)
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	ed93 7a00 	vldr	s14, [r3]
 8005fdc:	79fb      	ldrb	r3, [r7, #7]
 8005fde:	eddf 6a11 	vldr	s13, [pc, #68]	; 8006024 <init_Calibration_Value+0xd4>
 8005fe2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fe6:	4a0c      	ldr	r2, [pc, #48]	; (8006018 <init_Calibration_Value+0xc8>)
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	4413      	add	r3, r2
 8005fec:	edc3 7a00 	vstr	s15, [r3]
	printf("CapDetect_Calibration_Value Initialization Completed! Calibration_Value[%d]:%.2f\r\n",index,Calibration_Value[index]);
 8005ff0:	79fc      	ldrb	r4, [r7, #7]
 8005ff2:	79fb      	ldrb	r3, [r7, #7]
 8005ff4:	4a08      	ldr	r2, [pc, #32]	; (8006018 <init_Calibration_Value+0xc8>)
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4413      	add	r3, r2
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7fa faa3 	bl	8000548 <__aeabi_f2d>
 8006002:	4602      	mov	r2, r0
 8006004:	460b      	mov	r3, r1
 8006006:	4621      	mov	r1, r4
 8006008:	4807      	ldr	r0, [pc, #28]	; (8006028 <init_Calibration_Value+0xd8>)
 800600a:	f00a faf7 	bl	80105fc <iprintf>
	return INITPASSSTATE ;
 800600e:	2363      	movs	r3, #99	; 0x63
}
 8006010:	4618      	mov	r0, r3
 8006012:	3714      	adds	r7, #20
 8006014:	46bd      	mov	sp, r7
 8006016:	bd90      	pop	{r4, r7, pc}
 8006018:	20000c7c 	.word	0x20000c7c
 800601c:	4cbebc20 	.word	0x4cbebc20
 8006020:	08012c1c 	.word	0x08012c1c
 8006024:	42c80000 	.word	0x42c80000
 8006028:	08012c44 	.word	0x08012c44

0800602c <get_Calibrated_Value>:

float get_Calibrated_Value(uint8_t index)  // 5
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b086      	sub	sp, #24
 8006030:	af00      	add	r7, sp, #0
 8006032:	4603      	mov	r3, r0
 8006034:	71fb      	strb	r3, [r7, #7]
	float Cap_temp_Value = 0;
 8006036:	f04f 0300 	mov.w	r3, #0
 800603a:	617b      	str	r3, [r7, #20]
	float temp_value = 0;
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	60fb      	str	r3, [r7, #12]
	for (uint8_t i=1 ; i<=3 ; i++){
 8006042:	2301      	movs	r3, #1
 8006044:	74fb      	strb	r3, [r7, #19]
 8006046:	e023      	b.n	8006090 <get_Calibrated_Value+0x64>
		temp_value = Cap_Calculate(index);
 8006048:	79fb      	ldrb	r3, [r7, #7]
 800604a:	4618      	mov	r0, r3
 800604c:	f7fd fe50 	bl	8003cf0 <Cap_Calculate>
 8006050:	ed87 0a03 	vstr	s0, [r7, #12]
		HAL_Delay(1);
 8006054:	2001      	movs	r0, #1
 8006056:	f000 ff3f 	bl	8006ed8 <HAL_Delay>
		if (temp_value < 100000000){	// Cap_CalculateinfI2C
 800605a:	edd7 7a03 	vldr	s15, [r7, #12]
 800605e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80060c4 <get_Calibrated_Value+0x98>
 8006062:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800606a:	d508      	bpl.n	800607e <get_Calibrated_Value+0x52>
			Cap_temp_Value = Cap_temp_Value + temp_value;
 800606c:	ed97 7a05 	vldr	s14, [r7, #20]
 8006070:	edd7 7a03 	vldr	s15, [r7, #12]
 8006074:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006078:	edc7 7a05 	vstr	s15, [r7, #20]
 800607c:	e005      	b.n	800608a <get_Calibrated_Value+0x5e>
		}
		else{
			printf("[WRONG]Cap_Value Capture FAILED!\r\n");
 800607e:	4812      	ldr	r0, [pc, #72]	; (80060c8 <get_Calibrated_Value+0x9c>)
 8006080:	f00a fb42 	bl	8010708 <puts>
			return 0 ;
 8006084:	eddf 7a11 	vldr	s15, [pc, #68]	; 80060cc <get_Calibrated_Value+0xa0>
 8006088:	e017      	b.n	80060ba <get_Calibrated_Value+0x8e>
	for (uint8_t i=1 ; i<=3 ; i++){
 800608a:	7cfb      	ldrb	r3, [r7, #19]
 800608c:	3301      	adds	r3, #1
 800608e:	74fb      	strb	r3, [r7, #19]
 8006090:	7cfb      	ldrb	r3, [r7, #19]
 8006092:	2b03      	cmp	r3, #3
 8006094:	d9d8      	bls.n	8006048 <get_Calibrated_Value+0x1c>
		}
	}
	Cap_temp_Value = Cap_temp_Value / 3 ;
 8006096:	ed97 7a05 	vldr	s14, [r7, #20]
 800609a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800609e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80060a2:	edc7 7a05 	vstr	s15, [r7, #20]
	return ( Cap_temp_Value - Calibration_Value[index] ) ;
 80060a6:	79fb      	ldrb	r3, [r7, #7]
 80060a8:	4a09      	ldr	r2, [pc, #36]	; (80060d0 <get_Calibrated_Value+0xa4>)
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	4413      	add	r3, r2
 80060ae:	edd3 7a00 	vldr	s15, [r3]
 80060b2:	ed97 7a05 	vldr	s14, [r7, #20]
 80060b6:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 80060ba:	eeb0 0a67 	vmov.f32	s0, s15
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	4cbebc20 	.word	0x4cbebc20
 80060c8:	08012c98 	.word	0x08012c98
 80060cc:	00000000 	.word	0x00000000
 80060d0:	20000c7c 	.word	0x20000c7c
 80060d4:	00000000 	.word	0x00000000

080060d8 <StartDetectionTask>:

void StartDetectionTask(void *argument)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
	osDelay(50);
 80060e0:	2032      	movs	r0, #50	; 0x32
 80060e2:	f006 ffb7 	bl	800d054 <osDelay>
	printf("DetectionTask starts! \r\n");
 80060e6:	48ba      	ldr	r0, [pc, #744]	; (80063d0 <StartDetectionTask+0x2f8>)
 80060e8:	f00a fb0e 	bl	8010708 <puts>

	Init_DoubleChannel_FDC2212();
 80060ec:	f7fd fdc8 	bl	8003c80 <Init_DoubleChannel_FDC2212>
	osDelay(100);
 80060f0:	2064      	movs	r0, #100	; 0x64
 80060f2:	f006 ffaf 	bl	800d054 <osDelay>
	DetectionTask_STATE = init_Calibration_Value(0);
 80060f6:	2000      	movs	r0, #0
 80060f8:	f7ff ff2a 	bl	8005f50 <init_Calibration_Value>
 80060fc:	4603      	mov	r3, r0
 80060fe:	461a      	mov	r2, r3
 8006100:	4bb4      	ldr	r3, [pc, #720]	; (80063d4 <StartDetectionTask+0x2fc>)
 8006102:	701a      	strb	r2, [r3, #0]
	osDelay(100);
 8006104:	2064      	movs	r0, #100	; 0x64
 8006106:	f006 ffa5 	bl	800d054 <osDelay>
	DetectionTask_STATE = INITPASSSTATE;
 800610a:	4bb2      	ldr	r3, [pc, #712]	; (80063d4 <StartDetectionTask+0x2fc>)
 800610c:	2263      	movs	r2, #99	; 0x63
 800610e:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		osDelay(1);
 8006110:	2001      	movs	r0, #1
 8006112:	f006 ff9f 	bl	800d054 <osDelay>
		switch (DetectionTask_STATE)
 8006116:	4baf      	ldr	r3, [pc, #700]	; (80063d4 <StartDetectionTask+0x2fc>)
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	2b6f      	cmp	r3, #111	; 0x6f
 800611c:	f000 80a4 	beq.w	8006268 <StartDetectionTask+0x190>
 8006120:	2b6f      	cmp	r3, #111	; 0x6f
 8006122:	dcf5      	bgt.n	8006110 <StartDetectionTask+0x38>
 8006124:	2b64      	cmp	r3, #100	; 0x64
 8006126:	dcf3      	bgt.n	8006110 <StartDetectionTask+0x38>
 8006128:	2b46      	cmp	r3, #70	; 0x46
 800612a:	da04      	bge.n	8006136 <StartDetectionTask+0x5e>
 800612c:	2b00      	cmp	r3, #0
 800612e:	d047      	beq.n	80061c0 <StartDetectionTask+0xe8>
 8006130:	2b01      	cmp	r3, #1
 8006132:	d053      	beq.n	80061dc <StartDetectionTask+0x104>
 8006134:	e13d      	b.n	80063b2 <StartDetectionTask+0x2da>
 8006136:	3b46      	subs	r3, #70	; 0x46
 8006138:	2b1e      	cmp	r3, #30
 800613a:	d8e9      	bhi.n	8006110 <StartDetectionTask+0x38>
 800613c:	a201      	add	r2, pc, #4	; (adr r2, 8006144 <StartDetectionTask+0x6c>)
 800613e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006142:	bf00      	nop
 8006144:	08006211 	.word	0x08006211
 8006148:	08006225 	.word	0x08006225
 800614c:	08006111 	.word	0x08006111
 8006150:	08006111 	.word	0x08006111
 8006154:	08006111 	.word	0x08006111
 8006158:	08006111 	.word	0x08006111
 800615c:	08006111 	.word	0x08006111
 8006160:	08006111 	.word	0x08006111
 8006164:	08006111 	.word	0x08006111
 8006168:	08006111 	.word	0x08006111
 800616c:	08006111 	.word	0x08006111
 8006170:	08006111 	.word	0x08006111
 8006174:	08006111 	.word	0x08006111
 8006178:	08006111 	.word	0x08006111
 800617c:	08006111 	.word	0x08006111
 8006180:	08006111 	.word	0x08006111
 8006184:	08006111 	.word	0x08006111
 8006188:	08006111 	.word	0x08006111
 800618c:	08006111 	.word	0x08006111
 8006190:	08006111 	.word	0x08006111
 8006194:	08006111 	.word	0x08006111
 8006198:	08006111 	.word	0x08006111
 800619c:	08006111 	.word	0x08006111
 80061a0:	08006111 	.word	0x08006111
 80061a4:	08006111 	.word	0x08006111
 80061a8:	08006111 	.word	0x08006111
 80061ac:	08006111 	.word	0x08006111
 80061b0:	08006111 	.word	0x08006111
 80061b4:	08006111 	.word	0x08006111
 80061b8:	08006209 	.word	0x08006209
 80061bc:	08006393 	.word	0x08006393
		{
		case 0:
			if ( myTask03_Status == INITPASSSTATE){
 80061c0:	4b85      	ldr	r3, [pc, #532]	; (80063d8 <StartDetectionTask+0x300>)
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	2b63      	cmp	r3, #99	; 0x63
 80061c6:	d105      	bne.n	80061d4 <StartDetectionTask+0xfc>
				Motor4_SuckInMode(10);
 80061c8:	200a      	movs	r0, #10
 80061ca:	f7ff fca5 	bl	8005b18 <Motor4_SuckInMode>
				DetectionTask_STATE = 1;
 80061ce:	4b81      	ldr	r3, [pc, #516]	; (80063d4 <StartDetectionTask+0x2fc>)
 80061d0:	2201      	movs	r2, #1
 80061d2:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 80061d4:	200a      	movs	r0, #10
 80061d6:	f006 ff3d 	bl	800d054 <osDelay>
			break;
 80061da:	e0ea      	b.n	80063b2 <StartDetectionTask+0x2da>

		case 1:
			if( Motor[4].Status == 0 ){
 80061dc:	4b7f      	ldr	r3, [pc, #508]	; (80063dc <StartDetectionTask+0x304>)
 80061de:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10c      	bne.n	8006200 <StartDetectionTask+0x128>
				Init_DoubleChannel_FDC2212();
 80061e6:	f7fd fd4b 	bl	8003c80 <Init_DoubleChannel_FDC2212>
				osDelay(300);
 80061ea:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80061ee:	f006 ff31 	bl	800d054 <osDelay>
				DetectionTask_STATE = init_Calibration_Value(0);
 80061f2:	2000      	movs	r0, #0
 80061f4:	f7ff feac 	bl	8005f50 <init_Calibration_Value>
 80061f8:	4603      	mov	r3, r0
 80061fa:	461a      	mov	r2, r3
 80061fc:	4b75      	ldr	r3, [pc, #468]	; (80063d4 <StartDetectionTask+0x2fc>)
 80061fe:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006200:	200a      	movs	r0, #10
 8006202:	f006 ff27 	bl	800d054 <osDelay>
			break;
 8006206:	e0d4      	b.n	80063b2 <StartDetectionTask+0x2da>

		case INITPASSSTATE:
			osDelay(100);
 8006208:	2064      	movs	r0, #100	; 0x64
 800620a:	f006 ff23 	bl	800d054 <osDelay>

			break;
 800620e:	e0d0      	b.n	80063b2 <StartDetectionTask+0x2da>
//			Init_DoubleChannel_FDC2212();
//			osDelay(100);
//			init_Calibration_Value(0);
//			osDelay(100);
//			DetectionTask_STATE = INITPASSSTATE;
			init_Calibration_Value(1);
 8006210:	2001      	movs	r0, #1
 8006212:	f7ff fe9d 	bl	8005f50 <init_Calibration_Value>
			osDelay(200);
 8006216:	20c8      	movs	r0, #200	; 0xc8
 8006218:	f006 ff1c 	bl	800d054 <osDelay>
			DetectionTask_STATE = 71;
 800621c:	4b6d      	ldr	r3, [pc, #436]	; (80063d4 <StartDetectionTask+0x2fc>)
 800621e:	2247      	movs	r2, #71	; 0x47
 8006220:	701a      	strb	r2, [r3, #0]
			break;
 8006222:	e0c6      	b.n	80063b2 <StartDetectionTask+0x2da>

		case 71:
//			Cap_Value_Calibrated[0] = get_Calibrated_Value(0);
//			printf("%.2f\n",Cap_Value_Calibrated[0]);
//			osDelay(10);
			Cap_Value_Calibrated[1] = get_Calibrated_Value(1);
 8006224:	2001      	movs	r0, #1
 8006226:	f7ff ff01 	bl	800602c <get_Calibrated_Value>
 800622a:	eef0 7a40 	vmov.f32	s15, s0
 800622e:	4b6c      	ldr	r3, [pc, #432]	; (80063e0 <StartDetectionTask+0x308>)
 8006230:	edc3 7a01 	vstr	s15, [r3, #4]
			printf("%.2f\r\n",Cap_Value_Calibrated[1]);
 8006234:	4b6a      	ldr	r3, [pc, #424]	; (80063e0 <StartDetectionTask+0x308>)
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	4618      	mov	r0, r3
 800623a:	f7fa f985 	bl	8000548 <__aeabi_f2d>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4868      	ldr	r0, [pc, #416]	; (80063e4 <StartDetectionTask+0x30c>)
 8006244:	f00a f9da 	bl	80105fc <iprintf>
			osDelay(200);
 8006248:	20c8      	movs	r0, #200	; 0xc8
 800624a:	f006 ff03 	bl	800d054 <osDelay>

			if(KEY2_Pressed()){
 800624e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006252:	4865      	ldr	r0, [pc, #404]	; (80063e8 <StartDetectionTask+0x310>)
 8006254:	f002 f8aa 	bl	80083ac <HAL_GPIO_ReadPin>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	f040 80a8 	bne.w	80063b0 <StartDetectionTask+0x2d8>
				DetectionTask_STATE = INITPASSSTATE;
 8006260:	4b5c      	ldr	r3, [pc, #368]	; (80063d4 <StartDetectionTask+0x2fc>)
 8006262:	2263      	movs	r2, #99	; 0x63
 8006264:	701a      	strb	r2, [r3, #0]
			}
			break;
 8006266:	e0a3      	b.n	80063b0 <StartDetectionTask+0x2d8>

		case Cap0_Sample_State:
			Cap_Value_Calibrated[0] = get_Calibrated_Value(0);
 8006268:	2000      	movs	r0, #0
 800626a:	f7ff fedf 	bl	800602c <get_Calibrated_Value>
 800626e:	eef0 7a40 	vmov.f32	s15, s0
 8006272:	4b5b      	ldr	r3, [pc, #364]	; (80063e0 <StartDetectionTask+0x308>)
 8006274:	edc3 7a00 	vstr	s15, [r3]
			if (Cap_Value_Calibrated[0] < 0.05){
 8006278:	4b59      	ldr	r3, [pc, #356]	; (80063e0 <StartDetectionTask+0x308>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4618      	mov	r0, r3
 800627e:	f7fa f963 	bl	8000548 <__aeabi_f2d>
 8006282:	a34d      	add	r3, pc, #308	; (adr r3, 80063b8 <StartDetectionTask+0x2e0>)
 8006284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006288:	f7fa fc28 	bl	8000adc <__aeabi_dcmplt>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d00c      	beq.n	80062ac <StartDetectionTask+0x1d4>
				Motor3_Nreset_direction;
 8006292:	2201      	movs	r2, #1
 8006294:	2102      	movs	r1, #2
 8006296:	4855      	ldr	r0, [pc, #340]	; (80063ec <StartDetectionTask+0x314>)
 8006298:	f002 f8a0 	bl	80083dc <HAL_GPIO_WritePin>
				Motor[3].StepperSpeedTMR = 33 ;
 800629c:	4b4f      	ldr	r3, [pc, #316]	; (80063dc <StartDetectionTask+0x304>)
 800629e:	2221      	movs	r2, #33	; 0x21
 80062a0:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
				Follow_state = 1;
 80062a4:	4b52      	ldr	r3, [pc, #328]	; (80063f0 <StartDetectionTask+0x318>)
 80062a6:	2201      	movs	r2, #1
 80062a8:	701a      	strb	r2, [r3, #0]
				Motor3_reset_direction;
				Motor[3].StepperSpeedTMR = 200 - 100*(Cap_Value_Calibrated[0]-0.4) ;
				Follow_state = 3;
			}
			//osDelay(1000);
			break;
 80062aa:	e082      	b.n	80063b2 <StartDetectionTask+0x2da>
			else if ( (Cap_Value_Calibrated[0] > 0.05) && (Cap_Value_Calibrated[0] <= 0.15) ){
 80062ac:	4b4c      	ldr	r3, [pc, #304]	; (80063e0 <StartDetectionTask+0x308>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7fa f949 	bl	8000548 <__aeabi_f2d>
 80062b6:	a340      	add	r3, pc, #256	; (adr r3, 80063b8 <StartDetectionTask+0x2e0>)
 80062b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062bc:	f7fa fc2c 	bl	8000b18 <__aeabi_dcmpgt>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d019      	beq.n	80062fa <StartDetectionTask+0x222>
 80062c6:	4b46      	ldr	r3, [pc, #280]	; (80063e0 <StartDetectionTask+0x308>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7fa f93c 	bl	8000548 <__aeabi_f2d>
 80062d0:	a33b      	add	r3, pc, #236	; (adr r3, 80063c0 <StartDetectionTask+0x2e8>)
 80062d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d6:	f7fa fc0b 	bl	8000af0 <__aeabi_dcmple>
 80062da:	4603      	mov	r3, r0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00c      	beq.n	80062fa <StartDetectionTask+0x222>
				Motor3_Nreset_direction;
 80062e0:	2201      	movs	r2, #1
 80062e2:	2102      	movs	r1, #2
 80062e4:	4841      	ldr	r0, [pc, #260]	; (80063ec <StartDetectionTask+0x314>)
 80062e6:	f002 f879 	bl	80083dc <HAL_GPIO_WritePin>
				Motor[3].StepperSpeedTMR = 200 ;
 80062ea:	4b3c      	ldr	r3, [pc, #240]	; (80063dc <StartDetectionTask+0x304>)
 80062ec:	22c8      	movs	r2, #200	; 0xc8
 80062ee:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
				Follow_state = 1;
 80062f2:	4b3f      	ldr	r3, [pc, #252]	; (80063f0 <StartDetectionTask+0x318>)
 80062f4:	2201      	movs	r2, #1
 80062f6:	701a      	strb	r2, [r3, #0]
 80062f8:	e04a      	b.n	8006390 <StartDetectionTask+0x2b8>
			else if ( (Cap_Value_Calibrated[0] > 0.15) && (Cap_Value_Calibrated[0] <= 0.4) ){
 80062fa:	4b39      	ldr	r3, [pc, #228]	; (80063e0 <StartDetectionTask+0x308>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4618      	mov	r0, r3
 8006300:	f7fa f922 	bl	8000548 <__aeabi_f2d>
 8006304:	a32e      	add	r3, pc, #184	; (adr r3, 80063c0 <StartDetectionTask+0x2e8>)
 8006306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630a:	f7fa fc05 	bl	8000b18 <__aeabi_dcmpgt>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d010      	beq.n	8006336 <StartDetectionTask+0x25e>
 8006314:	4b32      	ldr	r3, [pc, #200]	; (80063e0 <StartDetectionTask+0x308>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4618      	mov	r0, r3
 800631a:	f7fa f915 	bl	8000548 <__aeabi_f2d>
 800631e:	a32a      	add	r3, pc, #168	; (adr r3, 80063c8 <StartDetectionTask+0x2f0>)
 8006320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006324:	f7fa fbe4 	bl	8000af0 <__aeabi_dcmple>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <StartDetectionTask+0x25e>
				Follow_state = 2;
 800632e:	4b30      	ldr	r3, [pc, #192]	; (80063f0 <StartDetectionTask+0x318>)
 8006330:	2202      	movs	r2, #2
 8006332:	701a      	strb	r2, [r3, #0]
 8006334:	e02c      	b.n	8006390 <StartDetectionTask+0x2b8>
				Motor3_reset_direction;
 8006336:	2200      	movs	r2, #0
 8006338:	2102      	movs	r1, #2
 800633a:	482c      	ldr	r0, [pc, #176]	; (80063ec <StartDetectionTask+0x314>)
 800633c:	f002 f84e 	bl	80083dc <HAL_GPIO_WritePin>
				Motor[3].StepperSpeedTMR = 200 - 100*(Cap_Value_Calibrated[0]-0.4) ;
 8006340:	4b27      	ldr	r3, [pc, #156]	; (80063e0 <StartDetectionTask+0x308>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4618      	mov	r0, r3
 8006346:	f7fa f8ff 	bl	8000548 <__aeabi_f2d>
 800634a:	a31f      	add	r3, pc, #124	; (adr r3, 80063c8 <StartDetectionTask+0x2f0>)
 800634c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006350:	f7f9 ff9a 	bl	8000288 <__aeabi_dsub>
 8006354:	4602      	mov	r2, r0
 8006356:	460b      	mov	r3, r1
 8006358:	4610      	mov	r0, r2
 800635a:	4619      	mov	r1, r3
 800635c:	f04f 0200 	mov.w	r2, #0
 8006360:	4b24      	ldr	r3, [pc, #144]	; (80063f4 <StartDetectionTask+0x31c>)
 8006362:	f7fa f949 	bl	80005f8 <__aeabi_dmul>
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	f04f 0000 	mov.w	r0, #0
 800636e:	4922      	ldr	r1, [pc, #136]	; (80063f8 <StartDetectionTask+0x320>)
 8006370:	f7f9 ff8a 	bl	8000288 <__aeabi_dsub>
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	4610      	mov	r0, r2
 800637a:	4619      	mov	r1, r3
 800637c:	f7fa fc14 	bl	8000ba8 <__aeabi_d2uiz>
 8006380:	4603      	mov	r3, r0
 8006382:	4a16      	ldr	r2, [pc, #88]	; (80063dc <StartDetectionTask+0x304>)
 8006384:	f8c2 3168 	str.w	r3, [r2, #360]	; 0x168
				Follow_state = 3;
 8006388:	4b19      	ldr	r3, [pc, #100]	; (80063f0 <StartDetectionTask+0x318>)
 800638a:	2203      	movs	r2, #3
 800638c:	701a      	strb	r2, [r3, #0]
			break;
 800638e:	e010      	b.n	80063b2 <StartDetectionTask+0x2da>
 8006390:	e00f      	b.n	80063b2 <StartDetectionTask+0x2da>

		case INITFAILSTATE:
			printf("[WRONG]init_Calibration_Value FAILED,reCalibrating...\r\n");
 8006392:	481a      	ldr	r0, [pc, #104]	; (80063fc <StartDetectionTask+0x324>)
 8006394:	f00a f9b8 	bl	8010708 <puts>
			osDelay(5000);
 8006398:	f241 3088 	movw	r0, #5000	; 0x1388
 800639c:	f006 fe5a 	bl	800d054 <osDelay>
			DetectionTask_STATE = init_Calibration_Value(0);
 80063a0:	2000      	movs	r0, #0
 80063a2:	f7ff fdd5 	bl	8005f50 <init_Calibration_Value>
 80063a6:	4603      	mov	r3, r0
 80063a8:	461a      	mov	r2, r3
 80063aa:	4b0a      	ldr	r3, [pc, #40]	; (80063d4 <StartDetectionTask+0x2fc>)
 80063ac:	701a      	strb	r2, [r3, #0]
 80063ae:	e6af      	b.n	8006110 <StartDetectionTask+0x38>
			break;
 80063b0:	bf00      	nop
		osDelay(1);
 80063b2:	e6ad      	b.n	8006110 <StartDetectionTask+0x38>
 80063b4:	f3af 8000 	nop.w
 80063b8:	9999999a 	.word	0x9999999a
 80063bc:	3fa99999 	.word	0x3fa99999
 80063c0:	33333333 	.word	0x33333333
 80063c4:	3fc33333 	.word	0x3fc33333
 80063c8:	9999999a 	.word	0x9999999a
 80063cc:	3fd99999 	.word	0x3fd99999
 80063d0:	08012cbc 	.word	0x08012cbc
 80063d4:	20000c71 	.word	0x20000c71
 80063d8:	20000ce4 	.word	0x20000ce4
 80063dc:	200008b0 	.word	0x200008b0
 80063e0:	20000c74 	.word	0x20000c74
 80063e4:	08012cd4 	.word	0x08012cd4
 80063e8:	40021800 	.word	0x40021800
 80063ec:	40021000 	.word	0x40021000
 80063f0:	20000c70 	.word	0x20000c70
 80063f4:	40590000 	.word	0x40590000
 80063f8:	40690000 	.word	0x40690000
 80063fc:	08012cdc 	.word	0x08012cdc

08006400 <deal_buffer_motorCtrl_data>:

#ifndef DushuModule
struct  MotorDefine Motor_Temp ;

void deal_buffer_motorCtrl_data(struct MotorDefine *a)
{
 8006400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006404:	b08a      	sub	sp, #40	; 0x28
 8006406:	af08      	add	r7, sp, #32
 8006408:	6078      	str	r0, [r7, #4]
	a->MotorNumber = USART5_RX_BUF[1];
 800640a:	4b44      	ldr	r3, [pc, #272]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 800640c:	785a      	ldrb	r2, [r3, #1]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f883 2020 	strb.w	r2, [r3, #32]

	if ( USART5_RX_BUF[3] & 0b10000000 )  // 0x80
 8006414:	4b41      	ldr	r3, [pc, #260]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 8006416:	78db      	ldrb	r3, [r3, #3]
 8006418:	b25b      	sxtb	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	da04      	bge.n	8006428 <deal_buffer_motorCtrl_data+0x28>
	{
		a->MotorDirection = 1 ;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8006426:	e009      	b.n	800643c <deal_buffer_motorCtrl_data+0x3c>
	}
	else if (USART5_RX_BUF[3] & 0b01000000)	// 0x40
 8006428:	4b3c      	ldr	r3, [pc, #240]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 800642a:	78db      	ldrb	r3, [r3, #3]
 800642c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006430:	2b00      	cmp	r3, #0
 8006432:	d003      	beq.n	800643c <deal_buffer_motorCtrl_data+0x3c>
	{
		a->MotorDirection = 0 ;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	}

	//a->DesiredSpeedInRads =  (float)USART5_RX_BUF[4] / 10;
	a->DesiredSpeedInRads =  (float)USART5_RX_BUF[4] ;
 800643c:	4b37      	ldr	r3, [pc, #220]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 800643e:	791b      	ldrb	r3, [r3, #4]
 8006440:	ee07 3a90 	vmov	s15, r3
 8006444:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	edc3 7a05 	vstr	s15, [r3, #20]
	a->NumberofRads = (float)USART5_RX_BUF[5] + (float)USART5_RX_BUF[6] / 100 ;
 800644e:	4b33      	ldr	r3, [pc, #204]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 8006450:	795b      	ldrb	r3, [r3, #5]
 8006452:	ee07 3a90 	vmov	s15, r3
 8006456:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800645a:	4b30      	ldr	r3, [pc, #192]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 800645c:	799b      	ldrb	r3, [r3, #6]
 800645e:	ee07 3a90 	vmov	s15, r3
 8006462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006466:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8006520 <deal_buffer_motorCtrl_data+0x120>
 800646a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800646e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	//a->StartupSpeedInRads = (float)USART5_RX_BUF[7] / 10 ;
	a->StartupSpeedInRads =  (float)USART5_RX_BUF[7] ;
 8006478:	4b28      	ldr	r3, [pc, #160]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 800647a:	79db      	ldrb	r3, [r3, #7]
 800647c:	ee07 3a90 	vmov	s15, r3
 8006480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	edc3 7a04 	vstr	s15, [r3, #16]
	a->accelerationRate = USART5_RX_BUF[8] * 100 ;
 800648a:	4b24      	ldr	r3, [pc, #144]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 800648c:	7a1b      	ldrb	r3, [r3, #8]
 800648e:	461a      	mov	r2, r3
 8006490:	2364      	movs	r3, #100	; 0x64
 8006492:	fb02 f303 	mul.w	r3, r2, r3
 8006496:	461a      	mov	r2, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	619a      	str	r2, [r3, #24]
	a->decelerationRate = USART5_RX_BUF[9] * 100 ;
 800649c:	4b1f      	ldr	r3, [pc, #124]	; (800651c <deal_buffer_motorCtrl_data+0x11c>)
 800649e:	7a5b      	ldrb	r3, [r3, #9]
 80064a0:	461a      	mov	r2, r3
 80064a2:	2364      	movs	r3, #100	; 0x64
 80064a4:	fb02 f303 	mul.w	r3, r2, r3
 80064a8:	461a      	mov	r2, r3
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	61da      	str	r2, [r3, #28]

	printf("\r\nInput Information:\r\n");
 80064ae:	481d      	ldr	r0, [pc, #116]	; (8006524 <deal_buffer_motorCtrl_data+0x124>)
 80064b0:	f00a f92a 	bl	8010708 <puts>
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 3020 	ldrb.w	r3, [r3, #32]
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064ba:	461e      	mov	r6, r3
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064c2:	469a      	mov	sl, r3
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	695b      	ldr	r3, [r3, #20]
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7fa f83d 	bl	8000548 <__aeabi_f2d>
 80064ce:	4604      	mov	r4, r0
 80064d0:	460d      	mov	r5, r1
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7fa f836 	bl	8000548 <__aeabi_f2d>
 80064dc:	4680      	mov	r8, r0
 80064de:	4689      	mov	r9, r1
	,a->MotorNumber,a->MotorDirection,a->DesiredSpeedInRads,a->NumberofRads,a->StartupSpeedInRads,a->accelerationRate,a->decelerationRate);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	691b      	ldr	r3, [r3, #16]
	printf("  MotorNumber:%d  MotorDirection:%d\r\n  DesiredSpeedInRads:%.2f\r\n  NumberofRads:%.2f\r\n  StartupSpeedInRads:%.2f\r\n  accelerationRate:%ld /Hz\r\n  decelerationRate:%ld /Hz\r\n"
 80064e4:	4618      	mov	r0, r3
 80064e6:	f7fa f82f 	bl	8000548 <__aeabi_f2d>
 80064ea:	4602      	mov	r2, r0
 80064ec:	460b      	mov	r3, r1
 80064ee:	6879      	ldr	r1, [r7, #4]
 80064f0:	6989      	ldr	r1, [r1, #24]
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	69c0      	ldr	r0, [r0, #28]
 80064f6:	9007      	str	r0, [sp, #28]
 80064f8:	9106      	str	r1, [sp, #24]
 80064fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064fe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006502:	e9cd 4500 	strd	r4, r5, [sp]
 8006506:	4652      	mov	r2, sl
 8006508:	4631      	mov	r1, r6
 800650a:	4807      	ldr	r0, [pc, #28]	; (8006528 <deal_buffer_motorCtrl_data+0x128>)
 800650c:	f00a f876 	bl	80105fc <iprintf>
}
 8006510:	bf00      	nop
 8006512:	3708      	adds	r7, #8
 8006514:	46bd      	mov	sp, r7
 8006516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651a:	bf00      	nop
 800651c:	20000738 	.word	0x20000738
 8006520:	42c80000 	.word	0x42c80000
 8006524:	08012d14 	.word	0x08012d14
 8006528:	08012d2c 	.word	0x08012d2c

0800652c <deal_buffer_motorCtrl_position>:


void deal_buffer_motorCtrl_position(struct MotorDefine *a)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
	a->MotorNumber = USART5_RX_BUF[1];
 8006534:	4b1b      	ldr	r3, [pc, #108]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 8006536:	785a      	ldrb	r2, [r3, #1]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f883 2020 	strb.w	r2, [r3, #32]
	if ( USART5_RX_BUF[4] == 1){
 800653e:	4b19      	ldr	r3, [pc, #100]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 8006540:	791b      	ldrb	r3, [r3, #4]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d10d      	bne.n	8006562 <deal_buffer_motorCtrl_position+0x36>
		a->TargetPosition = USART5_RX_BUF[7] + USART5_RX_BUF[6] * 16*16 + USART5_RX_BUF[5] * 16*16*16*16 ;
 8006546:	4b17      	ldr	r3, [pc, #92]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 8006548:	79db      	ldrb	r3, [r3, #7]
 800654a:	461a      	mov	r2, r3
 800654c:	4b15      	ldr	r3, [pc, #84]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 800654e:	799b      	ldrb	r3, [r3, #6]
 8006550:	021b      	lsls	r3, r3, #8
 8006552:	441a      	add	r2, r3
 8006554:	4b13      	ldr	r3, [pc, #76]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 8006556:	795b      	ldrb	r3, [r3, #5]
 8006558:	041b      	lsls	r3, r3, #16
 800655a:	441a      	add	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	62da      	str	r2, [r3, #44]	; 0x2c
 8006560:	e011      	b.n	8006586 <deal_buffer_motorCtrl_position+0x5a>
	}
	else if ( USART5_RX_BUF[4] == 0){
 8006562:	4b10      	ldr	r3, [pc, #64]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 8006564:	791b      	ldrb	r3, [r3, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d10d      	bne.n	8006586 <deal_buffer_motorCtrl_position+0x5a>
		a->TargetPosition = - (USART5_RX_BUF[7] + USART5_RX_BUF[6] * 16*16 + USART5_RX_BUF[5] * 16*16*16*16) ;
 800656a:	4b0e      	ldr	r3, [pc, #56]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 800656c:	79db      	ldrb	r3, [r3, #7]
 800656e:	461a      	mov	r2, r3
 8006570:	4b0c      	ldr	r3, [pc, #48]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 8006572:	799b      	ldrb	r3, [r3, #6]
 8006574:	021b      	lsls	r3, r3, #8
 8006576:	441a      	add	r2, r3
 8006578:	4b0a      	ldr	r3, [pc, #40]	; (80065a4 <deal_buffer_motorCtrl_position+0x78>)
 800657a:	795b      	ldrb	r3, [r3, #5]
 800657c:	041b      	lsls	r3, r3, #16
 800657e:	4413      	add	r3, r2
 8006580:	425a      	negs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	62da      	str	r2, [r3, #44]	; 0x2c
	}
	printf("\r\nInput Information: Motor%d goes to TargetPosition:%ld\r\n",a->MotorNumber,a->TargetPosition);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 3020 	ldrb.w	r3, [r3, #32]
 800658c:	4619      	mov	r1, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006592:	461a      	mov	r2, r3
 8006594:	4804      	ldr	r0, [pc, #16]	; (80065a8 <deal_buffer_motorCtrl_position+0x7c>)
 8006596:	f00a f831 	bl	80105fc <iprintf>
}
 800659a:	bf00      	nop
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	20000738 	.word	0x20000738
 80065a8:	08012dd8 	.word	0x08012dd8

080065ac <deal_buffer_motorCtrl_reset>:

void deal_buffer_motorCtrl_reset(struct MotorDefine *a)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
	a->MotorNumber = USART5_RX_BUF[1];
 80065b4:	4b07      	ldr	r3, [pc, #28]	; (80065d4 <deal_buffer_motorCtrl_reset+0x28>)
 80065b6:	785a      	ldrb	r2, [r3, #1]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f883 2020 	strb.w	r2, [r3, #32]

	printf("\r\nInput Information: Reset Motor%d\r\n",a->MotorNumber);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065c4:	4619      	mov	r1, r3
 80065c6:	4804      	ldr	r0, [pc, #16]	; (80065d8 <deal_buffer_motorCtrl_reset+0x2c>)
 80065c8:	f00a f818 	bl	80105fc <iprintf>
}
 80065cc:	bf00      	nop
 80065ce:	3708      	adds	r7, #8
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	20000738 	.word	0x20000738
 80065d8:	08012e14 	.word	0x08012e14

080065dc <deal_buffer_DCmotorCtrl>:

void deal_buffer_DCmotorCtrl(struct MotorDefine *a)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
	a->MotorNumber = USART5_RX_BUF[1];
 80065e4:	4b11      	ldr	r3, [pc, #68]	; (800662c <deal_buffer_DCmotorCtrl+0x50>)
 80065e6:	785a      	ldrb	r2, [r3, #1]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f883 2020 	strb.w	r2, [r3, #32]
	a->NumberofSteps_StopAccel = USART5_RX_BUF[6];
 80065ee:	4b0f      	ldr	r3, [pc, #60]	; (800662c <deal_buffer_DCmotorCtrl+0x50>)
 80065f0:	799b      	ldrb	r3, [r3, #6]
 80065f2:	461a      	mov	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	651a      	str	r2, [r3, #80]	; 0x50
	if (USART5_RX_BUF[4] == 0x00 ){
 80065f8:	4b0c      	ldr	r3, [pc, #48]	; (800662c <deal_buffer_DCmotorCtrl+0x50>)
 80065fa:	791b      	ldrb	r3, [r3, #4]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d107      	bne.n	8006610 <deal_buffer_DCmotorCtrl+0x34>
		printf("\r\nInput Information: DC Motor%d STOP! \r\n",a->MotorNumber);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006606:	4619      	mov	r1, r3
 8006608:	4809      	ldr	r0, [pc, #36]	; (8006630 <deal_buffer_DCmotorCtrl+0x54>)
 800660a:	f009 fff7 	bl	80105fc <iprintf>
	}
	else{
		printf("\r\nInput Information: DC Motor%d Run,Duty Cycle: %ld percent\r\n",a->MotorNumber,a->NumberofSteps_StopAccel);
	}
}
 800660e:	e009      	b.n	8006624 <deal_buffer_DCmotorCtrl+0x48>
		printf("\r\nInput Information: DC Motor%d Run,Duty Cycle: %ld percent\r\n",a->MotorNumber,a->NumberofSteps_StopAccel);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006616:	4619      	mov	r1, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800661c:	461a      	mov	r2, r3
 800661e:	4805      	ldr	r0, [pc, #20]	; (8006634 <deal_buffer_DCmotorCtrl+0x58>)
 8006620:	f009 ffec 	bl	80105fc <iprintf>
}
 8006624:	bf00      	nop
 8006626:	3708      	adds	r7, #8
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	20000738 	.word	0x20000738
 8006630:	08012e3c 	.word	0x08012e3c
 8006634:	08012e68 	.word	0x08012e68

08006638 <StartmessageTask>:

void StartmessageTask(void *argument)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
	osDelay(20);
 8006640:	2014      	movs	r0, #20
 8006642:	f006 fd07 	bl	800d054 <osDelay>
	uint8_t len = 0;
 8006646:	2300      	movs	r3, #0
 8006648:	73fb      	strb	r3, [r7, #15]
	printf("messageTask starts! \r\n");
 800664a:	4849      	ldr	r0, [pc, #292]	; (8006770 <StartmessageTask+0x138>)
 800664c:	f00a f85c 	bl	8010708 <puts>

	for(;;){
		osDelay(1);
 8006650:	2001      	movs	r0, #1
 8006652:	f006 fcff 	bl	800d054 <osDelay>
	    if(USART_RX_STA&0x8000)
 8006656:	4b47      	ldr	r3, [pc, #284]	; (8006774 <StartmessageTask+0x13c>)
 8006658:	881b      	ldrh	r3, [r3, #0]
 800665a:	b21b      	sxth	r3, r3
 800665c:	2b00      	cmp	r3, #0
 800665e:	f280 8084 	bge.w	800676a <StartmessageTask+0x132>
		{
	    	len=USART_RX_STA&0x3fff;
 8006662:	4b44      	ldr	r3, [pc, #272]	; (8006774 <StartmessageTask+0x13c>)
 8006664:	881b      	ldrh	r3, [r3, #0]
 8006666:	73fb      	strb	r3, [r7, #15]

			switch ( USART5_RX_BUF[2] )
 8006668:	4b43      	ldr	r3, [pc, #268]	; (8006778 <StartmessageTask+0x140>)
 800666a:	789b      	ldrb	r3, [r3, #2]
 800666c:	2b80      	cmp	r3, #128	; 0x80
 800666e:	d00e      	beq.n	800668e <StartmessageTask+0x56>
 8006670:	2b80      	cmp	r3, #128	; 0x80
 8006672:	dced      	bgt.n	8006650 <StartmessageTask+0x18>
 8006674:	2b40      	cmp	r3, #64	; 0x40
 8006676:	d01d      	beq.n	80066b4 <StartmessageTask+0x7c>
 8006678:	2b40      	cmp	r3, #64	; 0x40
 800667a:	dce9      	bgt.n	8006650 <StartmessageTask+0x18>
 800667c:	2b20      	cmp	r3, #32
 800667e:	d023      	beq.n	80066c8 <StartmessageTask+0x90>
 8006680:	2b20      	cmp	r3, #32
 8006682:	dce5      	bgt.n	8006650 <StartmessageTask+0x18>
 8006684:	2b01      	cmp	r3, #1
 8006686:	d05d      	beq.n	8006744 <StartmessageTask+0x10c>
 8006688:	2b10      	cmp	r3, #16
 800668a:	d027      	beq.n	80066dc <StartmessageTask+0xa4>
 800668c:	e06e      	b.n	800676c <StartmessageTask+0x134>
			{
			/***   - 160x80  ***/
			case 0b10000000:
				deal_buffer_motorCtrl_position(&Motor_Temp);
 800668e:	483b      	ldr	r0, [pc, #236]	; (800677c <StartmessageTask+0x144>)
 8006690:	f7ff ff4c 	bl	800652c <deal_buffer_motorCtrl_position>
				if (USART5_RX_BUF[3] & 0b00000001){			// 
 8006694:	4b38      	ldr	r3, [pc, #224]	; (8006778 <StartmessageTask+0x140>)
 8006696:	78db      	ldrb	r3, [r3, #3]
 8006698:	f003 0301 	and.w	r3, r3, #1
 800669c:	2b00      	cmp	r3, #0
 800669e:	d005      	beq.n	80066ac <StartmessageTask+0x74>
					MotorMove_position(&Motor_Temp,Motor_Temp.TargetPosition);
 80066a0:	4b36      	ldr	r3, [pc, #216]	; (800677c <StartmessageTask+0x144>)
 80066a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a4:	4619      	mov	r1, r3
 80066a6:	4835      	ldr	r0, [pc, #212]	; (800677c <StartmessageTask+0x144>)
 80066a8:	f7fe f9a0 	bl	80049ec <MotorMove_position>
#ifdef JiaYangZhen_EncoderMode
				else if (USART5_RX_BUF[3] & 0b00000010){	// 
					MotorMove_position_Enocder(&Motor_Temp,Motor_Temp.TargetPosition);
				}
#endif
				USART_RX_STA=0;
 80066ac:	4b31      	ldr	r3, [pc, #196]	; (8006774 <StartmessageTask+0x13c>)
 80066ae:	2200      	movs	r2, #0
 80066b0:	801a      	strh	r2, [r3, #0]
			break;
 80066b2:	e05b      	b.n	800676c <StartmessageTask+0x134>

			/***   - 160x40  ***/
			case 0b01000000:
				deal_buffer_motorCtrl_data(&Motor_Temp);
 80066b4:	4831      	ldr	r0, [pc, #196]	; (800677c <StartmessageTask+0x144>)
 80066b6:	f7ff fea3 	bl	8006400 <deal_buffer_motorCtrl_data>
				MotorMove_steps(&Motor_Temp);
 80066ba:	4830      	ldr	r0, [pc, #192]	; (800677c <StartmessageTask+0x144>)
 80066bc:	f7fd ffcc 	bl	8004658 <MotorMove_steps>
				USART_RX_STA=0;
 80066c0:	4b2c      	ldr	r3, [pc, #176]	; (8006774 <StartmessageTask+0x13c>)
 80066c2:	2200      	movs	r2, #0
 80066c4:	801a      	strh	r2, [r3, #0]
			break;
 80066c6:	e051      	b.n	800676c <StartmessageTask+0x134>

			/***   - 160x20  ***/
			case 0b00100000:
				deal_buffer_motorCtrl_reset(&Motor_Temp);
 80066c8:	482c      	ldr	r0, [pc, #176]	; (800677c <StartmessageTask+0x144>)
 80066ca:	f7ff ff6f 	bl	80065ac <deal_buffer_motorCtrl_reset>
				Motor_Reset(&Motor_Temp);
 80066ce:	482b      	ldr	r0, [pc, #172]	; (800677c <StartmessageTask+0x144>)
 80066d0:	f7fe fe22 	bl	8005318 <Motor_Reset>
				USART_RX_STA=0;
 80066d4:	4b27      	ldr	r3, [pc, #156]	; (8006774 <StartmessageTask+0x13c>)
 80066d6:	2200      	movs	r2, #0
 80066d8:	801a      	strh	r2, [r3, #0]
			break;
 80066da:	e047      	b.n	800676c <StartmessageTask+0x134>

			/***    0x10  ***/
			case 0b00010000:
				deal_buffer_DCmotorCtrl(&Motor_Temp);
 80066dc:	4827      	ldr	r0, [pc, #156]	; (800677c <StartmessageTask+0x144>)
 80066de:	f7ff ff7d 	bl	80065dc <deal_buffer_DCmotorCtrl>
				if (USART5_RX_BUF[4] == 0x00 ){
 80066e2:	4b25      	ldr	r3, [pc, #148]	; (8006778 <StartmessageTask+0x140>)
 80066e4:	791b      	ldrb	r3, [r3, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d111      	bne.n	800670e <StartmessageTask+0xd6>
					if( USART5_RX_BUF[5] == 0x02 ){
 80066ea:	4b23      	ldr	r3, [pc, #140]	; (8006778 <StartmessageTask+0x140>)
 80066ec:	795b      	ldrb	r3, [r3, #5]
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	d104      	bne.n	80066fc <StartmessageTask+0xc4>
						DC_Motor_OFF(&Motor_Temp,'A');
 80066f2:	2141      	movs	r1, #65	; 0x41
 80066f4:	4821      	ldr	r0, [pc, #132]	; (800677c <StartmessageTask+0x144>)
 80066f6:	f7ff fb79 	bl	8005dec <DC_Motor_OFF>
 80066fa:	e01f      	b.n	800673c <StartmessageTask+0x104>
					}
					else if( USART5_RX_BUF[5] == 0x01 ){
 80066fc:	4b1e      	ldr	r3, [pc, #120]	; (8006778 <StartmessageTask+0x140>)
 80066fe:	795b      	ldrb	r3, [r3, #5]
 8006700:	2b01      	cmp	r3, #1
 8006702:	d11b      	bne.n	800673c <StartmessageTask+0x104>
						DC_Motor_OFF(&Motor_Temp,'B');
 8006704:	2142      	movs	r1, #66	; 0x42
 8006706:	481d      	ldr	r0, [pc, #116]	; (800677c <StartmessageTask+0x144>)
 8006708:	f7ff fb70 	bl	8005dec <DC_Motor_OFF>
 800670c:	e016      	b.n	800673c <StartmessageTask+0x104>
					}
				}
				else{
					if( USART5_RX_BUF[5] == 0x02 ){
 800670e:	4b1a      	ldr	r3, [pc, #104]	; (8006778 <StartmessageTask+0x140>)
 8006710:	795b      	ldrb	r3, [r3, #5]
 8006712:	2b02      	cmp	r3, #2
 8006714:	d107      	bne.n	8006726 <StartmessageTask+0xee>
						DC_Motor_ON(&Motor_Temp,'A',USART5_RX_BUF[6]);
 8006716:	4b18      	ldr	r3, [pc, #96]	; (8006778 <StartmessageTask+0x140>)
 8006718:	799b      	ldrb	r3, [r3, #6]
 800671a:	461a      	mov	r2, r3
 800671c:	2141      	movs	r1, #65	; 0x41
 800671e:	4817      	ldr	r0, [pc, #92]	; (800677c <StartmessageTask+0x144>)
 8006720:	f7ff fa92 	bl	8005c48 <DC_Motor_ON>
 8006724:	e00a      	b.n	800673c <StartmessageTask+0x104>
					}
					else if( USART5_RX_BUF[5] == 0x01 ){
 8006726:	4b14      	ldr	r3, [pc, #80]	; (8006778 <StartmessageTask+0x140>)
 8006728:	795b      	ldrb	r3, [r3, #5]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d106      	bne.n	800673c <StartmessageTask+0x104>
						DC_Motor_ON(&Motor_Temp,'B',USART5_RX_BUF[6]);
 800672e:	4b12      	ldr	r3, [pc, #72]	; (8006778 <StartmessageTask+0x140>)
 8006730:	799b      	ldrb	r3, [r3, #6]
 8006732:	461a      	mov	r2, r3
 8006734:	2142      	movs	r1, #66	; 0x42
 8006736:	4811      	ldr	r0, [pc, #68]	; (800677c <StartmessageTask+0x144>)
 8006738:	f7ff fa86 	bl	8005c48 <DC_Motor_ON>
					}
				}
				USART_RX_STA=0;
 800673c:	4b0d      	ldr	r3, [pc, #52]	; (8006774 <StartmessageTask+0x13c>)
 800673e:	2200      	movs	r2, #0
 8006740:	801a      	strh	r2, [r3, #0]
			break;
 8006742:	e013      	b.n	800676c <StartmessageTask+0x134>

			/***     0x01  ***/
			case 0b00000001:
				HAL_UART_Transmit_IT(&huart5, USART5_RX_BUF,len);
 8006744:	7bfb      	ldrb	r3, [r7, #15]
 8006746:	b29b      	uxth	r3, r3
 8006748:	461a      	mov	r2, r3
 800674a:	490b      	ldr	r1, [pc, #44]	; (8006778 <StartmessageTask+0x140>)
 800674c:	480c      	ldr	r0, [pc, #48]	; (8006780 <StartmessageTask+0x148>)
 800674e:	f005 fb84 	bl	800be5a <HAL_UART_Transmit_IT>
				while(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_TC)!=SET);
 8006752:	bf00      	nop
 8006754:	4b0a      	ldr	r3, [pc, #40]	; (8006780 <StartmessageTask+0x148>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800675e:	2b40      	cmp	r3, #64	; 0x40
 8006760:	d1f8      	bne.n	8006754 <StartmessageTask+0x11c>
				USART_RX_STA=0;
 8006762:	4b04      	ldr	r3, [pc, #16]	; (8006774 <StartmessageTask+0x13c>)
 8006764:	2200      	movs	r2, #0
 8006766:	801a      	strh	r2, [r3, #0]
			break;
 8006768:	e000      	b.n	800676c <StartmessageTask+0x134>

			}
		}
 800676a:	bf00      	nop
		osDelay(1);
 800676c:	e770      	b.n	8006650 <StartmessageTask+0x18>
 800676e:	bf00      	nop
 8006770:	08012ea8 	.word	0x08012ea8
 8006774:	2000079c 	.word	0x2000079c
 8006778:	20000738 	.word	0x20000738
 800677c:	20000c84 	.word	0x20000c84
 8006780:	200007e4 	.word	0x200007e4

08006784 <StartTask03>:
		}
	}
}
#else
void StartTask03(void *argument)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
	osDelay(10);
 800678c:	200a      	movs	r0, #10
 800678e:	f006 fc61 	bl	800d054 <osDelay>
	printf("myTask03 starts! \r\n");
 8006792:	48dc      	ldr	r0, [pc, #880]	; (8006b04 <StartTask03+0x380>)
 8006794:	f009 ffb8 	bl	8010708 <puts>

	Motor_Data_Init();
 8006798:	f7fd fada 	bl	8003d50 <Motor_Data_Init>
	osDelay(100);
 800679c:	2064      	movs	r0, #100	; 0x64
 800679e:	f006 fc59 	bl	800d054 <osDelay>
//		myTask03_Status = INITPASSSTATE;
//	}
//	else{
//		myTask03_Status = INITFAILSTATE;
//	}
	Motor1_Enable();
 80067a2:	2200      	movs	r2, #0
 80067a4:	2110      	movs	r1, #16
 80067a6:	48d8      	ldr	r0, [pc, #864]	; (8006b08 <StartTask03+0x384>)
 80067a8:	f001 fe18 	bl	80083dc <HAL_GPIO_WritePin>
	Motor2_Enable();
 80067ac:	2200      	movs	r2, #0
 80067ae:	2180      	movs	r1, #128	; 0x80
 80067b0:	48d5      	ldr	r0, [pc, #852]	; (8006b08 <StartTask03+0x384>)
 80067b2:	f001 fe13 	bl	80083dc <HAL_GPIO_WritePin>
	Motor3_Enable();
 80067b6:	2200      	movs	r2, #0
 80067b8:	2101      	movs	r1, #1
 80067ba:	48d4      	ldr	r0, [pc, #848]	; (8006b0c <StartTask03+0x388>)
 80067bc:	f001 fe0e 	bl	80083dc <HAL_GPIO_WritePin>
	myTask03_Status = INITPASSSTATE;
 80067c0:	4bd3      	ldr	r3, [pc, #844]	; (8006b10 <StartTask03+0x38c>)
 80067c2:	2263      	movs	r2, #99	; 0x63
 80067c4:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		osDelay(1);
 80067c6:	2001      	movs	r0, #1
 80067c8:	f006 fc44 	bl	800d054 <osDelay>
		switch (myTask03_Status)
 80067cc:	4bd0      	ldr	r3, [pc, #832]	; (8006b10 <StartTask03+0x38c>)
 80067ce:	781b      	ldrb	r3, [r3, #0]
 80067d0:	3b0a      	subs	r3, #10
 80067d2:	2b71      	cmp	r3, #113	; 0x71
 80067d4:	d8f7      	bhi.n	80067c6 <StartTask03+0x42>
 80067d6:	a201      	add	r2, pc, #4	; (adr r2, 80067dc <StartTask03+0x58>)
 80067d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067dc:	08006a95 	.word	0x08006a95
 80067e0:	08006abd 	.word	0x08006abd
 80067e4:	08006aff 	.word	0x08006aff
 80067e8:	08006b65 	.word	0x08006b65
 80067ec:	08006bad 	.word	0x08006bad
 80067f0:	08006bcf 	.word	0x08006bcf
 80067f4:	08006bf1 	.word	0x08006bf1
 80067f8:	08006c17 	.word	0x08006c17
 80067fc:	080067c7 	.word	0x080067c7
 8006800:	080067c7 	.word	0x080067c7
 8006804:	08006d7d 	.word	0x08006d7d
 8006808:	080067c7 	.word	0x080067c7
 800680c:	080067c7 	.word	0x080067c7
 8006810:	080067c7 	.word	0x080067c7
 8006814:	080067c7 	.word	0x080067c7
 8006818:	080067c7 	.word	0x080067c7
 800681c:	080067c7 	.word	0x080067c7
 8006820:	080067c7 	.word	0x080067c7
 8006824:	080067c7 	.word	0x080067c7
 8006828:	080067c7 	.word	0x080067c7
 800682c:	08006d91 	.word	0x08006d91
 8006830:	080067c7 	.word	0x080067c7
 8006834:	080067c7 	.word	0x080067c7
 8006838:	080067c7 	.word	0x080067c7
 800683c:	080067c7 	.word	0x080067c7
 8006840:	080067c7 	.word	0x080067c7
 8006844:	080067c7 	.word	0x080067c7
 8006848:	080067c7 	.word	0x080067c7
 800684c:	080067c7 	.word	0x080067c7
 8006850:	080067c7 	.word	0x080067c7
 8006854:	080067c7 	.word	0x080067c7
 8006858:	080067c7 	.word	0x080067c7
 800685c:	080067c7 	.word	0x080067c7
 8006860:	080067c7 	.word	0x080067c7
 8006864:	080067c7 	.word	0x080067c7
 8006868:	080067c7 	.word	0x080067c7
 800686c:	080067c7 	.word	0x080067c7
 8006870:	080067c7 	.word	0x080067c7
 8006874:	080067c7 	.word	0x080067c7
 8006878:	080067c7 	.word	0x080067c7
 800687c:	080067c7 	.word	0x080067c7
 8006880:	080067c7 	.word	0x080067c7
 8006884:	080067c7 	.word	0x080067c7
 8006888:	080067c7 	.word	0x080067c7
 800688c:	080067c7 	.word	0x080067c7
 8006890:	080067c7 	.word	0x080067c7
 8006894:	080067c7 	.word	0x080067c7
 8006898:	080067c7 	.word	0x080067c7
 800689c:	080067c7 	.word	0x080067c7
 80068a0:	080067c7 	.word	0x080067c7
 80068a4:	080067c7 	.word	0x080067c7
 80068a8:	080067c7 	.word	0x080067c7
 80068ac:	080067c7 	.word	0x080067c7
 80068b0:	080067c7 	.word	0x080067c7
 80068b4:	080067c7 	.word	0x080067c7
 80068b8:	080067c7 	.word	0x080067c7
 80068bc:	080067c7 	.word	0x080067c7
 80068c0:	080067c7 	.word	0x080067c7
 80068c4:	080067c7 	.word	0x080067c7
 80068c8:	080067c7 	.word	0x080067c7
 80068cc:	080067c7 	.word	0x080067c7
 80068d0:	080067c7 	.word	0x080067c7
 80068d4:	080067c7 	.word	0x080067c7
 80068d8:	080067c7 	.word	0x080067c7
 80068dc:	080067c7 	.word	0x080067c7
 80068e0:	080067c7 	.word	0x080067c7
 80068e4:	080067c7 	.word	0x080067c7
 80068e8:	080067c7 	.word	0x080067c7
 80068ec:	080067c7 	.word	0x080067c7
 80068f0:	080067c7 	.word	0x080067c7
 80068f4:	080067c7 	.word	0x080067c7
 80068f8:	080067c7 	.word	0x080067c7
 80068fc:	080067c7 	.word	0x080067c7
 8006900:	080067c7 	.word	0x080067c7
 8006904:	080067c7 	.word	0x080067c7
 8006908:	080067c7 	.word	0x080067c7
 800690c:	080067c7 	.word	0x080067c7
 8006910:	080067c7 	.word	0x080067c7
 8006914:	080067c7 	.word	0x080067c7
 8006918:	080067c7 	.word	0x080067c7
 800691c:	080067c7 	.word	0x080067c7
 8006920:	080067c7 	.word	0x080067c7
 8006924:	080067c7 	.word	0x080067c7
 8006928:	080067c7 	.word	0x080067c7
 800692c:	080067c7 	.word	0x080067c7
 8006930:	080067c7 	.word	0x080067c7
 8006934:	080067c7 	.word	0x080067c7
 8006938:	080067c7 	.word	0x080067c7
 800693c:	080067c7 	.word	0x080067c7
 8006940:	080069a5 	.word	0x080069a5
 8006944:	08006dbb 	.word	0x08006dbb
 8006948:	080067c7 	.word	0x080067c7
 800694c:	080067c7 	.word	0x080067c7
 8006950:	080067c7 	.word	0x080067c7
 8006954:	080067c7 	.word	0x080067c7
 8006958:	080067c7 	.word	0x080067c7
 800695c:	080067c7 	.word	0x080067c7
 8006960:	080067c7 	.word	0x080067c7
 8006964:	080067c7 	.word	0x080067c7
 8006968:	080067c7 	.word	0x080067c7
 800696c:	080067c7 	.word	0x080067c7
 8006970:	080067c7 	.word	0x080067c7
 8006974:	080067c7 	.word	0x080067c7
 8006978:	080067c7 	.word	0x080067c7
 800697c:	080067c7 	.word	0x080067c7
 8006980:	080067c7 	.word	0x080067c7
 8006984:	080067c7 	.word	0x080067c7
 8006988:	080067c7 	.word	0x080067c7
 800698c:	08006c39 	.word	0x08006c39
 8006990:	08006c65 	.word	0x08006c65
 8006994:	08006c87 	.word	0x08006c87
 8006998:	08006cf7 	.word	0x08006cf7
 800699c:	08006d49 	.word	0x08006d49
 80069a0:	08006d5b 	.word	0x08006d5b
		{
		case INITPASSSTATE:
			osDelay(10);
 80069a4:	200a      	movs	r0, #10
 80069a6:	f006 fb55 	bl	800d054 <osDelay>
			if(KEY0_Pressed())
 80069aa:	2140      	movs	r1, #64	; 0x40
 80069ac:	4859      	ldr	r0, [pc, #356]	; (8006b14 <StartTask03+0x390>)
 80069ae:	f001 fcfd 	bl	80083ac <HAL_GPIO_ReadPin>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d11d      	bne.n	80069f4 <StartTask03+0x270>
			{
				osDelay(20);
 80069b8:	2014      	movs	r0, #20
 80069ba:	f006 fb4b 	bl	800d054 <osDelay>
				if(KEY0_Pressed())
 80069be:	2140      	movs	r1, #64	; 0x40
 80069c0:	4854      	ldr	r0, [pc, #336]	; (8006b14 <StartTask03+0x390>)
 80069c2:	f001 fcf3 	bl	80083ac <HAL_GPIO_ReadPin>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d113      	bne.n	80069f4 <StartTask03+0x270>
				{
					osDelay(20);
 80069cc:	2014      	movs	r0, #20
 80069ce:	f006 fb41 	bl	800d054 <osDelay>
					while (KEY0_Pressed()){osDelay(1);}
 80069d2:	e002      	b.n	80069da <StartTask03+0x256>
 80069d4:	2001      	movs	r0, #1
 80069d6:	f006 fb3d 	bl	800d054 <osDelay>
 80069da:	2140      	movs	r1, #64	; 0x40
 80069dc:	484d      	ldr	r0, [pc, #308]	; (8006b14 <StartTask03+0x390>)
 80069de:	f001 fce5 	bl	80083ac <HAL_GPIO_ReadPin>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d0f5      	beq.n	80069d4 <StartTask03+0x250>
					myTask03_Status = 10;
 80069e8:	4b49      	ldr	r3, [pc, #292]	; (8006b10 <StartTask03+0x38c>)
 80069ea:	220a      	movs	r2, #10
 80069ec:	701a      	strb	r2, [r3, #0]
					printf("Key0 pressed!\r\n");
 80069ee:	484a      	ldr	r0, [pc, #296]	; (8006b18 <StartTask03+0x394>)
 80069f0:	f009 fe8a 	bl	8010708 <puts>
				}
			}
			if(KEY1_Pressed())
 80069f4:	2180      	movs	r1, #128	; 0x80
 80069f6:	4847      	ldr	r0, [pc, #284]	; (8006b14 <StartTask03+0x390>)
 80069f8:	f001 fcd8 	bl	80083ac <HAL_GPIO_ReadPin>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d11d      	bne.n	8006a3e <StartTask03+0x2ba>
			{
				osDelay(20);
 8006a02:	2014      	movs	r0, #20
 8006a04:	f006 fb26 	bl	800d054 <osDelay>
				if(KEY1_Pressed())
 8006a08:	2180      	movs	r1, #128	; 0x80
 8006a0a:	4842      	ldr	r0, [pc, #264]	; (8006b14 <StartTask03+0x390>)
 8006a0c:	f001 fcce 	bl	80083ac <HAL_GPIO_ReadPin>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d113      	bne.n	8006a3e <StartTask03+0x2ba>
				{
					osDelay(20);
 8006a16:	2014      	movs	r0, #20
 8006a18:	f006 fb1c 	bl	800d054 <osDelay>
					while (KEY1_Pressed()){osDelay(1);}
 8006a1c:	e002      	b.n	8006a24 <StartTask03+0x2a0>
 8006a1e:	2001      	movs	r0, #1
 8006a20:	f006 fb18 	bl	800d054 <osDelay>
 8006a24:	2180      	movs	r1, #128	; 0x80
 8006a26:	483b      	ldr	r0, [pc, #236]	; (8006b14 <StartTask03+0x390>)
 8006a28:	f001 fcc0 	bl	80083ac <HAL_GPIO_ReadPin>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d0f5      	beq.n	8006a1e <StartTask03+0x29a>
					myTask03_Status = 20;
 8006a32:	4b37      	ldr	r3, [pc, #220]	; (8006b10 <StartTask03+0x38c>)
 8006a34:	2214      	movs	r2, #20
 8006a36:	701a      	strb	r2, [r3, #0]
					printf("Key1 pressed!\r\n");
 8006a38:	4838      	ldr	r0, [pc, #224]	; (8006b1c <StartTask03+0x398>)
 8006a3a:	f009 fe65 	bl	8010708 <puts>
				}
			}
			if(KEY2_Pressed())
 8006a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a42:	4834      	ldr	r0, [pc, #208]	; (8006b14 <StartTask03+0x390>)
 8006a44:	f001 fcb2 	bl	80083ac <HAL_GPIO_ReadPin>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f040 81bd 	bne.w	8006dca <StartTask03+0x646>
			{
				osDelay(20);
 8006a50:	2014      	movs	r0, #20
 8006a52:	f006 faff 	bl	800d054 <osDelay>
				if(KEY2_Pressed())
 8006a56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a5a:	482e      	ldr	r0, [pc, #184]	; (8006b14 <StartTask03+0x390>)
 8006a5c:	f001 fca6 	bl	80083ac <HAL_GPIO_ReadPin>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f040 81b1 	bne.w	8006dca <StartTask03+0x646>
				{
					osDelay(20);
 8006a68:	2014      	movs	r0, #20
 8006a6a:	f006 faf3 	bl	800d054 <osDelay>
					while (KEY2_Pressed()){osDelay(1);}
 8006a6e:	e002      	b.n	8006a76 <StartTask03+0x2f2>
 8006a70:	2001      	movs	r0, #1
 8006a72:	f006 faef 	bl	800d054 <osDelay>
 8006a76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a7a:	4826      	ldr	r0, [pc, #152]	; (8006b14 <StartTask03+0x390>)
 8006a7c:	f001 fc96 	bl	80083ac <HAL_GPIO_ReadPin>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d0f4      	beq.n	8006a70 <StartTask03+0x2ec>
					myTask03_Status = 30;
 8006a86:	4b22      	ldr	r3, [pc, #136]	; (8006b10 <StartTask03+0x38c>)
 8006a88:	221e      	movs	r2, #30
 8006a8a:	701a      	strb	r2, [r3, #0]
					printf("Key2 pressed!\r\n");
 8006a8c:	4824      	ldr	r0, [pc, #144]	; (8006b20 <StartTask03+0x39c>)
 8006a8e:	f009 fe3b 	bl	8010708 <puts>
				}
			}
			break;
 8006a92:	e19a      	b.n	8006dca <StartTask03+0x646>

		case 10:
			if (Motor[2].Status == 0){
 8006a94:	4b23      	ldr	r3, [pc, #140]	; (8006b24 <StartTask03+0x3a0>)
 8006a96:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10a      	bne.n	8006ab4 <StartTask03+0x330>
				MotorMove_position(&Motor[2],82*16);	//1312
 8006a9e:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8006aa2:	4821      	ldr	r0, [pc, #132]	; (8006b28 <StartTask03+0x3a4>)
 8006aa4:	f7fd ffa2 	bl	80049ec <MotorMove_position>
				Motor4_SuckInMode(10);
 8006aa8:	200a      	movs	r0, #10
 8006aaa:	f7ff f835 	bl	8005b18 <Motor4_SuckInMode>
				myTask03_Status = 11;
 8006aae:	4b18      	ldr	r3, [pc, #96]	; (8006b10 <StartTask03+0x38c>)
 8006ab0:	220b      	movs	r2, #11
 8006ab2:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006ab4:	200a      	movs	r0, #10
 8006ab6:	f006 facd 	bl	800d054 <osDelay>
			break;
 8006aba:	e187      	b.n	8006dcc <StartTask03+0x648>

		case 11:
			if ( (Motor[2].Status == 0) && (Motor[4].Status == 0) ){
 8006abc:	4b19      	ldr	r3, [pc, #100]	; (8006b24 <StartTask03+0x3a0>)
 8006abe:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d117      	bne.n	8006af6 <StartTask03+0x372>
 8006ac6:	4b17      	ldr	r3, [pc, #92]	; (8006b24 <StartTask03+0x3a0>)
 8006ac8:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d112      	bne.n	8006af6 <StartTask03+0x372>
				DetectionTask_STATE = Cap0_Sample_State;
 8006ad0:	4b16      	ldr	r3, [pc, #88]	; (8006b2c <StartTask03+0x3a8>)
 8006ad2:	226f      	movs	r2, #111	; 0x6f
 8006ad4:	701a      	strb	r2, [r3, #0]
				//IO
//				Follow_state = 1;
//				Motor3_Nreset_direction;
				printf("---Enter Liquid following mode---\r\n");
 8006ad6:	4816      	ldr	r0, [pc, #88]	; (8006b30 <StartTask03+0x3ac>)
 8006ad8:	f009 fe16 	bl	8010708 <puts>
				Motor[3].Status = 1;
 8006adc:	4b11      	ldr	r3, [pc, #68]	; (8006b24 <StartTask03+0x3a0>)
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
				HAL_TIM_Base_Start_IT(Motor[3].htim_x);
 8006ae4:	4b0f      	ldr	r3, [pc, #60]	; (8006b24 <StartTask03+0x3a0>)
 8006ae6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006aea:	4618      	mov	r0, r3
 8006aec:	f004 fbd0 	bl	800b290 <HAL_TIM_Base_Start_IT>
				myTask03_Status = 12;
 8006af0:	4b07      	ldr	r3, [pc, #28]	; (8006b10 <StartTask03+0x38c>)
 8006af2:	220c      	movs	r2, #12
 8006af4:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006af6:	200a      	movs	r0, #10
 8006af8:	f006 faac 	bl	800d054 <osDelay>
			break;
 8006afc:	e166      	b.n	8006dcc <StartTask03+0x648>

		case 12:
			for (uint32_t t=1 ; Follow_state == 2 ; t++ ){
 8006afe:	2301      	movs	r3, #1
 8006b00:	60fb      	str	r3, [r7, #12]
 8006b02:	e027      	b.n	8006b54 <StartTask03+0x3d0>
 8006b04:	08012ec0 	.word	0x08012ec0
 8006b08:	40020400 	.word	0x40020400
 8006b0c:	40021000 	.word	0x40021000
 8006b10:	20000ce4 	.word	0x20000ce4
 8006b14:	40021800 	.word	0x40021800
 8006b18:	08012ed4 	.word	0x08012ed4
 8006b1c:	08012ee4 	.word	0x08012ee4
 8006b20:	08012ef4 	.word	0x08012ef4
 8006b24:	200008b0 	.word	0x200008b0
 8006b28:	20000970 	.word	0x20000970
 8006b2c:	20000c71 	.word	0x20000c71
 8006b30:	08012f04 	.word	0x08012f04
				osDelay(1);
 8006b34:	2001      	movs	r0, #1
 8006b36:	f006 fa8d 	bl	800d054 <osDelay>
				if(t > 50){
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2b32      	cmp	r3, #50	; 0x32
 8006b3e:	d906      	bls.n	8006b4e <StartTask03+0x3ca>
					Motor4_SuckInMode(230);
 8006b40:	20e6      	movs	r0, #230	; 0xe6
 8006b42:	f7fe ffe9 	bl	8005b18 <Motor4_SuckInMode>
					myTask03_Status = 13;
 8006b46:	4ba2      	ldr	r3, [pc, #648]	; (8006dd0 <StartTask03+0x64c>)
 8006b48:	220d      	movs	r2, #13
 8006b4a:	701a      	strb	r2, [r3, #0]
					break;
 8006b4c:	e006      	b.n	8006b5c <StartTask03+0x3d8>
			for (uint32_t t=1 ; Follow_state == 2 ; t++ ){
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	3301      	adds	r3, #1
 8006b52:	60fb      	str	r3, [r7, #12]
 8006b54:	4b9f      	ldr	r3, [pc, #636]	; (8006dd4 <StartTask03+0x650>)
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	2b02      	cmp	r3, #2
 8006b5a:	d0eb      	beq.n	8006b34 <StartTask03+0x3b0>
//			if (Motor[3].Status == 0){
//				DetectionTask_STATE = INITPASSSTATE;
//				Motor4_SuckInMode(200);
//				myTask03_Status = 13;
//			}
			osDelay(10);
 8006b5c:	200a      	movs	r0, #10
 8006b5e:	f006 fa79 	bl	800d054 <osDelay>
			break;
 8006b62:	e133      	b.n	8006dcc <StartTask03+0x648>

		case 13:
			if (Motor[4].Status == 0){
 8006b64:	4b9c      	ldr	r3, [pc, #624]	; (8006dd8 <StartTask03+0x654>)
 8006b66:	f893 31b0 	ldrb.w	r3, [r3, #432]	; 0x1b0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d11a      	bne.n	8006ba4 <StartTask03+0x420>
				HAL_TIM_Base_Stop_IT(Motor[3].htim_x);
 8006b6e:	4b9a      	ldr	r3, [pc, #616]	; (8006dd8 <StartTask03+0x654>)
 8006b70:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006b74:	4618      	mov	r0, r3
 8006b76:	f004 fbfb 	bl	800b370 <HAL_TIM_Base_Stop_IT>
				Motor[3].Status = 0;
 8006b7a:	4b97      	ldr	r3, [pc, #604]	; (8006dd8 <StartTask03+0x654>)
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
				DetectionTask_STATE = INITPASSSTATE;
 8006b82:	4b96      	ldr	r3, [pc, #600]	; (8006ddc <StartTask03+0x658>)
 8006b84:	2263      	movs	r2, #99	; 0x63
 8006b86:	701a      	strb	r2, [r3, #0]
				printf("---Close Liquid following mode---\r\n");
 8006b88:	4895      	ldr	r0, [pc, #596]	; (8006de0 <StartTask03+0x65c>)
 8006b8a:	f009 fdbd 	bl	8010708 <puts>
				osDelay(200);
 8006b8e:	20c8      	movs	r0, #200	; 0xc8
 8006b90:	f006 fa60 	bl	800d054 <osDelay>
				MotorMove_position(&Motor[3],-40);
 8006b94:	f06f 0127 	mvn.w	r1, #39	; 0x27
 8006b98:	4892      	ldr	r0, [pc, #584]	; (8006de4 <StartTask03+0x660>)
 8006b9a:	f7fd ff27 	bl	80049ec <MotorMove_position>
				myTask03_Status = 14;
 8006b9e:	4b8c      	ldr	r3, [pc, #560]	; (8006dd0 <StartTask03+0x64c>)
 8006ba0:	220e      	movs	r2, #14
 8006ba2:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006ba4:	200a      	movs	r0, #10
 8006ba6:	f006 fa55 	bl	800d054 <osDelay>
			break;
 8006baa:	e10f      	b.n	8006dcc <StartTask03+0x648>

		case 14:
			if (Motor[3].Status == 0){
 8006bac:	4b8a      	ldr	r3, [pc, #552]	; (8006dd8 <StartTask03+0x654>)
 8006bae:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d107      	bne.n	8006bc6 <StartTask03+0x442>
				MotorMove_position(&Motor[2],134*16); 	// 2144
 8006bb6:	f44f 6106 	mov.w	r1, #2144	; 0x860
 8006bba:	488b      	ldr	r0, [pc, #556]	; (8006de8 <StartTask03+0x664>)
 8006bbc:	f7fd ff16 	bl	80049ec <MotorMove_position>
				myTask03_Status = 15;
 8006bc0:	4b83      	ldr	r3, [pc, #524]	; (8006dd0 <StartTask03+0x64c>)
 8006bc2:	220f      	movs	r2, #15
 8006bc4:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006bc6:	200a      	movs	r0, #10
 8006bc8:	f006 fa44 	bl	800d054 <osDelay>
			break;
 8006bcc:	e0fe      	b.n	8006dcc <StartTask03+0x648>

		case 15:
			if (Motor[2].Status == 0){
 8006bce:	4b82      	ldr	r3, [pc, #520]	; (8006dd8 <StartTask03+0x654>)
 8006bd0:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d107      	bne.n	8006be8 <StartTask03+0x464>
				MotorMove_position(&Motor[3],144*16);
 8006bd8:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8006bdc:	4881      	ldr	r0, [pc, #516]	; (8006de4 <StartTask03+0x660>)
 8006bde:	f7fd ff05 	bl	80049ec <MotorMove_position>
				myTask03_Status = 16;
 8006be2:	4b7b      	ldr	r3, [pc, #492]	; (8006dd0 <StartTask03+0x64c>)
 8006be4:	2210      	movs	r2, #16
 8006be6:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006be8:	200a      	movs	r0, #10
 8006bea:	f006 fa33 	bl	800d054 <osDelay>
			break;
 8006bee:	e0ed      	b.n	8006dcc <StartTask03+0x648>

		case 16:
			if (Motor[3].Status == 0){
 8006bf0:	4b79      	ldr	r3, [pc, #484]	; (8006dd8 <StartTask03+0x654>)
 8006bf2:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d109      	bne.n	8006c0e <StartTask03+0x48a>
				Motor4_PushOutMode(230);
 8006bfa:	20e6      	movs	r0, #230	; 0xe6
 8006bfc:	f7fe ffdc 	bl	8005bb8 <Motor4_PushOutMode>
				osDelay(2000);
 8006c00:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006c04:	f006 fa26 	bl	800d054 <osDelay>
				myTask03_Status = 17;
 8006c08:	4b71      	ldr	r3, [pc, #452]	; (8006dd0 <StartTask03+0x64c>)
 8006c0a:	2211      	movs	r2, #17
 8006c0c:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006c0e:	200a      	movs	r0, #10
 8006c10:	f006 fa20 	bl	800d054 <osDelay>
			break;
 8006c14:	e0da      	b.n	8006dcc <StartTask03+0x648>

		case 17:
			if (Motor[3].Status == 0){
 8006c16:	4b70      	ldr	r3, [pc, #448]	; (8006dd8 <StartTask03+0x654>)
 8006c18:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d107      	bne.n	8006c30 <StartTask03+0x4ac>
				MotorMove_position(&Motor[3],-40);
 8006c20:	f06f 0127 	mvn.w	r1, #39	; 0x27
 8006c24:	486f      	ldr	r0, [pc, #444]	; (8006de4 <StartTask03+0x660>)
 8006c26:	f7fd fee1 	bl	80049ec <MotorMove_position>
				myTask03_Status = 118;
 8006c2a:	4b69      	ldr	r3, [pc, #420]	; (8006dd0 <StartTask03+0x64c>)
 8006c2c:	2276      	movs	r2, #118	; 0x76
 8006c2e:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006c30:	200a      	movs	r0, #10
 8006c32:	f006 fa0f 	bl	800d054 <osDelay>
			break;
 8006c36:	e0c9      	b.n	8006dcc <StartTask03+0x648>

		case 118:
			if ( (Motor[3].Status == 0) && (Motor[2].Status == 0) ){
 8006c38:	4b67      	ldr	r3, [pc, #412]	; (8006dd8 <StartTask03+0x654>)
 8006c3a:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10c      	bne.n	8006c5c <StartTask03+0x4d8>
 8006c42:	4b65      	ldr	r3, [pc, #404]	; (8006dd8 <StartTask03+0x654>)
 8006c44:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d107      	bne.n	8006c5c <StartTask03+0x4d8>
				MotorMove_position(&Motor[2],478*16);   // 
 8006c4c:	f44f 51ef 	mov.w	r1, #7648	; 0x1de0
 8006c50:	4865      	ldr	r0, [pc, #404]	; (8006de8 <StartTask03+0x664>)
 8006c52:	f7fd fecb 	bl	80049ec <MotorMove_position>
				myTask03_Status = 119;
 8006c56:	4b5e      	ldr	r3, [pc, #376]	; (8006dd0 <StartTask03+0x64c>)
 8006c58:	2277      	movs	r2, #119	; 0x77
 8006c5a:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006c5c:	200a      	movs	r0, #10
 8006c5e:	f006 f9f9 	bl	800d054 <osDelay>
			break;
 8006c62:	e0b3      	b.n	8006dcc <StartTask03+0x648>

		case 119:
			if ( Motor[2].Status == 0 ){
 8006c64:	4b5c      	ldr	r3, [pc, #368]	; (8006dd8 <StartTask03+0x654>)
 8006c66:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d107      	bne.n	8006c7e <StartTask03+0x4fa>
				MotorMove_position(&Motor[3],331*16);
 8006c6e:	f241 41b0 	movw	r1, #5296	; 0x14b0
 8006c72:	485c      	ldr	r0, [pc, #368]	; (8006de4 <StartTask03+0x660>)
 8006c74:	f7fd feba 	bl	80049ec <MotorMove_position>
				myTask03_Status = 120;
 8006c78:	4b55      	ldr	r3, [pc, #340]	; (8006dd0 <StartTask03+0x64c>)
 8006c7a:	2278      	movs	r2, #120	; 0x78
 8006c7c:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006c7e:	200a      	movs	r0, #10
 8006c80:	f006 f9e8 	bl	800d054 <osDelay>
			break;
 8006c84:	e0a2      	b.n	8006dcc <StartTask03+0x648>

		case 120:
			if ( Motor[3].Status == 0 ){
 8006c86:	4b54      	ldr	r3, [pc, #336]	; (8006dd8 <StartTask03+0x654>)
 8006c88:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d12e      	bne.n	8006cee <StartTask03+0x56a>
				OUT1_ON();	// 
 8006c90:	2201      	movs	r2, #1
 8006c92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006c96:	4855      	ldr	r0, [pc, #340]	; (8006dec <StartTask03+0x668>)
 8006c98:	f001 fba0 	bl	80083dc <HAL_GPIO_WritePin>
				OUT2_ON();	// 
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ca2:	4852      	ldr	r0, [pc, #328]	; (8006dec <StartTask03+0x668>)
 8006ca4:	f001 fb9a 	bl	80083dc <HAL_GPIO_WritePin>
				OUT5_ON();	// 
 8006ca8:	2201      	movs	r2, #1
 8006caa:	2140      	movs	r1, #64	; 0x40
 8006cac:	484f      	ldr	r0, [pc, #316]	; (8006dec <StartTask03+0x668>)
 8006cae:	f001 fb95 	bl	80083dc <HAL_GPIO_WritePin>
				osDelay(500);
 8006cb2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006cb6:	f006 f9cd 	bl	800d054 <osDelay>
				DC_Motor_ON(&Motor[7],'A',100);
 8006cba:	2264      	movs	r2, #100	; 0x64
 8006cbc:	2141      	movs	r1, #65	; 0x41
 8006cbe:	484c      	ldr	r0, [pc, #304]	; (8006df0 <StartTask03+0x66c>)
 8006cc0:	f7fe ffc2 	bl	8005c48 <DC_Motor_ON>
				osDelay(1000);
 8006cc4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006cc8:	f006 f9c4 	bl	800d054 <osDelay>
				DC_Motor_ON(&Motor[8],'A',30);
 8006ccc:	221e      	movs	r2, #30
 8006cce:	2141      	movs	r1, #65	; 0x41
 8006cd0:	4848      	ldr	r0, [pc, #288]	; (8006df4 <StartTask03+0x670>)
 8006cd2:	f7fe ffb9 	bl	8005c48 <DC_Motor_ON>
				DC_Motor_ON(&Motor[8],'B',30);
 8006cd6:	221e      	movs	r2, #30
 8006cd8:	2142      	movs	r1, #66	; 0x42
 8006cda:	4846      	ldr	r0, [pc, #280]	; (8006df4 <StartTask03+0x670>)
 8006cdc:	f7fe ffb4 	bl	8005c48 <DC_Motor_ON>
				osDelay(5000);
 8006ce0:	f241 3088 	movw	r0, #5000	; 0x1388
 8006ce4:	f006 f9b6 	bl	800d054 <osDelay>
				myTask03_Status = 121;
 8006ce8:	4b39      	ldr	r3, [pc, #228]	; (8006dd0 <StartTask03+0x64c>)
 8006cea:	2279      	movs	r2, #121	; 0x79
 8006cec:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006cee:	200a      	movs	r0, #10
 8006cf0:	f006 f9b0 	bl	800d054 <osDelay>
			break;
 8006cf4:	e06a      	b.n	8006dcc <StartTask03+0x648>

		case 121:
			DC_Motor_OFF(&Motor[8],'A');
 8006cf6:	2141      	movs	r1, #65	; 0x41
 8006cf8:	483e      	ldr	r0, [pc, #248]	; (8006df4 <StartTask03+0x670>)
 8006cfa:	f7ff f877 	bl	8005dec <DC_Motor_OFF>
			DC_Motor_OFF(&Motor[8],'B');
 8006cfe:	2142      	movs	r1, #66	; 0x42
 8006d00:	483c      	ldr	r0, [pc, #240]	; (8006df4 <StartTask03+0x670>)
 8006d02:	f7ff f873 	bl	8005dec <DC_Motor_OFF>
			osDelay(2000);
 8006d06:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006d0a:	f006 f9a3 	bl	800d054 <osDelay>
			DC_Motor_OFF(&Motor[7],'A');
 8006d0e:	2141      	movs	r1, #65	; 0x41
 8006d10:	4837      	ldr	r0, [pc, #220]	; (8006df0 <StartTask03+0x66c>)
 8006d12:	f7ff f86b 	bl	8005dec <DC_Motor_OFF>
			osDelay(500);
 8006d16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006d1a:	f006 f99b 	bl	800d054 <osDelay>
			OUT1_OFF();
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006d24:	4831      	ldr	r0, [pc, #196]	; (8006dec <StartTask03+0x668>)
 8006d26:	f001 fb59 	bl	80083dc <HAL_GPIO_WritePin>
			OUT2_OFF();
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006d30:	482e      	ldr	r0, [pc, #184]	; (8006dec <StartTask03+0x668>)
 8006d32:	f001 fb53 	bl	80083dc <HAL_GPIO_WritePin>
			OUT5_OFF();
 8006d36:	2200      	movs	r2, #0
 8006d38:	2140      	movs	r1, #64	; 0x40
 8006d3a:	482c      	ldr	r0, [pc, #176]	; (8006dec <StartTask03+0x668>)
 8006d3c:	f001 fb4e 	bl	80083dc <HAL_GPIO_WritePin>
			myTask03_Status = 122;
 8006d40:	4b23      	ldr	r3, [pc, #140]	; (8006dd0 <StartTask03+0x64c>)
 8006d42:	227a      	movs	r2, #122	; 0x7a
 8006d44:	701a      	strb	r2, [r3, #0]
			break;
 8006d46:	e041      	b.n	8006dcc <StartTask03+0x648>

		case 122:
			MotorMove_position(&Motor[3],-40);
 8006d48:	f06f 0127 	mvn.w	r1, #39	; 0x27
 8006d4c:	4825      	ldr	r0, [pc, #148]	; (8006de4 <StartTask03+0x660>)
 8006d4e:	f7fd fe4d 	bl	80049ec <MotorMove_position>
			myTask03_Status = 123;
 8006d52:	4b1f      	ldr	r3, [pc, #124]	; (8006dd0 <StartTask03+0x64c>)
 8006d54:	227b      	movs	r2, #123	; 0x7b
 8006d56:	701a      	strb	r2, [r3, #0]
			break;
 8006d58:	e038      	b.n	8006dcc <StartTask03+0x648>

		case 123:
			if ( Motor[3].Status == 0 ){
 8006d5a:	4b1f      	ldr	r3, [pc, #124]	; (8006dd8 <StartTask03+0x654>)
 8006d5c:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d107      	bne.n	8006d74 <StartTask03+0x5f0>
				MotorMove_position(&Motor[2],-40);	//
 8006d64:	f06f 0127 	mvn.w	r1, #39	; 0x27
 8006d68:	481f      	ldr	r0, [pc, #124]	; (8006de8 <StartTask03+0x664>)
 8006d6a:	f7fd fe3f 	bl	80049ec <MotorMove_position>
				myTask03_Status = 10;
 8006d6e:	4b18      	ldr	r3, [pc, #96]	; (8006dd0 <StartTask03+0x64c>)
 8006d70:	220a      	movs	r2, #10
 8006d72:	701a      	strb	r2, [r3, #0]
			}
			osDelay(10);
 8006d74:	200a      	movs	r0, #10
 8006d76:	f006 f96d 	bl	800d054 <osDelay>
			break;
 8006d7a:	e027      	b.n	8006dcc <StartTask03+0x648>



		case 20:
			DetectionTask_STATE = 70;
 8006d7c:	4b17      	ldr	r3, [pc, #92]	; (8006ddc <StartTask03+0x658>)
 8006d7e:	2246      	movs	r2, #70	; 0x46
 8006d80:	701a      	strb	r2, [r3, #0]
			printf("---Capture Cap Value Begin---\r\n");
 8006d82:	481d      	ldr	r0, [pc, #116]	; (8006df8 <StartTask03+0x674>)
 8006d84:	f009 fcc0 	bl	8010708 <puts>
//			Motor[3].Status = 1;
//			HAL_TIM_Base_Start_IT(Motor[3].htim_x);
			myTask03_Status = INITPASSSTATE;
 8006d88:	4b11      	ldr	r3, [pc, #68]	; (8006dd0 <StartTask03+0x64c>)
 8006d8a:	2263      	movs	r2, #99	; 0x63
 8006d8c:	701a      	strb	r2, [r3, #0]
			break;
 8006d8e:	e01d      	b.n	8006dcc <StartTask03+0x648>

		case 30:
			OUT1_ON();	// 
 8006d90:	2201      	movs	r2, #1
 8006d92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006d96:	4815      	ldr	r0, [pc, #84]	; (8006dec <StartTask03+0x668>)
 8006d98:	f001 fb20 	bl	80083dc <HAL_GPIO_WritePin>
			OUT2_ON();	// 
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006da2:	4812      	ldr	r0, [pc, #72]	; (8006dec <StartTask03+0x668>)
 8006da4:	f001 fb1a 	bl	80083dc <HAL_GPIO_WritePin>
			OUT5_ON();	// 
 8006da8:	2201      	movs	r2, #1
 8006daa:	2140      	movs	r1, #64	; 0x40
 8006dac:	480f      	ldr	r0, [pc, #60]	; (8006dec <StartTask03+0x668>)
 8006dae:	f001 fb15 	bl	80083dc <HAL_GPIO_WritePin>
//			HAL_TIM_Base_Stop_IT(Motor[3].htim_x);
//			Motor[3].Status = 0;
//			DetectionTask_STATE = INITPASSSTATE;
//			printf("---Checking following mode Over!---\r\n");
			myTask03_Status = INITPASSSTATE;
 8006db2:	4b07      	ldr	r3, [pc, #28]	; (8006dd0 <StartTask03+0x64c>)
 8006db4:	2263      	movs	r2, #99	; 0x63
 8006db6:	701a      	strb	r2, [r3, #0]
			break;
 8006db8:	e008      	b.n	8006dcc <StartTask03+0x648>


		case INITFAILSTATE:
			printf("[WRONG]Motors Initialization FAILED!Please Check!\r\n");
 8006dba:	4810      	ldr	r0, [pc, #64]	; (8006dfc <StartTask03+0x678>)
 8006dbc:	f009 fca4 	bl	8010708 <puts>
			osDelay(10000);
 8006dc0:	f242 7010 	movw	r0, #10000	; 0x2710
 8006dc4:	f006 f946 	bl	800d054 <osDelay>
			break;
 8006dc8:	e000      	b.n	8006dcc <StartTask03+0x648>
			break;
 8006dca:	bf00      	nop
		osDelay(1);
 8006dcc:	e4fb      	b.n	80067c6 <StartTask03+0x42>
 8006dce:	bf00      	nop
 8006dd0:	20000ce4 	.word	0x20000ce4
 8006dd4:	20000c70 	.word	0x20000c70
 8006dd8:	200008b0 	.word	0x200008b0
 8006ddc:	20000c71 	.word	0x20000c71
 8006de0:	08012f28 	.word	0x08012f28
 8006de4:	200009d0 	.word	0x200009d0
 8006de8:	20000970 	.word	0x20000970
 8006dec:	40021400 	.word	0x40021400
 8006df0:	20000b50 	.word	0x20000b50
 8006df4:	20000bb0 	.word	0x20000bb0
 8006df8:	08012f4c 	.word	0x08012f4c
 8006dfc:	08012f6c 	.word	0x08012f6c

08006e00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006e00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006e38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006e04:	480d      	ldr	r0, [pc, #52]	; (8006e3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006e06:	490e      	ldr	r1, [pc, #56]	; (8006e40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006e08:	4a0e      	ldr	r2, [pc, #56]	; (8006e44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006e0c:	e002      	b.n	8006e14 <LoopCopyDataInit>

08006e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006e12:	3304      	adds	r3, #4

08006e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006e18:	d3f9      	bcc.n	8006e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006e1a:	4a0b      	ldr	r2, [pc, #44]	; (8006e48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006e1c:	4c0b      	ldr	r4, [pc, #44]	; (8006e4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8006e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006e20:	e001      	b.n	8006e26 <LoopFillZerobss>

08006e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006e24:	3204      	adds	r2, #4

08006e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006e28:	d3fb      	bcc.n	8006e22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006e2a:	f7fc f83d 	bl	8002ea8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006e2e:	f008 fea9 	bl	800fb84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006e32:	f7fa feb7 	bl	8001ba4 <main>
  bx  lr    
 8006e36:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006e38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006e3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006e40:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8006e44:	08013454 	.word	0x08013454
  ldr r2, =_sbss
 8006e48:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8006e4c:	2000570c 	.word	0x2000570c

08006e50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006e50:	e7fe      	b.n	8006e50 <ADC_IRQHandler>
	...

08006e54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006e58:	4b0e      	ldr	r3, [pc, #56]	; (8006e94 <HAL_Init+0x40>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a0d      	ldr	r2, [pc, #52]	; (8006e94 <HAL_Init+0x40>)
 8006e5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006e64:	4b0b      	ldr	r3, [pc, #44]	; (8006e94 <HAL_Init+0x40>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a0a      	ldr	r2, [pc, #40]	; (8006e94 <HAL_Init+0x40>)
 8006e6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e70:	4b08      	ldr	r3, [pc, #32]	; (8006e94 <HAL_Init+0x40>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a07      	ldr	r2, [pc, #28]	; (8006e94 <HAL_Init+0x40>)
 8006e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e7c:	2003      	movs	r0, #3
 8006e7e:	f000 fc5a 	bl	8007736 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e82:	2005      	movs	r0, #5
 8006e84:	f7fb fde2 	bl	8002a4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e88:	f7fb fdb4 	bl	80029f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	40023c00 	.word	0x40023c00

08006e98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006e9c:	4b06      	ldr	r3, [pc, #24]	; (8006eb8 <HAL_IncTick+0x20>)
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	4b06      	ldr	r3, [pc, #24]	; (8006ebc <HAL_IncTick+0x24>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4413      	add	r3, r2
 8006ea8:	4a04      	ldr	r2, [pc, #16]	; (8006ebc <HAL_IncTick+0x24>)
 8006eaa:	6013      	str	r3, [r2, #0]
}
 8006eac:	bf00      	nop
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	20000010 	.word	0x20000010
 8006ebc:	20000ce8 	.word	0x20000ce8

08006ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8006ec4:	4b03      	ldr	r3, [pc, #12]	; (8006ed4 <HAL_GetTick+0x14>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	20000ce8 	.word	0x20000ce8

08006ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ee0:	f7ff ffee 	bl	8006ec0 <HAL_GetTick>
 8006ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef0:	d005      	beq.n	8006efe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006ef2:	4b0a      	ldr	r3, [pc, #40]	; (8006f1c <HAL_Delay+0x44>)
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	4413      	add	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006efe:	bf00      	nop
 8006f00:	f7ff ffde 	bl	8006ec0 <HAL_GetTick>
 8006f04:	4602      	mov	r2, r0
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	68fa      	ldr	r2, [r7, #12]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d8f7      	bhi.n	8006f00 <HAL_Delay+0x28>
  {
  }
}
 8006f10:	bf00      	nop
 8006f12:	bf00      	nop
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20000010 	.word	0x20000010

08006f20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e033      	b.n	8006f9e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d109      	bne.n	8006f52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f7fa f8c8 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f56:	f003 0310 	and.w	r3, r3, #16
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d118      	bne.n	8006f90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f62:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006f66:	f023 0302 	bic.w	r3, r3, #2
 8006f6a:	f043 0202 	orr.w	r2, r3, #2
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 f93a 	bl	80071ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f82:	f023 0303 	bic.w	r3, r3, #3
 8006f86:	f043 0201 	orr.w	r2, r3, #1
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	641a      	str	r2, [r3, #64]	; 0x40
 8006f8e:	e001      	b.n	8006f94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d101      	bne.n	8006fc4 <HAL_ADC_ConfigChannel+0x1c>
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	e105      	b.n	80071d0 <HAL_ADC_ConfigChannel+0x228>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2b09      	cmp	r3, #9
 8006fd2:	d925      	bls.n	8007020 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68d9      	ldr	r1, [r3, #12]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	005b      	lsls	r3, r3, #1
 8006fe6:	4413      	add	r3, r2
 8006fe8:	3b1e      	subs	r3, #30
 8006fea:	2207      	movs	r2, #7
 8006fec:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff0:	43da      	mvns	r2, r3
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	400a      	ands	r2, r1
 8006ff8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68d9      	ldr	r1, [r3, #12]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	689a      	ldr	r2, [r3, #8]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	b29b      	uxth	r3, r3
 800700a:	4618      	mov	r0, r3
 800700c:	4603      	mov	r3, r0
 800700e:	005b      	lsls	r3, r3, #1
 8007010:	4403      	add	r3, r0
 8007012:	3b1e      	subs	r3, #30
 8007014:	409a      	lsls	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	430a      	orrs	r2, r1
 800701c:	60da      	str	r2, [r3, #12]
 800701e:	e022      	b.n	8007066 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	6919      	ldr	r1, [r3, #16]
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	b29b      	uxth	r3, r3
 800702c:	461a      	mov	r2, r3
 800702e:	4613      	mov	r3, r2
 8007030:	005b      	lsls	r3, r3, #1
 8007032:	4413      	add	r3, r2
 8007034:	2207      	movs	r2, #7
 8007036:	fa02 f303 	lsl.w	r3, r2, r3
 800703a:	43da      	mvns	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	400a      	ands	r2, r1
 8007042:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6919      	ldr	r1, [r3, #16]
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	689a      	ldr	r2, [r3, #8]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	b29b      	uxth	r3, r3
 8007054:	4618      	mov	r0, r3
 8007056:	4603      	mov	r3, r0
 8007058:	005b      	lsls	r3, r3, #1
 800705a:	4403      	add	r3, r0
 800705c:	409a      	lsls	r2, r3
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	430a      	orrs	r2, r1
 8007064:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	2b06      	cmp	r3, #6
 800706c:	d824      	bhi.n	80070b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685a      	ldr	r2, [r3, #4]
 8007078:	4613      	mov	r3, r2
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4413      	add	r3, r2
 800707e:	3b05      	subs	r3, #5
 8007080:	221f      	movs	r2, #31
 8007082:	fa02 f303 	lsl.w	r3, r2, r3
 8007086:	43da      	mvns	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	400a      	ands	r2, r1
 800708e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	b29b      	uxth	r3, r3
 800709c:	4618      	mov	r0, r3
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685a      	ldr	r2, [r3, #4]
 80070a2:	4613      	mov	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	4413      	add	r3, r2
 80070a8:	3b05      	subs	r3, #5
 80070aa:	fa00 f203 	lsl.w	r2, r0, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	430a      	orrs	r2, r1
 80070b4:	635a      	str	r2, [r3, #52]	; 0x34
 80070b6:	e04c      	b.n	8007152 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	2b0c      	cmp	r3, #12
 80070be:	d824      	bhi.n	800710a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	4613      	mov	r3, r2
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	4413      	add	r3, r2
 80070d0:	3b23      	subs	r3, #35	; 0x23
 80070d2:	221f      	movs	r2, #31
 80070d4:	fa02 f303 	lsl.w	r3, r2, r3
 80070d8:	43da      	mvns	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	400a      	ands	r2, r1
 80070e0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	4618      	mov	r0, r3
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	4613      	mov	r3, r2
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	4413      	add	r3, r2
 80070fa:	3b23      	subs	r3, #35	; 0x23
 80070fc:	fa00 f203 	lsl.w	r2, r0, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	430a      	orrs	r2, r1
 8007106:	631a      	str	r2, [r3, #48]	; 0x30
 8007108:	e023      	b.n	8007152 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	685a      	ldr	r2, [r3, #4]
 8007114:	4613      	mov	r3, r2
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	4413      	add	r3, r2
 800711a:	3b41      	subs	r3, #65	; 0x41
 800711c:	221f      	movs	r2, #31
 800711e:	fa02 f303 	lsl.w	r3, r2, r3
 8007122:	43da      	mvns	r2, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	400a      	ands	r2, r1
 800712a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	b29b      	uxth	r3, r3
 8007138:	4618      	mov	r0, r3
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	685a      	ldr	r2, [r3, #4]
 800713e:	4613      	mov	r3, r2
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	4413      	add	r3, r2
 8007144:	3b41      	subs	r3, #65	; 0x41
 8007146:	fa00 f203 	lsl.w	r2, r0, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	430a      	orrs	r2, r1
 8007150:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007152:	4b22      	ldr	r3, [pc, #136]	; (80071dc <HAL_ADC_ConfigChannel+0x234>)
 8007154:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a21      	ldr	r2, [pc, #132]	; (80071e0 <HAL_ADC_ConfigChannel+0x238>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d109      	bne.n	8007174 <HAL_ADC_ConfigChannel+0x1cc>
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2b12      	cmp	r3, #18
 8007166:	d105      	bne.n	8007174 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a19      	ldr	r2, [pc, #100]	; (80071e0 <HAL_ADC_ConfigChannel+0x238>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d123      	bne.n	80071c6 <HAL_ADC_ConfigChannel+0x21e>
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	2b10      	cmp	r3, #16
 8007184:	d003      	beq.n	800718e <HAL_ADC_ConfigChannel+0x1e6>
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b11      	cmp	r3, #17
 800718c:	d11b      	bne.n	80071c6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2b10      	cmp	r3, #16
 80071a0:	d111      	bne.n	80071c6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80071a2:	4b10      	ldr	r3, [pc, #64]	; (80071e4 <HAL_ADC_ConfigChannel+0x23c>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a10      	ldr	r2, [pc, #64]	; (80071e8 <HAL_ADC_ConfigChannel+0x240>)
 80071a8:	fba2 2303 	umull	r2, r3, r2, r3
 80071ac:	0c9a      	lsrs	r2, r3, #18
 80071ae:	4613      	mov	r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	4413      	add	r3, r2
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80071b8:	e002      	b.n	80071c0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	3b01      	subs	r3, #1
 80071be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d1f9      	bne.n	80071ba <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3714      	adds	r7, #20
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr
 80071dc:	40012300 	.word	0x40012300
 80071e0:	40012000 	.word	0x40012000
 80071e4:	20000008 	.word	0x20000008
 80071e8:	431bde83 	.word	0x431bde83

080071ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b085      	sub	sp, #20
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80071f4:	4b79      	ldr	r3, [pc, #484]	; (80073dc <ADC_Init+0x1f0>)
 80071f6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	685a      	ldr	r2, [r3, #4]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	431a      	orrs	r2, r3
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	685a      	ldr	r2, [r3, #4]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007220:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	6859      	ldr	r1, [r3, #4]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	021a      	lsls	r2, r3, #8
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	430a      	orrs	r2, r1
 8007234:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007244:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	6859      	ldr	r1, [r3, #4]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	689a      	ldr	r2, [r3, #8]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	430a      	orrs	r2, r1
 8007256:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	689a      	ldr	r2, [r3, #8]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007266:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6899      	ldr	r1, [r3, #8]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	68da      	ldr	r2, [r3, #12]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	430a      	orrs	r2, r1
 8007278:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800727e:	4a58      	ldr	r2, [pc, #352]	; (80073e0 <ADC_Init+0x1f4>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d022      	beq.n	80072ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	689a      	ldr	r2, [r3, #8]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007292:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	6899      	ldr	r1, [r3, #8]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	689a      	ldr	r2, [r3, #8]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80072b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6899      	ldr	r1, [r3, #8]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	430a      	orrs	r2, r1
 80072c6:	609a      	str	r2, [r3, #8]
 80072c8:	e00f      	b.n	80072ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689a      	ldr	r2, [r3, #8]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80072d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	689a      	ldr	r2, [r3, #8]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80072e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	689a      	ldr	r2, [r3, #8]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f022 0202 	bic.w	r2, r2, #2
 80072f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	6899      	ldr	r1, [r3, #8]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	7e1b      	ldrb	r3, [r3, #24]
 8007304:	005a      	lsls	r2, r3, #1
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d01b      	beq.n	8007350 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007326:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007336:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6859      	ldr	r1, [r3, #4]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007342:	3b01      	subs	r3, #1
 8007344:	035a      	lsls	r2, r3, #13
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	430a      	orrs	r2, r1
 800734c:	605a      	str	r2, [r3, #4]
 800734e:	e007      	b.n	8007360 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800735e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800736e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	69db      	ldr	r3, [r3, #28]
 800737a:	3b01      	subs	r3, #1
 800737c:	051a      	lsls	r2, r3, #20
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	430a      	orrs	r2, r1
 8007384:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	689a      	ldr	r2, [r3, #8]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007394:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	6899      	ldr	r1, [r3, #8]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80073a2:	025a      	lsls	r2, r3, #9
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	430a      	orrs	r2, r1
 80073aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	689a      	ldr	r2, [r3, #8]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	6899      	ldr	r1, [r3, #8]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	695b      	ldr	r3, [r3, #20]
 80073c6:	029a      	lsls	r2, r3, #10
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	430a      	orrs	r2, r1
 80073ce:	609a      	str	r2, [r3, #8]
}
 80073d0:	bf00      	nop
 80073d2:	3714      	adds	r7, #20
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr
 80073dc:	40012300 	.word	0x40012300
 80073e0:	0f000001 	.word	0x0f000001

080073e4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d101      	bne.n	80073f6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e0ed      	b.n	80075d2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d102      	bne.n	8007408 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f7f9 ff0e 	bl	8001224 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f042 0201 	orr.w	r2, r2, #1
 8007416:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007418:	f7ff fd52 	bl	8006ec0 <HAL_GetTick>
 800741c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800741e:	e012      	b.n	8007446 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007420:	f7ff fd4e 	bl	8006ec0 <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	2b0a      	cmp	r3, #10
 800742c:	d90b      	bls.n	8007446 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007432:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2205      	movs	r2, #5
 800743e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e0c5      	b.n	80075d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	f003 0301 	and.w	r3, r3, #1
 8007450:	2b00      	cmp	r3, #0
 8007452:	d0e5      	beq.n	8007420 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f022 0202 	bic.w	r2, r2, #2
 8007462:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007464:	f7ff fd2c 	bl	8006ec0 <HAL_GetTick>
 8007468:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800746a:	e012      	b.n	8007492 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800746c:	f7ff fd28 	bl	8006ec0 <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	2b0a      	cmp	r3, #10
 8007478:	d90b      	bls.n	8007492 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2205      	movs	r2, #5
 800748a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e09f      	b.n	80075d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1e5      	bne.n	800746c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	7e1b      	ldrb	r3, [r3, #24]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d108      	bne.n	80074ba <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80074b6:	601a      	str	r2, [r3, #0]
 80074b8:	e007      	b.n	80074ca <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80074c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	7e5b      	ldrb	r3, [r3, #25]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d108      	bne.n	80074e4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074e0:	601a      	str	r2, [r3, #0]
 80074e2:	e007      	b.n	80074f4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	7e9b      	ldrb	r3, [r3, #26]
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d108      	bne.n	800750e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f042 0220 	orr.w	r2, r2, #32
 800750a:	601a      	str	r2, [r3, #0]
 800750c:	e007      	b.n	800751e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f022 0220 	bic.w	r2, r2, #32
 800751c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	7edb      	ldrb	r3, [r3, #27]
 8007522:	2b01      	cmp	r3, #1
 8007524:	d108      	bne.n	8007538 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f022 0210 	bic.w	r2, r2, #16
 8007534:	601a      	str	r2, [r3, #0]
 8007536:	e007      	b.n	8007548 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f042 0210 	orr.w	r2, r2, #16
 8007546:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	7f1b      	ldrb	r3, [r3, #28]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d108      	bne.n	8007562 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f042 0208 	orr.w	r2, r2, #8
 800755e:	601a      	str	r2, [r3, #0]
 8007560:	e007      	b.n	8007572 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 0208 	bic.w	r2, r2, #8
 8007570:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	7f5b      	ldrb	r3, [r3, #29]
 8007576:	2b01      	cmp	r3, #1
 8007578:	d108      	bne.n	800758c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f042 0204 	orr.w	r2, r2, #4
 8007588:	601a      	str	r2, [r3, #0]
 800758a:	e007      	b.n	800759c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f022 0204 	bic.w	r2, r2, #4
 800759a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689a      	ldr	r2, [r3, #8]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	431a      	orrs	r2, r3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	691b      	ldr	r3, [r3, #16]
 80075aa:	431a      	orrs	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	695b      	ldr	r3, [r3, #20]
 80075b0:	ea42 0103 	orr.w	r1, r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	1e5a      	subs	r2, r3, #1
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	430a      	orrs	r2, r1
 80075c0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
	...

080075dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f003 0307 	and.w	r3, r3, #7
 80075ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80075ec:	4b0c      	ldr	r3, [pc, #48]	; (8007620 <__NVIC_SetPriorityGrouping+0x44>)
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80075f2:	68ba      	ldr	r2, [r7, #8]
 80075f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80075f8:	4013      	ands	r3, r2
 80075fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007604:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007608:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800760c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800760e:	4a04      	ldr	r2, [pc, #16]	; (8007620 <__NVIC_SetPriorityGrouping+0x44>)
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	60d3      	str	r3, [r2, #12]
}
 8007614:	bf00      	nop
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr
 8007620:	e000ed00 	.word	0xe000ed00

08007624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007624:	b480      	push	{r7}
 8007626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007628:	4b04      	ldr	r3, [pc, #16]	; (800763c <__NVIC_GetPriorityGrouping+0x18>)
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	0a1b      	lsrs	r3, r3, #8
 800762e:	f003 0307 	and.w	r3, r3, #7
}
 8007632:	4618      	mov	r0, r3
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr
 800763c:	e000ed00 	.word	0xe000ed00

08007640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	4603      	mov	r3, r0
 8007648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800764a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800764e:	2b00      	cmp	r3, #0
 8007650:	db0b      	blt.n	800766a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007652:	79fb      	ldrb	r3, [r7, #7]
 8007654:	f003 021f 	and.w	r2, r3, #31
 8007658:	4907      	ldr	r1, [pc, #28]	; (8007678 <__NVIC_EnableIRQ+0x38>)
 800765a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800765e:	095b      	lsrs	r3, r3, #5
 8007660:	2001      	movs	r0, #1
 8007662:	fa00 f202 	lsl.w	r2, r0, r2
 8007666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800766a:	bf00      	nop
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	e000e100 	.word	0xe000e100

0800767c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	4603      	mov	r3, r0
 8007684:	6039      	str	r1, [r7, #0]
 8007686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800768c:	2b00      	cmp	r3, #0
 800768e:	db0a      	blt.n	80076a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	b2da      	uxtb	r2, r3
 8007694:	490c      	ldr	r1, [pc, #48]	; (80076c8 <__NVIC_SetPriority+0x4c>)
 8007696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800769a:	0112      	lsls	r2, r2, #4
 800769c:	b2d2      	uxtb	r2, r2
 800769e:	440b      	add	r3, r1
 80076a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80076a4:	e00a      	b.n	80076bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	b2da      	uxtb	r2, r3
 80076aa:	4908      	ldr	r1, [pc, #32]	; (80076cc <__NVIC_SetPriority+0x50>)
 80076ac:	79fb      	ldrb	r3, [r7, #7]
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	3b04      	subs	r3, #4
 80076b4:	0112      	lsls	r2, r2, #4
 80076b6:	b2d2      	uxtb	r2, r2
 80076b8:	440b      	add	r3, r1
 80076ba:	761a      	strb	r2, [r3, #24]
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr
 80076c8:	e000e100 	.word	0xe000e100
 80076cc:	e000ed00 	.word	0xe000ed00

080076d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b089      	sub	sp, #36	; 0x24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f003 0307 	and.w	r3, r3, #7
 80076e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	f1c3 0307 	rsb	r3, r3, #7
 80076ea:	2b04      	cmp	r3, #4
 80076ec:	bf28      	it	cs
 80076ee:	2304      	movcs	r3, #4
 80076f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	3304      	adds	r3, #4
 80076f6:	2b06      	cmp	r3, #6
 80076f8:	d902      	bls.n	8007700 <NVIC_EncodePriority+0x30>
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	3b03      	subs	r3, #3
 80076fe:	e000      	b.n	8007702 <NVIC_EncodePriority+0x32>
 8007700:	2300      	movs	r3, #0
 8007702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007704:	f04f 32ff 	mov.w	r2, #4294967295
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	fa02 f303 	lsl.w	r3, r2, r3
 800770e:	43da      	mvns	r2, r3
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	401a      	ands	r2, r3
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007718:	f04f 31ff 	mov.w	r1, #4294967295
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	fa01 f303 	lsl.w	r3, r1, r3
 8007722:	43d9      	mvns	r1, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007728:	4313      	orrs	r3, r2
         );
}
 800772a:	4618      	mov	r0, r3
 800772c:	3724      	adds	r7, #36	; 0x24
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr

08007736 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b082      	sub	sp, #8
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7ff ff4c 	bl	80075dc <__NVIC_SetPriorityGrouping>
}
 8007744:	bf00      	nop
 8007746:	3708      	adds	r7, #8
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800774c:	b580      	push	{r7, lr}
 800774e:	b086      	sub	sp, #24
 8007750:	af00      	add	r7, sp, #0
 8007752:	4603      	mov	r3, r0
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
 8007758:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800775a:	2300      	movs	r3, #0
 800775c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800775e:	f7ff ff61 	bl	8007624 <__NVIC_GetPriorityGrouping>
 8007762:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	68b9      	ldr	r1, [r7, #8]
 8007768:	6978      	ldr	r0, [r7, #20]
 800776a:	f7ff ffb1 	bl	80076d0 <NVIC_EncodePriority>
 800776e:	4602      	mov	r2, r0
 8007770:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007774:	4611      	mov	r1, r2
 8007776:	4618      	mov	r0, r3
 8007778:	f7ff ff80 	bl	800767c <__NVIC_SetPriority>
}
 800777c:	bf00      	nop
 800777e:	3718      	adds	r7, #24
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	4603      	mov	r3, r0
 800778c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800778e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff ff54 	bl	8007640 <__NVIC_EnableIRQ>
}
 8007798:	bf00      	nop
 800779a:	3708      	adds	r7, #8
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}

080077a0 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b082      	sub	sp, #8
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d101      	bne.n	80077b2 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e014      	b.n	80077dc <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	791b      	ldrb	r3, [r3, #4]
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d105      	bne.n	80077c8 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f7f9 fda0 	bl	8001308 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2202      	movs	r2, #2
 80077cc:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3708      	adds	r7, #8
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80077f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077fa:	d120      	bne.n	800783e <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007802:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800780a:	d118      	bne.n	800783e <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2204      	movs	r2, #4
 8007810:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	f043 0201 	orr.w	r2, r3, #1
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007826:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007836:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 f82d 	bl	8007898 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007848:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800784c:	d120      	bne.n	8007890 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007854:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007858:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800785c:	d118      	bne.n	8007890 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2204      	movs	r2, #4
 8007862:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	691b      	ldr	r3, [r3, #16]
 8007868:	f043 0202 	orr.w	r2, r3, #2
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007878:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007888:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 f85d 	bl	800794a <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8007890:	bf00      	nop
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80078a0:	bf00      	nop
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b087      	sub	sp, #28
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	795b      	ldrb	r3, [r3, #5]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d101      	bne.n	80078c4 <HAL_DAC_ConfigChannel+0x18>
 80078c0:	2302      	movs	r3, #2
 80078c2:	e03c      	b.n	800793e <HAL_DAC_ConfigChannel+0x92>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2201      	movs	r2, #1
 80078c8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2202      	movs	r2, #2
 80078ce:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f003 0310 	and.w	r3, r3, #16
 80078de:	f640 72fe 	movw	r2, #4094	; 0xffe
 80078e2:	fa02 f303 	lsl.w	r3, r2, r3
 80078e6:	43db      	mvns	r3, r3
 80078e8:	697a      	ldr	r2, [r7, #20]
 80078ea:	4013      	ands	r3, r2
 80078ec:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f003 0310 	and.w	r3, r3, #16
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	fa02 f303 	lsl.w	r3, r2, r3
 8007906:	697a      	ldr	r2, [r7, #20]
 8007908:	4313      	orrs	r3, r2
 800790a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	697a      	ldr	r2, [r7, #20]
 8007912:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	6819      	ldr	r1, [r3, #0]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f003 0310 	and.w	r3, r3, #16
 8007920:	22c0      	movs	r2, #192	; 0xc0
 8007922:	fa02 f303 	lsl.w	r3, r2, r3
 8007926:	43da      	mvns	r2, r3
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	400a      	ands	r2, r1
 800792e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2201      	movs	r2, #1
 8007934:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800793c:	2300      	movs	r3, #0
}
 800793e:	4618      	mov	r0, r3
 8007940:	371c      	adds	r7, #28
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr

0800794a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800794a:	b480      	push	{r7}
 800794c:	b083      	sub	sp, #12
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8007952:	bf00      	nop
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
	...

08007960 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b086      	sub	sp, #24
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007968:	2300      	movs	r3, #0
 800796a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800796c:	f7ff faa8 	bl	8006ec0 <HAL_GetTick>
 8007970:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d101      	bne.n	800797c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	e099      	b.n	8007ab0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2202      	movs	r2, #2
 8007980:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f022 0201 	bic.w	r2, r2, #1
 800799a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800799c:	e00f      	b.n	80079be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800799e:	f7ff fa8f 	bl	8006ec0 <HAL_GetTick>
 80079a2:	4602      	mov	r2, r0
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	1ad3      	subs	r3, r2, r3
 80079a8:	2b05      	cmp	r3, #5
 80079aa:	d908      	bls.n	80079be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2220      	movs	r2, #32
 80079b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2203      	movs	r2, #3
 80079b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80079ba:	2303      	movs	r3, #3
 80079bc:	e078      	b.n	8007ab0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 0301 	and.w	r3, r3, #1
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1e8      	bne.n	800799e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	4b38      	ldr	r3, [pc, #224]	; (8007ab8 <HAL_DMA_Init+0x158>)
 80079d8:	4013      	ands	r3, r2
 80079da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	685a      	ldr	r2, [r3, #4]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80079ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	691b      	ldr	r3, [r3, #16]
 80079f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	699b      	ldr	r3, [r3, #24]
 80079fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6a1b      	ldr	r3, [r3, #32]
 8007a08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a14:	2b04      	cmp	r3, #4
 8007a16:	d107      	bne.n	8007a28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a20:	4313      	orrs	r3, r2
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	697a      	ldr	r2, [r7, #20]
 8007a2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	f023 0307 	bic.w	r3, r3, #7
 8007a3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a4e:	2b04      	cmp	r3, #4
 8007a50:	d117      	bne.n	8007a82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a56:	697a      	ldr	r2, [r7, #20]
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d00e      	beq.n	8007a82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 fa89 	bl	8007f7c <DMA_CheckFifoParam>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d008      	beq.n	8007a82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2240      	movs	r2, #64	; 0x40
 8007a74:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e016      	b.n	8007ab0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 fa40 	bl	8007f10 <DMA_CalcBaseAndBitshift>
 8007a90:	4603      	mov	r3, r0
 8007a92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a98:	223f      	movs	r2, #63	; 0x3f
 8007a9a:	409a      	lsls	r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2201      	movs	r2, #1
 8007aaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3718      	adds	r7, #24
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}
 8007ab8:	f010803f 	.word	0xf010803f

08007abc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b084      	sub	sp, #16
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ac8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007aca:	f7ff f9f9 	bl	8006ec0 <HAL_GetTick>
 8007ace:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d008      	beq.n	8007aee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2280      	movs	r2, #128	; 0x80
 8007ae0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007aea:	2301      	movs	r3, #1
 8007aec:	e052      	b.n	8007b94 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f022 0216 	bic.w	r2, r2, #22
 8007afc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	695a      	ldr	r2, [r3, #20]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b0c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d103      	bne.n	8007b1e <HAL_DMA_Abort+0x62>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d007      	beq.n	8007b2e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f022 0208 	bic.w	r2, r2, #8
 8007b2c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f022 0201 	bic.w	r2, r2, #1
 8007b3c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b3e:	e013      	b.n	8007b68 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007b40:	f7ff f9be 	bl	8006ec0 <HAL_GetTick>
 8007b44:	4602      	mov	r2, r0
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	1ad3      	subs	r3, r2, r3
 8007b4a:	2b05      	cmp	r3, #5
 8007b4c:	d90c      	bls.n	8007b68 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2220      	movs	r2, #32
 8007b52:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2203      	movs	r2, #3
 8007b58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e015      	b.n	8007b94 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1e4      	bne.n	8007b40 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b7a:	223f      	movs	r2, #63	; 0x3f
 8007b7c:	409a      	lsls	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2201      	movs	r2, #1
 8007b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d004      	beq.n	8007bba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2280      	movs	r2, #128	; 0x80
 8007bb4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e00c      	b.n	8007bd4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2205      	movs	r2, #5
 8007bbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f022 0201 	bic.w	r2, r2, #1
 8007bd0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b086      	sub	sp, #24
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007be8:	2300      	movs	r3, #0
 8007bea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007bec:	4b8e      	ldr	r3, [pc, #568]	; (8007e28 <HAL_DMA_IRQHandler+0x248>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a8e      	ldr	r2, [pc, #568]	; (8007e2c <HAL_DMA_IRQHandler+0x24c>)
 8007bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf6:	0a9b      	lsrs	r3, r3, #10
 8007bf8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bfe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c0a:	2208      	movs	r2, #8
 8007c0c:	409a      	lsls	r2, r3
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	4013      	ands	r3, r2
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d01a      	beq.n	8007c4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 0304 	and.w	r3, r3, #4
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d013      	beq.n	8007c4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f022 0204 	bic.w	r2, r2, #4
 8007c32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c38:	2208      	movs	r2, #8
 8007c3a:	409a      	lsls	r2, r3
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c44:	f043 0201 	orr.w	r2, r3, #1
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c50:	2201      	movs	r2, #1
 8007c52:	409a      	lsls	r2, r3
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	4013      	ands	r3, r2
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d012      	beq.n	8007c82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	695b      	ldr	r3, [r3, #20]
 8007c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00b      	beq.n	8007c82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c6e:	2201      	movs	r2, #1
 8007c70:	409a      	lsls	r2, r3
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c7a:	f043 0202 	orr.w	r2, r3, #2
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c86:	2204      	movs	r2, #4
 8007c88:	409a      	lsls	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d012      	beq.n	8007cb8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0302 	and.w	r3, r3, #2
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d00b      	beq.n	8007cb8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca4:	2204      	movs	r2, #4
 8007ca6:	409a      	lsls	r2, r3
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cb0:	f043 0204 	orr.w	r2, r3, #4
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cbc:	2210      	movs	r2, #16
 8007cbe:	409a      	lsls	r2, r3
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d043      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 0308 	and.w	r3, r3, #8
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d03c      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cda:	2210      	movs	r2, #16
 8007cdc:	409a      	lsls	r2, r3
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d018      	beq.n	8007d22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d108      	bne.n	8007d10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d024      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	4798      	blx	r3
 8007d0e:	e01f      	b.n	8007d50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d01b      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	4798      	blx	r3
 8007d20:	e016      	b.n	8007d50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d107      	bne.n	8007d40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f022 0208 	bic.w	r2, r2, #8
 8007d3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d003      	beq.n	8007d50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d54:	2220      	movs	r2, #32
 8007d56:	409a      	lsls	r2, r3
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f000 808f 	beq.w	8007e80 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f003 0310 	and.w	r3, r3, #16
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	f000 8087 	beq.w	8007e80 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d76:	2220      	movs	r2, #32
 8007d78:	409a      	lsls	r2, r3
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	2b05      	cmp	r3, #5
 8007d88:	d136      	bne.n	8007df8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f022 0216 	bic.w	r2, r2, #22
 8007d98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	695a      	ldr	r2, [r3, #20]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007da8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d103      	bne.n	8007dba <HAL_DMA_IRQHandler+0x1da>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d007      	beq.n	8007dca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f022 0208 	bic.w	r2, r2, #8
 8007dc8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dce:	223f      	movs	r2, #63	; 0x3f
 8007dd0:	409a      	lsls	r2, r3
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d07e      	beq.n	8007eec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	4798      	blx	r3
        }
        return;
 8007df6:	e079      	b.n	8007eec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d01d      	beq.n	8007e42 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d10d      	bne.n	8007e30 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d031      	beq.n	8007e80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	4798      	blx	r3
 8007e24:	e02c      	b.n	8007e80 <HAL_DMA_IRQHandler+0x2a0>
 8007e26:	bf00      	nop
 8007e28:	20000008 	.word	0x20000008
 8007e2c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d023      	beq.n	8007e80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	4798      	blx	r3
 8007e40:	e01e      	b.n	8007e80 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10f      	bne.n	8007e70 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f022 0210 	bic.w	r2, r2, #16
 8007e5e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d003      	beq.n	8007e80 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d032      	beq.n	8007eee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e8c:	f003 0301 	and.w	r3, r3, #1
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d022      	beq.n	8007eda <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2205      	movs	r2, #5
 8007e98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f022 0201 	bic.w	r2, r2, #1
 8007eaa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	3301      	adds	r3, #1
 8007eb0:	60bb      	str	r3, [r7, #8]
 8007eb2:	697a      	ldr	r2, [r7, #20]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d307      	bcc.n	8007ec8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f003 0301 	and.w	r3, r3, #1
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1f2      	bne.n	8007eac <HAL_DMA_IRQHandler+0x2cc>
 8007ec6:	e000      	b.n	8007eca <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007ec8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2201      	movs	r2, #1
 8007ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d005      	beq.n	8007eee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	4798      	blx	r3
 8007eea:	e000      	b.n	8007eee <HAL_DMA_IRQHandler+0x30e>
        return;
 8007eec:	bf00      	nop
    }
  }
}
 8007eee:	3718      	adds	r7, #24
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007f02:	b2db      	uxtb	r3, r3
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b085      	sub	sp, #20
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	3b10      	subs	r3, #16
 8007f20:	4a14      	ldr	r2, [pc, #80]	; (8007f74 <DMA_CalcBaseAndBitshift+0x64>)
 8007f22:	fba2 2303 	umull	r2, r3, r2, r3
 8007f26:	091b      	lsrs	r3, r3, #4
 8007f28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007f2a:	4a13      	ldr	r2, [pc, #76]	; (8007f78 <DMA_CalcBaseAndBitshift+0x68>)
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	4413      	add	r3, r2
 8007f30:	781b      	ldrb	r3, [r3, #0]
 8007f32:	461a      	mov	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2b03      	cmp	r3, #3
 8007f3c:	d909      	bls.n	8007f52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f46:	f023 0303 	bic.w	r3, r3, #3
 8007f4a:	1d1a      	adds	r2, r3, #4
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	659a      	str	r2, [r3, #88]	; 0x58
 8007f50:	e007      	b.n	8007f62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007f5a:	f023 0303 	bic.w	r3, r3, #3
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3714      	adds	r7, #20
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	aaaaaaab 	.word	0xaaaaaaab
 8007f78:	08013060 	.word	0x08013060

08007f7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b085      	sub	sp, #20
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f84:	2300      	movs	r3, #0
 8007f86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	699b      	ldr	r3, [r3, #24]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d11f      	bne.n	8007fd6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	2b03      	cmp	r3, #3
 8007f9a:	d856      	bhi.n	800804a <DMA_CheckFifoParam+0xce>
 8007f9c:	a201      	add	r2, pc, #4	; (adr r2, 8007fa4 <DMA_CheckFifoParam+0x28>)
 8007f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fa2:	bf00      	nop
 8007fa4:	08007fb5 	.word	0x08007fb5
 8007fa8:	08007fc7 	.word	0x08007fc7
 8007fac:	08007fb5 	.word	0x08007fb5
 8007fb0:	0800804b 	.word	0x0800804b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d046      	beq.n	800804e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fc4:	e043      	b.n	800804e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007fce:	d140      	bne.n	8008052 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fd4:	e03d      	b.n	8008052 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	699b      	ldr	r3, [r3, #24]
 8007fda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fde:	d121      	bne.n	8008024 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	2b03      	cmp	r3, #3
 8007fe4:	d837      	bhi.n	8008056 <DMA_CheckFifoParam+0xda>
 8007fe6:	a201      	add	r2, pc, #4	; (adr r2, 8007fec <DMA_CheckFifoParam+0x70>)
 8007fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fec:	08007ffd 	.word	0x08007ffd
 8007ff0:	08008003 	.word	0x08008003
 8007ff4:	08007ffd 	.word	0x08007ffd
 8007ff8:	08008015 	.word	0x08008015
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	73fb      	strb	r3, [r7, #15]
      break;
 8008000:	e030      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008006:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800800a:	2b00      	cmp	r3, #0
 800800c:	d025      	beq.n	800805a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008012:	e022      	b.n	800805a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008018:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800801c:	d11f      	bne.n	800805e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008022:	e01c      	b.n	800805e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	2b02      	cmp	r3, #2
 8008028:	d903      	bls.n	8008032 <DMA_CheckFifoParam+0xb6>
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	2b03      	cmp	r3, #3
 800802e:	d003      	beq.n	8008038 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008030:	e018      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	73fb      	strb	r3, [r7, #15]
      break;
 8008036:	e015      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800803c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00e      	beq.n	8008062 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	73fb      	strb	r3, [r7, #15]
      break;
 8008048:	e00b      	b.n	8008062 <DMA_CheckFifoParam+0xe6>
      break;
 800804a:	bf00      	nop
 800804c:	e00a      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
      break;
 800804e:	bf00      	nop
 8008050:	e008      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
      break;
 8008052:	bf00      	nop
 8008054:	e006      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
      break;
 8008056:	bf00      	nop
 8008058:	e004      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
      break;
 800805a:	bf00      	nop
 800805c:	e002      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
      break;   
 800805e:	bf00      	nop
 8008060:	e000      	b.n	8008064 <DMA_CheckFifoParam+0xe8>
      break;
 8008062:	bf00      	nop
    }
  } 
  
  return status; 
 8008064:	7bfb      	ldrb	r3, [r7, #15]
}
 8008066:	4618      	mov	r0, r3
 8008068:	3714      	adds	r7, #20
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop

08008074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008074:	b480      	push	{r7}
 8008076:	b089      	sub	sp, #36	; 0x24
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800807e:	2300      	movs	r3, #0
 8008080:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008082:	2300      	movs	r3, #0
 8008084:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008086:	2300      	movs	r3, #0
 8008088:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800808a:	2300      	movs	r3, #0
 800808c:	61fb      	str	r3, [r7, #28]
 800808e:	e16b      	b.n	8008368 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008090:	2201      	movs	r2, #1
 8008092:	69fb      	ldr	r3, [r7, #28]
 8008094:	fa02 f303 	lsl.w	r3, r2, r3
 8008098:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	697a      	ldr	r2, [r7, #20]
 80080a0:	4013      	ands	r3, r2
 80080a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80080a4:	693a      	ldr	r2, [r7, #16]
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	f040 815a 	bne.w	8008362 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	f003 0303 	and.w	r3, r3, #3
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d005      	beq.n	80080c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80080c2:	2b02      	cmp	r3, #2
 80080c4:	d130      	bne.n	8008128 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	005b      	lsls	r3, r3, #1
 80080d0:	2203      	movs	r2, #3
 80080d2:	fa02 f303 	lsl.w	r3, r2, r3
 80080d6:	43db      	mvns	r3, r3
 80080d8:	69ba      	ldr	r2, [r7, #24]
 80080da:	4013      	ands	r3, r2
 80080dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	68da      	ldr	r2, [r3, #12]
 80080e2:	69fb      	ldr	r3, [r7, #28]
 80080e4:	005b      	lsls	r3, r3, #1
 80080e6:	fa02 f303 	lsl.w	r3, r2, r3
 80080ea:	69ba      	ldr	r2, [r7, #24]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	69ba      	ldr	r2, [r7, #24]
 80080f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80080fc:	2201      	movs	r2, #1
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	fa02 f303 	lsl.w	r3, r2, r3
 8008104:	43db      	mvns	r3, r3
 8008106:	69ba      	ldr	r2, [r7, #24]
 8008108:	4013      	ands	r3, r2
 800810a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	091b      	lsrs	r3, r3, #4
 8008112:	f003 0201 	and.w	r2, r3, #1
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	fa02 f303 	lsl.w	r3, r2, r3
 800811c:	69ba      	ldr	r2, [r7, #24]
 800811e:	4313      	orrs	r3, r2
 8008120:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	69ba      	ldr	r2, [r7, #24]
 8008126:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f003 0303 	and.w	r3, r3, #3
 8008130:	2b03      	cmp	r3, #3
 8008132:	d017      	beq.n	8008164 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	005b      	lsls	r3, r3, #1
 800813e:	2203      	movs	r2, #3
 8008140:	fa02 f303 	lsl.w	r3, r2, r3
 8008144:	43db      	mvns	r3, r3
 8008146:	69ba      	ldr	r2, [r7, #24]
 8008148:	4013      	ands	r3, r2
 800814a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	689a      	ldr	r2, [r3, #8]
 8008150:	69fb      	ldr	r3, [r7, #28]
 8008152:	005b      	lsls	r3, r3, #1
 8008154:	fa02 f303 	lsl.w	r3, r2, r3
 8008158:	69ba      	ldr	r2, [r7, #24]
 800815a:	4313      	orrs	r3, r2
 800815c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	69ba      	ldr	r2, [r7, #24]
 8008162:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	f003 0303 	and.w	r3, r3, #3
 800816c:	2b02      	cmp	r3, #2
 800816e:	d123      	bne.n	80081b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	08da      	lsrs	r2, r3, #3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	3208      	adds	r2, #8
 8008178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800817c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	f003 0307 	and.w	r3, r3, #7
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	220f      	movs	r2, #15
 8008188:	fa02 f303 	lsl.w	r3, r2, r3
 800818c:	43db      	mvns	r3, r3
 800818e:	69ba      	ldr	r2, [r7, #24]
 8008190:	4013      	ands	r3, r2
 8008192:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	691a      	ldr	r2, [r3, #16]
 8008198:	69fb      	ldr	r3, [r7, #28]
 800819a:	f003 0307 	and.w	r3, r3, #7
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	fa02 f303 	lsl.w	r3, r2, r3
 80081a4:	69ba      	ldr	r2, [r7, #24]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	08da      	lsrs	r2, r3, #3
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	3208      	adds	r2, #8
 80081b2:	69b9      	ldr	r1, [r7, #24]
 80081b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	005b      	lsls	r3, r3, #1
 80081c2:	2203      	movs	r2, #3
 80081c4:	fa02 f303 	lsl.w	r3, r2, r3
 80081c8:	43db      	mvns	r3, r3
 80081ca:	69ba      	ldr	r2, [r7, #24]
 80081cc:	4013      	ands	r3, r2
 80081ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	f003 0203 	and.w	r2, r3, #3
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	005b      	lsls	r3, r3, #1
 80081dc:	fa02 f303 	lsl.w	r3, r2, r3
 80081e0:	69ba      	ldr	r2, [r7, #24]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	69ba      	ldr	r2, [r7, #24]
 80081ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f000 80b4 	beq.w	8008362 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80081fa:	2300      	movs	r3, #0
 80081fc:	60fb      	str	r3, [r7, #12]
 80081fe:	4b60      	ldr	r3, [pc, #384]	; (8008380 <HAL_GPIO_Init+0x30c>)
 8008200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008202:	4a5f      	ldr	r2, [pc, #380]	; (8008380 <HAL_GPIO_Init+0x30c>)
 8008204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008208:	6453      	str	r3, [r2, #68]	; 0x44
 800820a:	4b5d      	ldr	r3, [pc, #372]	; (8008380 <HAL_GPIO_Init+0x30c>)
 800820c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800820e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008212:	60fb      	str	r3, [r7, #12]
 8008214:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008216:	4a5b      	ldr	r2, [pc, #364]	; (8008384 <HAL_GPIO_Init+0x310>)
 8008218:	69fb      	ldr	r3, [r7, #28]
 800821a:	089b      	lsrs	r3, r3, #2
 800821c:	3302      	adds	r3, #2
 800821e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008222:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	f003 0303 	and.w	r3, r3, #3
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	220f      	movs	r2, #15
 800822e:	fa02 f303 	lsl.w	r3, r2, r3
 8008232:	43db      	mvns	r3, r3
 8008234:	69ba      	ldr	r2, [r7, #24]
 8008236:	4013      	ands	r3, r2
 8008238:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4a52      	ldr	r2, [pc, #328]	; (8008388 <HAL_GPIO_Init+0x314>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d02b      	beq.n	800829a <HAL_GPIO_Init+0x226>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4a51      	ldr	r2, [pc, #324]	; (800838c <HAL_GPIO_Init+0x318>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d025      	beq.n	8008296 <HAL_GPIO_Init+0x222>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a50      	ldr	r2, [pc, #320]	; (8008390 <HAL_GPIO_Init+0x31c>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d01f      	beq.n	8008292 <HAL_GPIO_Init+0x21e>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a4f      	ldr	r2, [pc, #316]	; (8008394 <HAL_GPIO_Init+0x320>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d019      	beq.n	800828e <HAL_GPIO_Init+0x21a>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a4e      	ldr	r2, [pc, #312]	; (8008398 <HAL_GPIO_Init+0x324>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d013      	beq.n	800828a <HAL_GPIO_Init+0x216>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a4d      	ldr	r2, [pc, #308]	; (800839c <HAL_GPIO_Init+0x328>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d00d      	beq.n	8008286 <HAL_GPIO_Init+0x212>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a4c      	ldr	r2, [pc, #304]	; (80083a0 <HAL_GPIO_Init+0x32c>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d007      	beq.n	8008282 <HAL_GPIO_Init+0x20e>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a4b      	ldr	r2, [pc, #300]	; (80083a4 <HAL_GPIO_Init+0x330>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d101      	bne.n	800827e <HAL_GPIO_Init+0x20a>
 800827a:	2307      	movs	r3, #7
 800827c:	e00e      	b.n	800829c <HAL_GPIO_Init+0x228>
 800827e:	2308      	movs	r3, #8
 8008280:	e00c      	b.n	800829c <HAL_GPIO_Init+0x228>
 8008282:	2306      	movs	r3, #6
 8008284:	e00a      	b.n	800829c <HAL_GPIO_Init+0x228>
 8008286:	2305      	movs	r3, #5
 8008288:	e008      	b.n	800829c <HAL_GPIO_Init+0x228>
 800828a:	2304      	movs	r3, #4
 800828c:	e006      	b.n	800829c <HAL_GPIO_Init+0x228>
 800828e:	2303      	movs	r3, #3
 8008290:	e004      	b.n	800829c <HAL_GPIO_Init+0x228>
 8008292:	2302      	movs	r3, #2
 8008294:	e002      	b.n	800829c <HAL_GPIO_Init+0x228>
 8008296:	2301      	movs	r3, #1
 8008298:	e000      	b.n	800829c <HAL_GPIO_Init+0x228>
 800829a:	2300      	movs	r3, #0
 800829c:	69fa      	ldr	r2, [r7, #28]
 800829e:	f002 0203 	and.w	r2, r2, #3
 80082a2:	0092      	lsls	r2, r2, #2
 80082a4:	4093      	lsls	r3, r2
 80082a6:	69ba      	ldr	r2, [r7, #24]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80082ac:	4935      	ldr	r1, [pc, #212]	; (8008384 <HAL_GPIO_Init+0x310>)
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	089b      	lsrs	r3, r3, #2
 80082b2:	3302      	adds	r3, #2
 80082b4:	69ba      	ldr	r2, [r7, #24]
 80082b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80082ba:	4b3b      	ldr	r3, [pc, #236]	; (80083a8 <HAL_GPIO_Init+0x334>)
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	43db      	mvns	r3, r3
 80082c4:	69ba      	ldr	r2, [r7, #24]
 80082c6:	4013      	ands	r3, r2
 80082c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80082d6:	69ba      	ldr	r2, [r7, #24]
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	4313      	orrs	r3, r2
 80082dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80082de:	4a32      	ldr	r2, [pc, #200]	; (80083a8 <HAL_GPIO_Init+0x334>)
 80082e0:	69bb      	ldr	r3, [r7, #24]
 80082e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80082e4:	4b30      	ldr	r3, [pc, #192]	; (80083a8 <HAL_GPIO_Init+0x334>)
 80082e6:	68db      	ldr	r3, [r3, #12]
 80082e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	43db      	mvns	r3, r3
 80082ee:	69ba      	ldr	r2, [r7, #24]
 80082f0:	4013      	ands	r3, r2
 80082f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d003      	beq.n	8008308 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008300:	69ba      	ldr	r2, [r7, #24]
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	4313      	orrs	r3, r2
 8008306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008308:	4a27      	ldr	r2, [pc, #156]	; (80083a8 <HAL_GPIO_Init+0x334>)
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800830e:	4b26      	ldr	r3, [pc, #152]	; (80083a8 <HAL_GPIO_Init+0x334>)
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	43db      	mvns	r3, r3
 8008318:	69ba      	ldr	r2, [r7, #24]
 800831a:	4013      	ands	r3, r2
 800831c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008326:	2b00      	cmp	r3, #0
 8008328:	d003      	beq.n	8008332 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800832a:	69ba      	ldr	r2, [r7, #24]
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	4313      	orrs	r3, r2
 8008330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008332:	4a1d      	ldr	r2, [pc, #116]	; (80083a8 <HAL_GPIO_Init+0x334>)
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008338:	4b1b      	ldr	r3, [pc, #108]	; (80083a8 <HAL_GPIO_Init+0x334>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	43db      	mvns	r3, r3
 8008342:	69ba      	ldr	r2, [r7, #24]
 8008344:	4013      	ands	r3, r2
 8008346:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008350:	2b00      	cmp	r3, #0
 8008352:	d003      	beq.n	800835c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	4313      	orrs	r3, r2
 800835a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800835c:	4a12      	ldr	r2, [pc, #72]	; (80083a8 <HAL_GPIO_Init+0x334>)
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008362:	69fb      	ldr	r3, [r7, #28]
 8008364:	3301      	adds	r3, #1
 8008366:	61fb      	str	r3, [r7, #28]
 8008368:	69fb      	ldr	r3, [r7, #28]
 800836a:	2b0f      	cmp	r3, #15
 800836c:	f67f ae90 	bls.w	8008090 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008370:	bf00      	nop
 8008372:	bf00      	nop
 8008374:	3724      	adds	r7, #36	; 0x24
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	40023800 	.word	0x40023800
 8008384:	40013800 	.word	0x40013800
 8008388:	40020000 	.word	0x40020000
 800838c:	40020400 	.word	0x40020400
 8008390:	40020800 	.word	0x40020800
 8008394:	40020c00 	.word	0x40020c00
 8008398:	40021000 	.word	0x40021000
 800839c:	40021400 	.word	0x40021400
 80083a0:	40021800 	.word	0x40021800
 80083a4:	40021c00 	.word	0x40021c00
 80083a8:	40013c00 	.word	0x40013c00

080083ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	460b      	mov	r3, r1
 80083b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	691a      	ldr	r2, [r3, #16]
 80083bc:	887b      	ldrh	r3, [r7, #2]
 80083be:	4013      	ands	r3, r2
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d002      	beq.n	80083ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80083c4:	2301      	movs	r3, #1
 80083c6:	73fb      	strb	r3, [r7, #15]
 80083c8:	e001      	b.n	80083ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80083ca:	2300      	movs	r3, #0
 80083cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80083ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3714      	adds	r7, #20
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	460b      	mov	r3, r1
 80083e6:	807b      	strh	r3, [r7, #2]
 80083e8:	4613      	mov	r3, r2
 80083ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80083ec:	787b      	ldrb	r3, [r7, #1]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d003      	beq.n	80083fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80083f2:	887a      	ldrh	r2, [r7, #2]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80083f8:	e003      	b.n	8008402 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80083fa:	887b      	ldrh	r3, [r7, #2]
 80083fc:	041a      	lsls	r2, r3, #16
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	619a      	str	r2, [r3, #24]
}
 8008402:	bf00      	nop
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800840e:	b480      	push	{r7}
 8008410:	b085      	sub	sp, #20
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
 8008416:	460b      	mov	r3, r1
 8008418:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	695b      	ldr	r3, [r3, #20]
 800841e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008420:	887a      	ldrh	r2, [r7, #2]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	4013      	ands	r3, r2
 8008426:	041a      	lsls	r2, r3, #16
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	43d9      	mvns	r1, r3
 800842c:	887b      	ldrh	r3, [r7, #2]
 800842e:	400b      	ands	r3, r1
 8008430:	431a      	orrs	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	619a      	str	r2, [r3, #24]
}
 8008436:	bf00      	nop
 8008438:	3714      	adds	r7, #20
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr
	...

08008444 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	4603      	mov	r3, r0
 800844c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800844e:	4b08      	ldr	r3, [pc, #32]	; (8008470 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008450:	695a      	ldr	r2, [r3, #20]
 8008452:	88fb      	ldrh	r3, [r7, #6]
 8008454:	4013      	ands	r3, r2
 8008456:	2b00      	cmp	r3, #0
 8008458:	d006      	beq.n	8008468 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800845a:	4a05      	ldr	r2, [pc, #20]	; (8008470 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800845c:	88fb      	ldrh	r3, [r7, #6]
 800845e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008460:	88fb      	ldrh	r3, [r7, #6]
 8008462:	4618      	mov	r0, r3
 8008464:	f7f9 fa36 	bl	80018d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8008468:	bf00      	nop
 800846a:	3708      	adds	r7, #8
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	40013c00 	.word	0x40013c00

08008474 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e12b      	b.n	80086de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d106      	bne.n	80084a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f7f9 fae4 	bl	8001a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2224      	movs	r2, #36	; 0x24
 80084a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f022 0201 	bic.w	r2, r2, #1
 80084b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80084d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80084d8:	f002 fe30 	bl	800b13c <HAL_RCC_GetPCLK1Freq>
 80084dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	4a81      	ldr	r2, [pc, #516]	; (80086e8 <HAL_I2C_Init+0x274>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d807      	bhi.n	80084f8 <HAL_I2C_Init+0x84>
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	4a80      	ldr	r2, [pc, #512]	; (80086ec <HAL_I2C_Init+0x278>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	bf94      	ite	ls
 80084f0:	2301      	movls	r3, #1
 80084f2:	2300      	movhi	r3, #0
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	e006      	b.n	8008506 <HAL_I2C_Init+0x92>
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	4a7d      	ldr	r2, [pc, #500]	; (80086f0 <HAL_I2C_Init+0x27c>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	bf94      	ite	ls
 8008500:	2301      	movls	r3, #1
 8008502:	2300      	movhi	r3, #0
 8008504:	b2db      	uxtb	r3, r3
 8008506:	2b00      	cmp	r3, #0
 8008508:	d001      	beq.n	800850e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	e0e7      	b.n	80086de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	4a78      	ldr	r2, [pc, #480]	; (80086f4 <HAL_I2C_Init+0x280>)
 8008512:	fba2 2303 	umull	r2, r3, r2, r3
 8008516:	0c9b      	lsrs	r3, r3, #18
 8008518:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	68ba      	ldr	r2, [r7, #8]
 800852a:	430a      	orrs	r2, r1
 800852c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	6a1b      	ldr	r3, [r3, #32]
 8008534:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	4a6a      	ldr	r2, [pc, #424]	; (80086e8 <HAL_I2C_Init+0x274>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d802      	bhi.n	8008548 <HAL_I2C_Init+0xd4>
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	3301      	adds	r3, #1
 8008546:	e009      	b.n	800855c <HAL_I2C_Init+0xe8>
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800854e:	fb02 f303 	mul.w	r3, r2, r3
 8008552:	4a69      	ldr	r2, [pc, #420]	; (80086f8 <HAL_I2C_Init+0x284>)
 8008554:	fba2 2303 	umull	r2, r3, r2, r3
 8008558:	099b      	lsrs	r3, r3, #6
 800855a:	3301      	adds	r3, #1
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	6812      	ldr	r2, [r2, #0]
 8008560:	430b      	orrs	r3, r1
 8008562:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	69db      	ldr	r3, [r3, #28]
 800856a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800856e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	495c      	ldr	r1, [pc, #368]	; (80086e8 <HAL_I2C_Init+0x274>)
 8008578:	428b      	cmp	r3, r1
 800857a:	d819      	bhi.n	80085b0 <HAL_I2C_Init+0x13c>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	1e59      	subs	r1, r3, #1
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	005b      	lsls	r3, r3, #1
 8008586:	fbb1 f3f3 	udiv	r3, r1, r3
 800858a:	1c59      	adds	r1, r3, #1
 800858c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008590:	400b      	ands	r3, r1
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00a      	beq.n	80085ac <HAL_I2C_Init+0x138>
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	1e59      	subs	r1, r3, #1
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	005b      	lsls	r3, r3, #1
 80085a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80085a4:	3301      	adds	r3, #1
 80085a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085aa:	e051      	b.n	8008650 <HAL_I2C_Init+0x1dc>
 80085ac:	2304      	movs	r3, #4
 80085ae:	e04f      	b.n	8008650 <HAL_I2C_Init+0x1dc>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d111      	bne.n	80085dc <HAL_I2C_Init+0x168>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	1e58      	subs	r0, r3, #1
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6859      	ldr	r1, [r3, #4]
 80085c0:	460b      	mov	r3, r1
 80085c2:	005b      	lsls	r3, r3, #1
 80085c4:	440b      	add	r3, r1
 80085c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80085ca:	3301      	adds	r3, #1
 80085cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	bf0c      	ite	eq
 80085d4:	2301      	moveq	r3, #1
 80085d6:	2300      	movne	r3, #0
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	e012      	b.n	8008602 <HAL_I2C_Init+0x18e>
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	1e58      	subs	r0, r3, #1
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6859      	ldr	r1, [r3, #4]
 80085e4:	460b      	mov	r3, r1
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	440b      	add	r3, r1
 80085ea:	0099      	lsls	r1, r3, #2
 80085ec:	440b      	add	r3, r1
 80085ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80085f2:	3301      	adds	r3, #1
 80085f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	bf0c      	ite	eq
 80085fc:	2301      	moveq	r3, #1
 80085fe:	2300      	movne	r3, #0
 8008600:	b2db      	uxtb	r3, r3
 8008602:	2b00      	cmp	r3, #0
 8008604:	d001      	beq.n	800860a <HAL_I2C_Init+0x196>
 8008606:	2301      	movs	r3, #1
 8008608:	e022      	b.n	8008650 <HAL_I2C_Init+0x1dc>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d10e      	bne.n	8008630 <HAL_I2C_Init+0x1bc>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	1e58      	subs	r0, r3, #1
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6859      	ldr	r1, [r3, #4]
 800861a:	460b      	mov	r3, r1
 800861c:	005b      	lsls	r3, r3, #1
 800861e:	440b      	add	r3, r1
 8008620:	fbb0 f3f3 	udiv	r3, r0, r3
 8008624:	3301      	adds	r3, #1
 8008626:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800862a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800862e:	e00f      	b.n	8008650 <HAL_I2C_Init+0x1dc>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	1e58      	subs	r0, r3, #1
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6859      	ldr	r1, [r3, #4]
 8008638:	460b      	mov	r3, r1
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	440b      	add	r3, r1
 800863e:	0099      	lsls	r1, r3, #2
 8008640:	440b      	add	r3, r1
 8008642:	fbb0 f3f3 	udiv	r3, r0, r3
 8008646:	3301      	adds	r3, #1
 8008648:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800864c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008650:	6879      	ldr	r1, [r7, #4]
 8008652:	6809      	ldr	r1, [r1, #0]
 8008654:	4313      	orrs	r3, r2
 8008656:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	69da      	ldr	r2, [r3, #28]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a1b      	ldr	r3, [r3, #32]
 800866a:	431a      	orrs	r2, r3
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	430a      	orrs	r2, r1
 8008672:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800867e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	6911      	ldr	r1, [r2, #16]
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	68d2      	ldr	r2, [r2, #12]
 800868a:	4311      	orrs	r1, r2
 800868c:	687a      	ldr	r2, [r7, #4]
 800868e:	6812      	ldr	r2, [r2, #0]
 8008690:	430b      	orrs	r3, r1
 8008692:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	695a      	ldr	r2, [r3, #20]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	699b      	ldr	r3, [r3, #24]
 80086a6:	431a      	orrs	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	430a      	orrs	r2, r1
 80086ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	681a      	ldr	r2, [r3, #0]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f042 0201 	orr.w	r2, r2, #1
 80086be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2200      	movs	r2, #0
 80086c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2220      	movs	r2, #32
 80086ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2200      	movs	r2, #0
 80086d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80086dc:	2300      	movs	r3, #0
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3710      	adds	r7, #16
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
 80086e6:	bf00      	nop
 80086e8:	000186a0 	.word	0x000186a0
 80086ec:	001e847f 	.word	0x001e847f
 80086f0:	003d08ff 	.word	0x003d08ff
 80086f4:	431bde83 	.word	0x431bde83
 80086f8:	10624dd3 	.word	0x10624dd3

080086fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b088      	sub	sp, #32
 8008700:	af02      	add	r7, sp, #8
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	4608      	mov	r0, r1
 8008706:	4611      	mov	r1, r2
 8008708:	461a      	mov	r2, r3
 800870a:	4603      	mov	r3, r0
 800870c:	817b      	strh	r3, [r7, #10]
 800870e:	460b      	mov	r3, r1
 8008710:	813b      	strh	r3, [r7, #8]
 8008712:	4613      	mov	r3, r2
 8008714:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008716:	f7fe fbd3 	bl	8006ec0 <HAL_GetTick>
 800871a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008722:	b2db      	uxtb	r3, r3
 8008724:	2b20      	cmp	r3, #32
 8008726:	f040 80d9 	bne.w	80088dc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	9300      	str	r3, [sp, #0]
 800872e:	2319      	movs	r3, #25
 8008730:	2201      	movs	r2, #1
 8008732:	496d      	ldr	r1, [pc, #436]	; (80088e8 <HAL_I2C_Mem_Write+0x1ec>)
 8008734:	68f8      	ldr	r0, [r7, #12]
 8008736:	f001 febd 	bl	800a4b4 <I2C_WaitOnFlagUntilTimeout>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d001      	beq.n	8008744 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008740:	2302      	movs	r3, #2
 8008742:	e0cc      	b.n	80088de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800874a:	2b01      	cmp	r3, #1
 800874c:	d101      	bne.n	8008752 <HAL_I2C_Mem_Write+0x56>
 800874e:	2302      	movs	r3, #2
 8008750:	e0c5      	b.n	80088de <HAL_I2C_Mem_Write+0x1e2>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2201      	movs	r2, #1
 8008756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f003 0301 	and.w	r3, r3, #1
 8008764:	2b01      	cmp	r3, #1
 8008766:	d007      	beq.n	8008778 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f042 0201 	orr.w	r2, r2, #1
 8008776:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008786:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2221      	movs	r2, #33	; 0x21
 800878c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2240      	movs	r2, #64	; 0x40
 8008794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2200      	movs	r2, #0
 800879c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6a3a      	ldr	r2, [r7, #32]
 80087a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80087a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087ae:	b29a      	uxth	r2, r3
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4a4d      	ldr	r2, [pc, #308]	; (80088ec <HAL_I2C_Mem_Write+0x1f0>)
 80087b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80087ba:	88f8      	ldrh	r0, [r7, #6]
 80087bc:	893a      	ldrh	r2, [r7, #8]
 80087be:	8979      	ldrh	r1, [r7, #10]
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	9301      	str	r3, [sp, #4]
 80087c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c6:	9300      	str	r3, [sp, #0]
 80087c8:	4603      	mov	r3, r0
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f001 fd34 	bl	800a238 <I2C_RequestMemoryWrite>
 80087d0:	4603      	mov	r3, r0
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d052      	beq.n	800887c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80087d6:	2301      	movs	r3, #1
 80087d8:	e081      	b.n	80088de <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80087da:	697a      	ldr	r2, [r7, #20]
 80087dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087de:	68f8      	ldr	r0, [r7, #12]
 80087e0:	f001 ff3e 	bl	800a660 <I2C_WaitOnTXEFlagUntilTimeout>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00d      	beq.n	8008806 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ee:	2b04      	cmp	r3, #4
 80087f0:	d107      	bne.n	8008802 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008800:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e06b      	b.n	80088de <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880a:	781a      	ldrb	r2, [r3, #0]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008816:	1c5a      	adds	r2, r3, #1
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008820:	3b01      	subs	r3, #1
 8008822:	b29a      	uxth	r2, r3
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800882c:	b29b      	uxth	r3, r3
 800882e:	3b01      	subs	r3, #1
 8008830:	b29a      	uxth	r2, r3
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	695b      	ldr	r3, [r3, #20]
 800883c:	f003 0304 	and.w	r3, r3, #4
 8008840:	2b04      	cmp	r3, #4
 8008842:	d11b      	bne.n	800887c <HAL_I2C_Mem_Write+0x180>
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008848:	2b00      	cmp	r3, #0
 800884a:	d017      	beq.n	800887c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008850:	781a      	ldrb	r2, [r3, #0]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800885c:	1c5a      	adds	r2, r3, #1
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008866:	3b01      	subs	r3, #1
 8008868:	b29a      	uxth	r2, r3
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008872:	b29b      	uxth	r3, r3
 8008874:	3b01      	subs	r3, #1
 8008876:	b29a      	uxth	r2, r3
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1aa      	bne.n	80087da <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008884:	697a      	ldr	r2, [r7, #20]
 8008886:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008888:	68f8      	ldr	r0, [r7, #12]
 800888a:	f001 ff2a 	bl	800a6e2 <I2C_WaitOnBTFFlagUntilTimeout>
 800888e:	4603      	mov	r3, r0
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00d      	beq.n	80088b0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008898:	2b04      	cmp	r3, #4
 800889a:	d107      	bne.n	80088ac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088aa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	e016      	b.n	80088de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2220      	movs	r2, #32
 80088c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80088d8:	2300      	movs	r3, #0
 80088da:	e000      	b.n	80088de <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80088dc:	2302      	movs	r3, #2
  }
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	00100002 	.word	0x00100002
 80088ec:	ffff0000 	.word	0xffff0000

080088f0 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b087      	sub	sp, #28
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	4608      	mov	r0, r1
 80088fa:	4611      	mov	r1, r2
 80088fc:	461a      	mov	r2, r3
 80088fe:	4603      	mov	r3, r0
 8008900:	817b      	strh	r3, [r7, #10]
 8008902:	460b      	mov	r3, r1
 8008904:	813b      	strh	r3, [r7, #8]
 8008906:	4613      	mov	r3, r2
 8008908:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800890a:	2300      	movs	r3, #0
 800890c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b20      	cmp	r3, #32
 8008918:	f040 809a 	bne.w	8008a50 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800891c:	4b50      	ldr	r3, [pc, #320]	; (8008a60 <HAL_I2C_Mem_Read_IT+0x170>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	08db      	lsrs	r3, r3, #3
 8008922:	4a50      	ldr	r2, [pc, #320]	; (8008a64 <HAL_I2C_Mem_Read_IT+0x174>)
 8008924:	fba2 2303 	umull	r2, r3, r2, r3
 8008928:	0a1a      	lsrs	r2, r3, #8
 800892a:	4613      	mov	r3, r2
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	4413      	add	r3, r2
 8008930:	009a      	lsls	r2, r3, #2
 8008932:	4413      	add	r3, r2
 8008934:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	3b01      	subs	r3, #1
 800893a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d116      	bne.n	8008970 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2200      	movs	r2, #0
 8008946:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2220      	movs	r2, #32
 800894c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2200      	movs	r2, #0
 8008954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895c:	f043 0220 	orr.w	r2, r3, #32
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	e070      	b.n	8008a52 <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	699b      	ldr	r3, [r3, #24]
 8008976:	f003 0302 	and.w	r3, r3, #2
 800897a:	2b02      	cmp	r3, #2
 800897c:	d0db      	beq.n	8008936 <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008984:	2b01      	cmp	r3, #1
 8008986:	d101      	bne.n	800898c <HAL_I2C_Mem_Read_IT+0x9c>
 8008988:	2302      	movs	r3, #2
 800898a:	e062      	b.n	8008a52 <HAL_I2C_Mem_Read_IT+0x162>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f003 0301 	and.w	r3, r3, #1
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d007      	beq.n	80089b2 <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f042 0201 	orr.w	r2, r2, #1
 80089b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80089c0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2222      	movs	r2, #34	; 0x22
 80089c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2240      	movs	r2, #64	; 0x40
 80089ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2200      	movs	r2, #0
 80089d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	6a3a      	ldr	r2, [r7, #32]
 80089dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80089e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089e8:	b29a      	uxth	r2, r3
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	4a1d      	ldr	r2, [pc, #116]	; (8008a68 <HAL_I2C_Mem_Read_IT+0x178>)
 80089f2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80089f4:	897a      	ldrh	r2, [r7, #10]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80089fa:	893a      	ldrh	r2, [r7, #8]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8008a00:	88fa      	ldrh	r2, [r7, #6]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a1a:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	681a      	ldr	r2, [r3, #0]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a2a:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d007      	beq.n	8008a4c <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	685a      	ldr	r2, [r3, #4]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8008a4a:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	e000      	b.n	8008a52 <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 8008a50:	2302      	movs	r3, #2
  }
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	371c      	adds	r7, #28
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
 8008a5e:	bf00      	nop
 8008a60:	20000008 	.word	0x20000008
 8008a64:	14f8b589 	.word	0x14f8b589
 8008a68:	ffff0000 	.word	0xffff0000

08008a6c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b088      	sub	sp, #32
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8008a74:	2300      	movs	r3, #0
 8008a76:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a84:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a8c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a94:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008a96:	7bfb      	ldrb	r3, [r7, #15]
 8008a98:	2b10      	cmp	r3, #16
 8008a9a:	d003      	beq.n	8008aa4 <HAL_I2C_EV_IRQHandler+0x38>
 8008a9c:	7bfb      	ldrb	r3, [r7, #15]
 8008a9e:	2b40      	cmp	r3, #64	; 0x40
 8008aa0:	f040 80c1 	bne.w	8008c26 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	699b      	ldr	r3, [r3, #24]
 8008aaa:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	695b      	ldr	r3, [r3, #20]
 8008ab2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8008ab4:	69fb      	ldr	r3, [r7, #28]
 8008ab6:	f003 0301 	and.w	r3, r3, #1
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d10d      	bne.n	8008ada <HAL_I2C_EV_IRQHandler+0x6e>
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008ac4:	d003      	beq.n	8008ace <HAL_I2C_EV_IRQHandler+0x62>
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008acc:	d101      	bne.n	8008ad2 <HAL_I2C_EV_IRQHandler+0x66>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e000      	b.n	8008ad4 <HAL_I2C_EV_IRQHandler+0x68>
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	f000 8132 	beq.w	8008d3e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008ada:	69fb      	ldr	r3, [r7, #28]
 8008adc:	f003 0301 	and.w	r3, r3, #1
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00c      	beq.n	8008afe <HAL_I2C_EV_IRQHandler+0x92>
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	0a5b      	lsrs	r3, r3, #9
 8008ae8:	f003 0301 	and.w	r3, r3, #1
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d006      	beq.n	8008afe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f001 fe98 	bl	800a826 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fd83 	bl	8009602 <I2C_Master_SB>
 8008afc:	e092      	b.n	8008c24 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	08db      	lsrs	r3, r3, #3
 8008b02:	f003 0301 	and.w	r3, r3, #1
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d009      	beq.n	8008b1e <HAL_I2C_EV_IRQHandler+0xb2>
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	0a5b      	lsrs	r3, r3, #9
 8008b0e:	f003 0301 	and.w	r3, r3, #1
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d003      	beq.n	8008b1e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fdf9 	bl	800970e <I2C_Master_ADD10>
 8008b1c:	e082      	b.n	8008c24 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	085b      	lsrs	r3, r3, #1
 8008b22:	f003 0301 	and.w	r3, r3, #1
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d009      	beq.n	8008b3e <HAL_I2C_EV_IRQHandler+0xd2>
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	0a5b      	lsrs	r3, r3, #9
 8008b2e:	f003 0301 	and.w	r3, r3, #1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d003      	beq.n	8008b3e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 fe13 	bl	8009762 <I2C_Master_ADDR>
 8008b3c:	e072      	b.n	8008c24 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8008b3e:	69bb      	ldr	r3, [r7, #24]
 8008b40:	089b      	lsrs	r3, r3, #2
 8008b42:	f003 0301 	and.w	r3, r3, #1
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d03b      	beq.n	8008bc2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b58:	f000 80f3 	beq.w	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	09db      	lsrs	r3, r3, #7
 8008b60:	f003 0301 	and.w	r3, r3, #1
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d00f      	beq.n	8008b88 <HAL_I2C_EV_IRQHandler+0x11c>
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	0a9b      	lsrs	r3, r3, #10
 8008b6c:	f003 0301 	and.w	r3, r3, #1
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d009      	beq.n	8008b88 <HAL_I2C_EV_IRQHandler+0x11c>
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	089b      	lsrs	r3, r3, #2
 8008b78:	f003 0301 	and.w	r3, r3, #1
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d103      	bne.n	8008b88 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 f9f3 	bl	8008f6c <I2C_MasterTransmit_TXE>
 8008b86:	e04d      	b.n	8008c24 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	089b      	lsrs	r3, r3, #2
 8008b8c:	f003 0301 	and.w	r3, r3, #1
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f000 80d6 	beq.w	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	0a5b      	lsrs	r3, r3, #9
 8008b9a:	f003 0301 	and.w	r3, r3, #1
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	f000 80cf 	beq.w	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008ba4:	7bbb      	ldrb	r3, [r7, #14]
 8008ba6:	2b21      	cmp	r3, #33	; 0x21
 8008ba8:	d103      	bne.n	8008bb2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f000 fa7a 	bl	80090a4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008bb0:	e0c7      	b.n	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8008bb2:	7bfb      	ldrb	r3, [r7, #15]
 8008bb4:	2b40      	cmp	r3, #64	; 0x40
 8008bb6:	f040 80c4 	bne.w	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 fae8 	bl	8009190 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008bc0:	e0bf      	b.n	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008bcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bd0:	f000 80b7 	beq.w	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	099b      	lsrs	r3, r3, #6
 8008bd8:	f003 0301 	and.w	r3, r3, #1
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d00f      	beq.n	8008c00 <HAL_I2C_EV_IRQHandler+0x194>
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	0a9b      	lsrs	r3, r3, #10
 8008be4:	f003 0301 	and.w	r3, r3, #1
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d009      	beq.n	8008c00 <HAL_I2C_EV_IRQHandler+0x194>
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	089b      	lsrs	r3, r3, #2
 8008bf0:	f003 0301 	and.w	r3, r3, #1
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d103      	bne.n	8008c00 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 fb5d 	bl	80092b8 <I2C_MasterReceive_RXNE>
 8008bfe:	e011      	b.n	8008c24 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008c00:	69fb      	ldr	r3, [r7, #28]
 8008c02:	089b      	lsrs	r3, r3, #2
 8008c04:	f003 0301 	and.w	r3, r3, #1
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	f000 809a 	beq.w	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	0a5b      	lsrs	r3, r3, #9
 8008c12:	f003 0301 	and.w	r3, r3, #1
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	f000 8093 	beq.w	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f000 fc06 	bl	800942e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008c22:	e08e      	b.n	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
 8008c24:	e08d      	b.n	8008d42 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d004      	beq.n	8008c38 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	695b      	ldr	r3, [r3, #20]
 8008c34:	61fb      	str	r3, [r7, #28]
 8008c36:	e007      	b.n	8008c48 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	699b      	ldr	r3, [r3, #24]
 8008c3e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	695b      	ldr	r3, [r3, #20]
 8008c46:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008c48:	69fb      	ldr	r3, [r7, #28]
 8008c4a:	085b      	lsrs	r3, r3, #1
 8008c4c:	f003 0301 	and.w	r3, r3, #1
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d012      	beq.n	8008c7a <HAL_I2C_EV_IRQHandler+0x20e>
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	0a5b      	lsrs	r3, r3, #9
 8008c58:	f003 0301 	and.w	r3, r3, #1
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d00c      	beq.n	8008c7a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d003      	beq.n	8008c70 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	699b      	ldr	r3, [r3, #24]
 8008c6e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8008c70:	69b9      	ldr	r1, [r7, #24]
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 ffc4 	bl	8009c00 <I2C_Slave_ADDR>
 8008c78:	e066      	b.n	8008d48 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	091b      	lsrs	r3, r3, #4
 8008c7e:	f003 0301 	and.w	r3, r3, #1
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d009      	beq.n	8008c9a <HAL_I2C_EV_IRQHandler+0x22e>
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	0a5b      	lsrs	r3, r3, #9
 8008c8a:	f003 0301 	and.w	r3, r3, #1
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d003      	beq.n	8008c9a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fffe 	bl	8009c94 <I2C_Slave_STOPF>
 8008c98:	e056      	b.n	8008d48 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008c9a:	7bbb      	ldrb	r3, [r7, #14]
 8008c9c:	2b21      	cmp	r3, #33	; 0x21
 8008c9e:	d002      	beq.n	8008ca6 <HAL_I2C_EV_IRQHandler+0x23a>
 8008ca0:	7bbb      	ldrb	r3, [r7, #14]
 8008ca2:	2b29      	cmp	r3, #41	; 0x29
 8008ca4:	d125      	bne.n	8008cf2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	09db      	lsrs	r3, r3, #7
 8008caa:	f003 0301 	and.w	r3, r3, #1
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00f      	beq.n	8008cd2 <HAL_I2C_EV_IRQHandler+0x266>
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	0a9b      	lsrs	r3, r3, #10
 8008cb6:	f003 0301 	and.w	r3, r3, #1
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d009      	beq.n	8008cd2 <HAL_I2C_EV_IRQHandler+0x266>
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	089b      	lsrs	r3, r3, #2
 8008cc2:	f003 0301 	and.w	r3, r3, #1
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d103      	bne.n	8008cd2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 feda 	bl	8009a84 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008cd0:	e039      	b.n	8008d46 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008cd2:	69fb      	ldr	r3, [r7, #28]
 8008cd4:	089b      	lsrs	r3, r3, #2
 8008cd6:	f003 0301 	and.w	r3, r3, #1
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d033      	beq.n	8008d46 <HAL_I2C_EV_IRQHandler+0x2da>
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	0a5b      	lsrs	r3, r3, #9
 8008ce2:	f003 0301 	and.w	r3, r3, #1
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d02d      	beq.n	8008d46 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f000 ff07 	bl	8009afe <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008cf0:	e029      	b.n	8008d46 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008cf2:	69fb      	ldr	r3, [r7, #28]
 8008cf4:	099b      	lsrs	r3, r3, #6
 8008cf6:	f003 0301 	and.w	r3, r3, #1
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d00f      	beq.n	8008d1e <HAL_I2C_EV_IRQHandler+0x2b2>
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	0a9b      	lsrs	r3, r3, #10
 8008d02:	f003 0301 	and.w	r3, r3, #1
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d009      	beq.n	8008d1e <HAL_I2C_EV_IRQHandler+0x2b2>
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	089b      	lsrs	r3, r3, #2
 8008d0e:	f003 0301 	and.w	r3, r3, #1
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d103      	bne.n	8008d1e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f000 ff12 	bl	8009b40 <I2C_SlaveReceive_RXNE>
 8008d1c:	e014      	b.n	8008d48 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	089b      	lsrs	r3, r3, #2
 8008d22:	f003 0301 	and.w	r3, r3, #1
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d00e      	beq.n	8008d48 <HAL_I2C_EV_IRQHandler+0x2dc>
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	0a5b      	lsrs	r3, r3, #9
 8008d2e:	f003 0301 	and.w	r3, r3, #1
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d008      	beq.n	8008d48 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 ff40 	bl	8009bbc <I2C_SlaveReceive_BTF>
 8008d3c:	e004      	b.n	8008d48 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8008d3e:	bf00      	nop
 8008d40:	e002      	b.n	8008d48 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008d42:	bf00      	nop
 8008d44:	e000      	b.n	8008d48 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008d46:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8008d48:	3720      	adds	r7, #32
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b08a      	sub	sp, #40	; 0x28
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	695b      	ldr	r3, [r3, #20]
 8008d5c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8008d66:	2300      	movs	r3, #0
 8008d68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d70:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008d72:	6a3b      	ldr	r3, [r7, #32]
 8008d74:	0a1b      	lsrs	r3, r3, #8
 8008d76:	f003 0301 	and.w	r3, r3, #1
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d00e      	beq.n	8008d9c <HAL_I2C_ER_IRQHandler+0x4e>
 8008d7e:	69fb      	ldr	r3, [r7, #28]
 8008d80:	0a1b      	lsrs	r3, r3, #8
 8008d82:	f003 0301 	and.w	r3, r3, #1
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d008      	beq.n	8008d9c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d8c:	f043 0301 	orr.w	r3, r3, #1
 8008d90:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d9a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008d9c:	6a3b      	ldr	r3, [r7, #32]
 8008d9e:	0a5b      	lsrs	r3, r3, #9
 8008da0:	f003 0301 	and.w	r3, r3, #1
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d00e      	beq.n	8008dc6 <HAL_I2C_ER_IRQHandler+0x78>
 8008da8:	69fb      	ldr	r3, [r7, #28]
 8008daa:	0a1b      	lsrs	r3, r3, #8
 8008dac:	f003 0301 	and.w	r3, r3, #1
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d008      	beq.n	8008dc6 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	f043 0302 	orr.w	r3, r3, #2
 8008dba:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8008dc4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008dc6:	6a3b      	ldr	r3, [r7, #32]
 8008dc8:	0a9b      	lsrs	r3, r3, #10
 8008dca:	f003 0301 	and.w	r3, r3, #1
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d03f      	beq.n	8008e52 <HAL_I2C_ER_IRQHandler+0x104>
 8008dd2:	69fb      	ldr	r3, [r7, #28]
 8008dd4:	0a1b      	lsrs	r3, r3, #8
 8008dd6:	f003 0301 	and.w	r3, r3, #1
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d039      	beq.n	8008e52 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8008dde:	7efb      	ldrb	r3, [r7, #27]
 8008de0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008df0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008df6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008df8:	7ebb      	ldrb	r3, [r7, #26]
 8008dfa:	2b20      	cmp	r3, #32
 8008dfc:	d112      	bne.n	8008e24 <HAL_I2C_ER_IRQHandler+0xd6>
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d10f      	bne.n	8008e24 <HAL_I2C_ER_IRQHandler+0xd6>
 8008e04:	7cfb      	ldrb	r3, [r7, #19]
 8008e06:	2b21      	cmp	r3, #33	; 0x21
 8008e08:	d008      	beq.n	8008e1c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8008e0a:	7cfb      	ldrb	r3, [r7, #19]
 8008e0c:	2b29      	cmp	r3, #41	; 0x29
 8008e0e:	d005      	beq.n	8008e1c <HAL_I2C_ER_IRQHandler+0xce>
 8008e10:	7cfb      	ldrb	r3, [r7, #19]
 8008e12:	2b28      	cmp	r3, #40	; 0x28
 8008e14:	d106      	bne.n	8008e24 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2b21      	cmp	r3, #33	; 0x21
 8008e1a:	d103      	bne.n	8008e24 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f001 f869 	bl	8009ef4 <I2C_Slave_AF>
 8008e22:	e016      	b.n	8008e52 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e2c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8008e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e30:	f043 0304 	orr.w	r3, r3, #4
 8008e34:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008e36:	7efb      	ldrb	r3, [r7, #27]
 8008e38:	2b10      	cmp	r3, #16
 8008e3a:	d002      	beq.n	8008e42 <HAL_I2C_ER_IRQHandler+0xf4>
 8008e3c:	7efb      	ldrb	r3, [r7, #27]
 8008e3e:	2b40      	cmp	r3, #64	; 0x40
 8008e40:	d107      	bne.n	8008e52 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e50:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008e52:	6a3b      	ldr	r3, [r7, #32]
 8008e54:	0adb      	lsrs	r3, r3, #11
 8008e56:	f003 0301 	and.w	r3, r3, #1
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00e      	beq.n	8008e7c <HAL_I2C_ER_IRQHandler+0x12e>
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	0a1b      	lsrs	r3, r3, #8
 8008e62:	f003 0301 	and.w	r3, r3, #1
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d008      	beq.n	8008e7c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8008e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e6c:	f043 0308 	orr.w	r3, r3, #8
 8008e70:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8008e7a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d008      	beq.n	8008e94 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e88:	431a      	orrs	r2, r3
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f001 f8a0 	bl	8009fd4 <I2C_ITError>
  }
}
 8008e94:	bf00      	nop
 8008e96:	3728      	adds	r7, #40	; 0x28
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008ea4:	bf00      	nop
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b083      	sub	sp, #12
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008eb8:	bf00      	nop
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008ecc:	bf00      	nop
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008ee0:	bf00      	nop
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	70fb      	strb	r3, [r7, #3]
 8008ef8:	4613      	mov	r3, r2
 8008efa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008efc:	bf00      	nop
 8008efe:	370c      	adds	r7, #12
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b083      	sub	sp, #12
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8008f10:	bf00      	nop
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr

08008f1c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008f24:	bf00      	nop
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b083      	sub	sp, #12
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8008f38:	bf00      	nop
 8008f3a:	370c      	adds	r7, #12
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8008f4c:	bf00      	nop
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr

08008f58 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008f60:	bf00      	nop
 8008f62:	370c      	adds	r7, #12
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr

08008f6c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f7a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f82:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f88:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d150      	bne.n	8009034 <I2C_MasterTransmit_TXE+0xc8>
 8008f92:	7bfb      	ldrb	r3, [r7, #15]
 8008f94:	2b21      	cmp	r3, #33	; 0x21
 8008f96:	d14d      	bne.n	8009034 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	2b08      	cmp	r3, #8
 8008f9c:	d01d      	beq.n	8008fda <I2C_MasterTransmit_TXE+0x6e>
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	2b20      	cmp	r3, #32
 8008fa2:	d01a      	beq.n	8008fda <I2C_MasterTransmit_TXE+0x6e>
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008faa:	d016      	beq.n	8008fda <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	685a      	ldr	r2, [r3, #4]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008fba:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2211      	movs	r2, #17
 8008fc0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2220      	movs	r2, #32
 8008fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f7ff ff62 	bl	8008e9c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008fd8:	e060      	b.n	800909c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	685a      	ldr	r2, [r3, #4]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008fe8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ff8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2220      	movs	r2, #32
 8009004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800900e:	b2db      	uxtb	r3, r3
 8009010:	2b40      	cmp	r3, #64	; 0x40
 8009012:	d107      	bne.n	8009024 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f7ff ff7d 	bl	8008f1c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8009022:	e03b      	b.n	800909c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f7ff ff35 	bl	8008e9c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8009032:	e033      	b.n	800909c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8009034:	7bfb      	ldrb	r3, [r7, #15]
 8009036:	2b21      	cmp	r3, #33	; 0x21
 8009038:	d005      	beq.n	8009046 <I2C_MasterTransmit_TXE+0xda>
 800903a:	7bbb      	ldrb	r3, [r7, #14]
 800903c:	2b40      	cmp	r3, #64	; 0x40
 800903e:	d12d      	bne.n	800909c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8009040:	7bfb      	ldrb	r3, [r7, #15]
 8009042:	2b22      	cmp	r3, #34	; 0x22
 8009044:	d12a      	bne.n	800909c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800904a:	b29b      	uxth	r3, r3
 800904c:	2b00      	cmp	r3, #0
 800904e:	d108      	bne.n	8009062 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	685a      	ldr	r2, [r3, #4]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800905e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8009060:	e01c      	b.n	800909c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009068:	b2db      	uxtb	r3, r3
 800906a:	2b40      	cmp	r3, #64	; 0x40
 800906c:	d103      	bne.n	8009076 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 f88e 	bl	8009190 <I2C_MemoryTransmit_TXE_BTF>
}
 8009074:	e012      	b.n	800909c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800907a:	781a      	ldrb	r2, [r3, #0]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009086:	1c5a      	adds	r2, r3, #1
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009090:	b29b      	uxth	r3, r3
 8009092:	3b01      	subs	r3, #1
 8009094:	b29a      	uxth	r2, r3
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800909a:	e7ff      	b.n	800909c <I2C_MasterTransmit_TXE+0x130>
 800909c:	bf00      	nop
 800909e:	3710      	adds	r7, #16
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b084      	sub	sp, #16
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	2b21      	cmp	r3, #33	; 0x21
 80090bc:	d164      	bne.n	8009188 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d012      	beq.n	80090ee <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090cc:	781a      	ldrb	r2, [r3, #0]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d8:	1c5a      	adds	r2, r3, #1
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	3b01      	subs	r3, #1
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80090ec:	e04c      	b.n	8009188 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2b08      	cmp	r3, #8
 80090f2:	d01d      	beq.n	8009130 <I2C_MasterTransmit_BTF+0x8c>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2b20      	cmp	r3, #32
 80090f8:	d01a      	beq.n	8009130 <I2C_MasterTransmit_BTF+0x8c>
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009100:	d016      	beq.n	8009130 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	685a      	ldr	r2, [r3, #4]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009110:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2211      	movs	r2, #17
 8009116:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2220      	movs	r2, #32
 8009124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f7ff feb7 	bl	8008e9c <HAL_I2C_MasterTxCpltCallback>
}
 800912e:	e02b      	b.n	8009188 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	685a      	ldr	r2, [r3, #4]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800913e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800914e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2200      	movs	r2, #0
 8009154:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2220      	movs	r2, #32
 800915a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b40      	cmp	r3, #64	; 0x40
 8009168:	d107      	bne.n	800917a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f7ff fed2 	bl	8008f1c <HAL_I2C_MemTxCpltCallback>
}
 8009178:	e006      	b.n	8009188 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2200      	movs	r2, #0
 800917e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f7ff fe8a 	bl	8008e9c <HAL_I2C_MasterTxCpltCallback>
}
 8009188:	bf00      	nop
 800918a:	3710      	adds	r7, #16
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b084      	sub	sp, #16
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800919e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d11d      	bne.n	80091e4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d10b      	bne.n	80091c8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091c0:	1c9a      	adds	r2, r3, #2
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80091c6:	e073      	b.n	80092b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	121b      	asrs	r3, r3, #8
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091dc:	1c5a      	adds	r2, r3, #1
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80091e2:	e065      	b.n	80092b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d10b      	bne.n	8009204 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091fc:	1c5a      	adds	r2, r3, #1
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	651a      	str	r2, [r3, #80]	; 0x50
}
 8009202:	e055      	b.n	80092b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009208:	2b02      	cmp	r3, #2
 800920a:	d151      	bne.n	80092b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800920c:	7bfb      	ldrb	r3, [r7, #15]
 800920e:	2b22      	cmp	r3, #34	; 0x22
 8009210:	d10d      	bne.n	800922e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009220:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009226:	1c5a      	adds	r2, r3, #1
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800922c:	e040      	b.n	80092b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009232:	b29b      	uxth	r3, r3
 8009234:	2b00      	cmp	r3, #0
 8009236:	d015      	beq.n	8009264 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8009238:	7bfb      	ldrb	r3, [r7, #15]
 800923a:	2b21      	cmp	r3, #33	; 0x21
 800923c:	d112      	bne.n	8009264 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009242:	781a      	ldrb	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924e:	1c5a      	adds	r2, r3, #1
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009258:	b29b      	uxth	r3, r3
 800925a:	3b01      	subs	r3, #1
 800925c:	b29a      	uxth	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8009262:	e025      	b.n	80092b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009268:	b29b      	uxth	r3, r3
 800926a:	2b00      	cmp	r3, #0
 800926c:	d120      	bne.n	80092b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800926e:	7bfb      	ldrb	r3, [r7, #15]
 8009270:	2b21      	cmp	r3, #33	; 0x21
 8009272:	d11d      	bne.n	80092b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	685a      	ldr	r2, [r3, #4]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009282:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009292:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2220      	movs	r2, #32
 800929e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f7ff fe36 	bl	8008f1c <HAL_I2C_MemTxCpltCallback>
}
 80092b0:	bf00      	nop
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	2b22      	cmp	r3, #34	; 0x22
 80092ca:	f040 80ac 	bne.w	8009426 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2b03      	cmp	r3, #3
 80092da:	d921      	bls.n	8009320 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	691a      	ldr	r2, [r3, #16]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e6:	b2d2      	uxtb	r2, r2
 80092e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ee:	1c5a      	adds	r2, r3, #1
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	3b01      	subs	r3, #1
 80092fc:	b29a      	uxth	r2, r3
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009306:	b29b      	uxth	r3, r3
 8009308:	2b03      	cmp	r3, #3
 800930a:	f040 808c 	bne.w	8009426 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	685a      	ldr	r2, [r3, #4]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800931c:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800931e:	e082      	b.n	8009426 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009324:	2b02      	cmp	r3, #2
 8009326:	d075      	beq.n	8009414 <I2C_MasterReceive_RXNE+0x15c>
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2b01      	cmp	r3, #1
 800932c:	d002      	beq.n	8009334 <I2C_MasterReceive_RXNE+0x7c>
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d16f      	bne.n	8009414 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f001 fa15 	bl	800a764 <I2C_WaitOnSTOPRequestThroughIT>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d142      	bne.n	80093c6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800934e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	685a      	ldr	r2, [r3, #4]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800935e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	691a      	ldr	r2, [r3, #16]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936a:	b2d2      	uxtb	r2, r2
 800936c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009372:	1c5a      	adds	r2, r3, #1
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800937c:	b29b      	uxth	r3, r3
 800937e:	3b01      	subs	r3, #1
 8009380:	b29a      	uxth	r2, r3
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2220      	movs	r2, #32
 800938a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009394:	b2db      	uxtb	r3, r3
 8009396:	2b40      	cmp	r3, #64	; 0x40
 8009398:	d10a      	bne.n	80093b0 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2200      	movs	r2, #0
 800939e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f7ff fdc1 	bl	8008f30 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80093ae:	e03a      	b.n	8009426 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2212      	movs	r2, #18
 80093bc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f7ff fd76 	bl	8008eb0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80093c4:	e02f      	b.n	8009426 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	685a      	ldr	r2, [r3, #4]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80093d4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	691a      	ldr	r2, [r3, #16]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e0:	b2d2      	uxtb	r2, r2
 80093e2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e8:	1c5a      	adds	r2, r3, #1
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093f2:	b29b      	uxth	r3, r3
 80093f4:	3b01      	subs	r3, #1
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2220      	movs	r2, #32
 8009400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f7ff fd99 	bl	8008f44 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8009412:	e008      	b.n	8009426 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	685a      	ldr	r2, [r3, #4]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009422:	605a      	str	r2, [r3, #4]
}
 8009424:	e7ff      	b.n	8009426 <I2C_MasterReceive_RXNE+0x16e>
 8009426:	bf00      	nop
 8009428:	3710      	adds	r7, #16
 800942a:	46bd      	mov	sp, r7
 800942c:	bd80      	pop	{r7, pc}

0800942e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800942e:	b580      	push	{r7, lr}
 8009430:	b084      	sub	sp, #16
 8009432:	af00      	add	r7, sp, #0
 8009434:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009440:	b29b      	uxth	r3, r3
 8009442:	2b04      	cmp	r3, #4
 8009444:	d11b      	bne.n	800947e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	685a      	ldr	r2, [r3, #4]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009454:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	691a      	ldr	r2, [r3, #16]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009460:	b2d2      	uxtb	r2, r2
 8009462:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009468:	1c5a      	adds	r2, r3, #1
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009472:	b29b      	uxth	r3, r3
 8009474:	3b01      	subs	r3, #1
 8009476:	b29a      	uxth	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800947c:	e0bd      	b.n	80095fa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009482:	b29b      	uxth	r3, r3
 8009484:	2b03      	cmp	r3, #3
 8009486:	d129      	bne.n	80094dc <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	685a      	ldr	r2, [r3, #4]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009496:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	2b04      	cmp	r3, #4
 800949c:	d00a      	beq.n	80094b4 <I2C_MasterReceive_BTF+0x86>
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2b02      	cmp	r3, #2
 80094a2:	d007      	beq.n	80094b4 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094b2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	691a      	ldr	r2, [r3, #16]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094be:	b2d2      	uxtb	r2, r2
 80094c0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094c6:	1c5a      	adds	r2, r3, #1
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	3b01      	subs	r3, #1
 80094d4:	b29a      	uxth	r2, r3
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80094da:	e08e      	b.n	80095fa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094e0:	b29b      	uxth	r3, r3
 80094e2:	2b02      	cmp	r3, #2
 80094e4:	d176      	bne.n	80095d4 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d002      	beq.n	80094f2 <I2C_MasterReceive_BTF+0xc4>
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2b10      	cmp	r3, #16
 80094f0:	d108      	bne.n	8009504 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	681a      	ldr	r2, [r3, #0]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009500:	601a      	str	r2, [r3, #0]
 8009502:	e019      	b.n	8009538 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2b04      	cmp	r3, #4
 8009508:	d002      	beq.n	8009510 <I2C_MasterReceive_BTF+0xe2>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2b02      	cmp	r3, #2
 800950e:	d108      	bne.n	8009522 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	681a      	ldr	r2, [r3, #0]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800951e:	601a      	str	r2, [r3, #0]
 8009520:	e00a      	b.n	8009538 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2b10      	cmp	r3, #16
 8009526:	d007      	beq.n	8009538 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	681a      	ldr	r2, [r3, #0]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009536:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	691a      	ldr	r2, [r3, #16]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009542:	b2d2      	uxtb	r2, r2
 8009544:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800954a:	1c5a      	adds	r2, r3, #1
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009554:	b29b      	uxth	r3, r3
 8009556:	3b01      	subs	r3, #1
 8009558:	b29a      	uxth	r2, r3
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	691a      	ldr	r2, [r3, #16]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009568:	b2d2      	uxtb	r2, r2
 800956a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009570:	1c5a      	adds	r2, r3, #1
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800957a:	b29b      	uxth	r3, r3
 800957c:	3b01      	subs	r3, #1
 800957e:	b29a      	uxth	r2, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	685a      	ldr	r2, [r3, #4]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009592:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2220      	movs	r2, #32
 8009598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80095a2:	b2db      	uxtb	r3, r3
 80095a4:	2b40      	cmp	r3, #64	; 0x40
 80095a6:	d10a      	bne.n	80095be <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f7ff fcba 	bl	8008f30 <HAL_I2C_MemRxCpltCallback>
}
 80095bc:	e01d      	b.n	80095fa <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2212      	movs	r2, #18
 80095ca:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f7ff fc6f 	bl	8008eb0 <HAL_I2C_MasterRxCpltCallback>
}
 80095d2:	e012      	b.n	80095fa <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	691a      	ldr	r2, [r3, #16]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095de:	b2d2      	uxtb	r2, r2
 80095e0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e6:	1c5a      	adds	r2, r3, #1
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	3b01      	subs	r3, #1
 80095f4:	b29a      	uxth	r2, r3
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80095fa:	bf00      	nop
 80095fc:	3710      	adds	r7, #16
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}

08009602 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8009602:	b480      	push	{r7}
 8009604:	b083      	sub	sp, #12
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009610:	b2db      	uxtb	r3, r3
 8009612:	2b40      	cmp	r3, #64	; 0x40
 8009614:	d117      	bne.n	8009646 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800961a:	2b00      	cmp	r3, #0
 800961c:	d109      	bne.n	8009632 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009622:	b2db      	uxtb	r3, r3
 8009624:	461a      	mov	r2, r3
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800962e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8009630:	e067      	b.n	8009702 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009636:	b2db      	uxtb	r3, r3
 8009638:	f043 0301 	orr.w	r3, r3, #1
 800963c:	b2da      	uxtb	r2, r3
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	611a      	str	r2, [r3, #16]
}
 8009644:	e05d      	b.n	8009702 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800964e:	d133      	bne.n	80096b8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009656:	b2db      	uxtb	r3, r3
 8009658:	2b21      	cmp	r3, #33	; 0x21
 800965a:	d109      	bne.n	8009670 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009660:	b2db      	uxtb	r3, r3
 8009662:	461a      	mov	r2, r3
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800966c:	611a      	str	r2, [r3, #16]
 800966e:	e008      	b.n	8009682 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009674:	b2db      	uxtb	r3, r3
 8009676:	f043 0301 	orr.w	r3, r3, #1
 800967a:	b2da      	uxtb	r2, r3
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009686:	2b00      	cmp	r3, #0
 8009688:	d004      	beq.n	8009694 <I2C_Master_SB+0x92>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800968e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009690:	2b00      	cmp	r3, #0
 8009692:	d108      	bne.n	80096a6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009698:	2b00      	cmp	r3, #0
 800969a:	d032      	beq.n	8009702 <I2C_Master_SB+0x100>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d02d      	beq.n	8009702 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	685a      	ldr	r2, [r3, #4]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096b4:	605a      	str	r2, [r3, #4]
}
 80096b6:	e024      	b.n	8009702 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d10e      	bne.n	80096de <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	11db      	asrs	r3, r3, #7
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	f003 0306 	and.w	r3, r3, #6
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	f063 030f 	orn	r3, r3, #15
 80096d4:	b2da      	uxtb	r2, r3
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	611a      	str	r2, [r3, #16]
}
 80096dc:	e011      	b.n	8009702 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	d10d      	bne.n	8009702 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	11db      	asrs	r3, r3, #7
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	f003 0306 	and.w	r3, r3, #6
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	f063 030e 	orn	r3, r3, #14
 80096fa:	b2da      	uxtb	r2, r3
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	611a      	str	r2, [r3, #16]
}
 8009702:	bf00      	nop
 8009704:	370c      	adds	r7, #12
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr

0800970e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800970e:	b480      	push	{r7}
 8009710:	b083      	sub	sp, #12
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800971a:	b2da      	uxtb	r2, r3
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009726:	2b00      	cmp	r3, #0
 8009728:	d004      	beq.n	8009734 <I2C_Master_ADD10+0x26>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800972e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009730:	2b00      	cmp	r3, #0
 8009732:	d108      	bne.n	8009746 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009738:	2b00      	cmp	r3, #0
 800973a:	d00c      	beq.n	8009756 <I2C_Master_ADD10+0x48>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009742:	2b00      	cmp	r3, #0
 8009744:	d007      	beq.n	8009756 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	685a      	ldr	r2, [r3, #4]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009754:	605a      	str	r2, [r3, #4]
  }
}
 8009756:	bf00      	nop
 8009758:	370c      	adds	r7, #12
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr

08009762 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8009762:	b480      	push	{r7}
 8009764:	b091      	sub	sp, #68	; 0x44
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009770:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009778:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800977e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009786:	b2db      	uxtb	r3, r3
 8009788:	2b22      	cmp	r3, #34	; 0x22
 800978a:	f040 8169 	bne.w	8009a60 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009792:	2b00      	cmp	r3, #0
 8009794:	d10f      	bne.n	80097b6 <I2C_Master_ADDR+0x54>
 8009796:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800979a:	2b40      	cmp	r3, #64	; 0x40
 800979c:	d10b      	bne.n	80097b6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800979e:	2300      	movs	r3, #0
 80097a0:	633b      	str	r3, [r7, #48]	; 0x30
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	695b      	ldr	r3, [r3, #20]
 80097a8:	633b      	str	r3, [r7, #48]	; 0x30
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	699b      	ldr	r3, [r3, #24]
 80097b0:	633b      	str	r3, [r7, #48]	; 0x30
 80097b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b4:	e160      	b.n	8009a78 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d11d      	bne.n	80097fa <I2C_Master_ADDR+0x98>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	691b      	ldr	r3, [r3, #16]
 80097c2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80097c6:	d118      	bne.n	80097fa <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097c8:	2300      	movs	r3, #0
 80097ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	695b      	ldr	r3, [r3, #20]
 80097d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	699b      	ldr	r3, [r3, #24]
 80097da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	681a      	ldr	r2, [r3, #0]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097ec:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097f2:	1c5a      	adds	r2, r3, #1
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	651a      	str	r2, [r3, #80]	; 0x50
 80097f8:	e13e      	b.n	8009a78 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097fe:	b29b      	uxth	r3, r3
 8009800:	2b00      	cmp	r3, #0
 8009802:	d113      	bne.n	800982c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009804:	2300      	movs	r3, #0
 8009806:	62bb      	str	r3, [r7, #40]	; 0x28
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	695b      	ldr	r3, [r3, #20]
 800980e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	699b      	ldr	r3, [r3, #24]
 8009816:	62bb      	str	r3, [r7, #40]	; 0x28
 8009818:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	681a      	ldr	r2, [r3, #0]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009828:	601a      	str	r2, [r3, #0]
 800982a:	e115      	b.n	8009a58 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009830:	b29b      	uxth	r3, r3
 8009832:	2b01      	cmp	r3, #1
 8009834:	f040 808a 	bne.w	800994c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8009838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800983a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800983e:	d137      	bne.n	80098b0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800984e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800985a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800985e:	d113      	bne.n	8009888 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800986e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009870:	2300      	movs	r3, #0
 8009872:	627b      	str	r3, [r7, #36]	; 0x24
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	695b      	ldr	r3, [r3, #20]
 800987a:	627b      	str	r3, [r7, #36]	; 0x24
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	699b      	ldr	r3, [r3, #24]
 8009882:	627b      	str	r3, [r7, #36]	; 0x24
 8009884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009886:	e0e7      	b.n	8009a58 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009888:	2300      	movs	r3, #0
 800988a:	623b      	str	r3, [r7, #32]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	695b      	ldr	r3, [r3, #20]
 8009892:	623b      	str	r3, [r7, #32]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	699b      	ldr	r3, [r3, #24]
 800989a:	623b      	str	r3, [r7, #32]
 800989c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	e0d3      	b.n	8009a58 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80098b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098b2:	2b08      	cmp	r3, #8
 80098b4:	d02e      	beq.n	8009914 <I2C_Master_ADDR+0x1b2>
 80098b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098b8:	2b20      	cmp	r3, #32
 80098ba:	d02b      	beq.n	8009914 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80098bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098be:	2b12      	cmp	r3, #18
 80098c0:	d102      	bne.n	80098c8 <I2C_Master_ADDR+0x166>
 80098c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d125      	bne.n	8009914 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80098c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ca:	2b04      	cmp	r3, #4
 80098cc:	d00e      	beq.n	80098ec <I2C_Master_ADDR+0x18a>
 80098ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	d00b      	beq.n	80098ec <I2C_Master_ADDR+0x18a>
 80098d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098d6:	2b10      	cmp	r3, #16
 80098d8:	d008      	beq.n	80098ec <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	681a      	ldr	r2, [r3, #0]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098e8:	601a      	str	r2, [r3, #0]
 80098ea:	e007      	b.n	80098fc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	681a      	ldr	r2, [r3, #0]
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80098fa:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80098fc:	2300      	movs	r3, #0
 80098fe:	61fb      	str	r3, [r7, #28]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	695b      	ldr	r3, [r3, #20]
 8009906:	61fb      	str	r3, [r7, #28]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	699b      	ldr	r3, [r3, #24]
 800990e:	61fb      	str	r3, [r7, #28]
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	e0a1      	b.n	8009a58 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	681a      	ldr	r2, [r3, #0]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009922:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009924:	2300      	movs	r3, #0
 8009926:	61bb      	str	r3, [r7, #24]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	695b      	ldr	r3, [r3, #20]
 800992e:	61bb      	str	r3, [r7, #24]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	699b      	ldr	r3, [r3, #24]
 8009936:	61bb      	str	r3, [r7, #24]
 8009938:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009948:	601a      	str	r2, [r3, #0]
 800994a:	e085      	b.n	8009a58 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009950:	b29b      	uxth	r3, r3
 8009952:	2b02      	cmp	r3, #2
 8009954:	d14d      	bne.n	80099f2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8009956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009958:	2b04      	cmp	r3, #4
 800995a:	d016      	beq.n	800998a <I2C_Master_ADDR+0x228>
 800995c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800995e:	2b02      	cmp	r3, #2
 8009960:	d013      	beq.n	800998a <I2C_Master_ADDR+0x228>
 8009962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009964:	2b10      	cmp	r3, #16
 8009966:	d010      	beq.n	800998a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681a      	ldr	r2, [r3, #0]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009976:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009986:	601a      	str	r2, [r3, #0]
 8009988:	e007      	b.n	800999a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009998:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80099a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099a8:	d117      	bne.n	80099da <I2C_Master_ADDR+0x278>
 80099aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80099b0:	d00b      	beq.n	80099ca <I2C_Master_ADDR+0x268>
 80099b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d008      	beq.n	80099ca <I2C_Master_ADDR+0x268>
 80099b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ba:	2b08      	cmp	r3, #8
 80099bc:	d005      	beq.n	80099ca <I2C_Master_ADDR+0x268>
 80099be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099c0:	2b10      	cmp	r3, #16
 80099c2:	d002      	beq.n	80099ca <I2C_Master_ADDR+0x268>
 80099c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099c6:	2b20      	cmp	r3, #32
 80099c8:	d107      	bne.n	80099da <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	685a      	ldr	r2, [r3, #4]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80099d8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80099da:	2300      	movs	r3, #0
 80099dc:	617b      	str	r3, [r7, #20]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	695b      	ldr	r3, [r3, #20]
 80099e4:	617b      	str	r3, [r7, #20]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	617b      	str	r3, [r7, #20]
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	e032      	b.n	8009a58 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	681a      	ldr	r2, [r3, #0]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009a00:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a10:	d117      	bne.n	8009a42 <I2C_Master_ADDR+0x2e0>
 8009a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009a18:	d00b      	beq.n	8009a32 <I2C_Master_ADDR+0x2d0>
 8009a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d008      	beq.n	8009a32 <I2C_Master_ADDR+0x2d0>
 8009a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a22:	2b08      	cmp	r3, #8
 8009a24:	d005      	beq.n	8009a32 <I2C_Master_ADDR+0x2d0>
 8009a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a28:	2b10      	cmp	r3, #16
 8009a2a:	d002      	beq.n	8009a32 <I2C_Master_ADDR+0x2d0>
 8009a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a2e:	2b20      	cmp	r3, #32
 8009a30:	d107      	bne.n	8009a42 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	685a      	ldr	r2, [r3, #4]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009a40:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a42:	2300      	movs	r3, #0
 8009a44:	613b      	str	r3, [r7, #16]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	695b      	ldr	r3, [r3, #20]
 8009a4c:	613b      	str	r3, [r7, #16]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	699b      	ldr	r3, [r3, #24]
 8009a54:	613b      	str	r3, [r7, #16]
 8009a56:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8009a5e:	e00b      	b.n	8009a78 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a60:	2300      	movs	r3, #0
 8009a62:	60fb      	str	r3, [r7, #12]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	695b      	ldr	r3, [r3, #20]
 8009a6a:	60fb      	str	r3, [r7, #12]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	699b      	ldr	r3, [r3, #24]
 8009a72:	60fb      	str	r3, [r7, #12]
 8009a74:	68fb      	ldr	r3, [r7, #12]
}
 8009a76:	e7ff      	b.n	8009a78 <I2C_Master_ADDR+0x316>
 8009a78:	bf00      	nop
 8009a7a:	3744      	adds	r7, #68	; 0x44
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a92:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d02b      	beq.n	8009af6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa2:	781a      	ldrb	r2, [r3, #0]
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aae:	1c5a      	adds	r2, r3, #1
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	3b01      	subs	r3, #1
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d114      	bne.n	8009af6 <I2C_SlaveTransmit_TXE+0x72>
 8009acc:	7bfb      	ldrb	r3, [r7, #15]
 8009ace:	2b29      	cmp	r3, #41	; 0x29
 8009ad0:	d111      	bne.n	8009af6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	685a      	ldr	r2, [r3, #4]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ae0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2221      	movs	r2, #33	; 0x21
 8009ae6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2228      	movs	r2, #40	; 0x28
 8009aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f7ff f9e7 	bl	8008ec4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009af6:	bf00      	nop
 8009af8:	3710      	adds	r7, #16
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}

08009afe <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8009afe:	b480      	push	{r7}
 8009b00:	b083      	sub	sp, #12
 8009b02:	af00      	add	r7, sp, #0
 8009b04:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b0a:	b29b      	uxth	r3, r3
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d011      	beq.n	8009b34 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b14:	781a      	ldrb	r2, [r3, #0]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b20:	1c5a      	adds	r2, r3, #1
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b2a:	b29b      	uxth	r3, r3
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	b29a      	uxth	r2, r3
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8009b34:	bf00      	nop
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr

08009b40 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b084      	sub	sp, #16
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b4e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d02c      	beq.n	8009bb4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	691a      	ldr	r2, [r3, #16]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b64:	b2d2      	uxtb	r2, r2
 8009b66:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b6c:	1c5a      	adds	r2, r3, #1
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b76:	b29b      	uxth	r3, r3
 8009b78:	3b01      	subs	r3, #1
 8009b7a:	b29a      	uxth	r2, r3
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b84:	b29b      	uxth	r3, r3
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d114      	bne.n	8009bb4 <I2C_SlaveReceive_RXNE+0x74>
 8009b8a:	7bfb      	ldrb	r3, [r7, #15]
 8009b8c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b8e:	d111      	bne.n	8009bb4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	685a      	ldr	r2, [r3, #4]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009b9e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2222      	movs	r2, #34	; 0x22
 8009ba4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2228      	movs	r2, #40	; 0x28
 8009baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f7ff f992 	bl	8008ed8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009bb4:	bf00      	nop
 8009bb6:	3710      	adds	r7, #16
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}

08009bbc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b083      	sub	sp, #12
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d012      	beq.n	8009bf4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	691a      	ldr	r2, [r3, #16]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bd8:	b2d2      	uxtb	r2, r2
 8009bda:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009be0:	1c5a      	adds	r2, r3, #1
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	3b01      	subs	r3, #1
 8009bee:	b29a      	uxth	r2, r3
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8009bf4:	bf00      	nop
 8009bf6:	370c      	adds	r7, #12
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr

08009c00 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c1a:	2b28      	cmp	r3, #40	; 0x28
 8009c1c:	d127      	bne.n	8009c6e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	685a      	ldr	r2, [r3, #4]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c2c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	089b      	lsrs	r3, r3, #2
 8009c32:	f003 0301 	and.w	r3, r3, #1
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d101      	bne.n	8009c3e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	09db      	lsrs	r3, r3, #7
 8009c42:	f003 0301 	and.w	r3, r3, #1
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d103      	bne.n	8009c52 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	81bb      	strh	r3, [r7, #12]
 8009c50:	e002      	b.n	8009c58 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	699b      	ldr	r3, [r3, #24]
 8009c56:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8009c60:	89ba      	ldrh	r2, [r7, #12]
 8009c62:	7bfb      	ldrb	r3, [r7, #15]
 8009c64:	4619      	mov	r1, r3
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f7ff f940 	bl	8008eec <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009c6c:	e00e      	b.n	8009c8c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c6e:	2300      	movs	r3, #0
 8009c70:	60bb      	str	r3, [r7, #8]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	695b      	ldr	r3, [r3, #20]
 8009c78:	60bb      	str	r3, [r7, #8]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	699b      	ldr	r3, [r3, #24]
 8009c80:	60bb      	str	r3, [r7, #8]
 8009c82:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2200      	movs	r2, #0
 8009c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8009c8c:	bf00      	nop
 8009c8e:	3710      	adds	r7, #16
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ca2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	685a      	ldr	r2, [r3, #4]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009cb2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	60bb      	str	r3, [r7, #8]
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	695b      	ldr	r3, [r3, #20]
 8009cbe:	60bb      	str	r3, [r7, #8]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f042 0201 	orr.w	r2, r2, #1
 8009cce:	601a      	str	r2, [r3, #0]
 8009cd0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ce0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cf0:	d172      	bne.n	8009dd8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009cf2:	7bfb      	ldrb	r3, [r7, #15]
 8009cf4:	2b22      	cmp	r3, #34	; 0x22
 8009cf6:	d002      	beq.n	8009cfe <I2C_Slave_STOPF+0x6a>
 8009cf8:	7bfb      	ldrb	r3, [r7, #15]
 8009cfa:	2b2a      	cmp	r3, #42	; 0x2a
 8009cfc:	d135      	bne.n	8009d6a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	b29a      	uxth	r2, r3
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d005      	beq.n	8009d22 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d1a:	f043 0204 	orr.w	r2, r3, #4
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	685a      	ldr	r2, [r3, #4]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009d30:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7fe f8dc 	bl	8007ef4 <HAL_DMA_GetState>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	d049      	beq.n	8009dd6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d46:	4a69      	ldr	r2, [pc, #420]	; (8009eec <I2C_Slave_STOPF+0x258>)
 8009d48:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f7fd ff24 	bl	8007b9c <HAL_DMA_Abort_IT>
 8009d54:	4603      	mov	r3, r0
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d03d      	beq.n	8009dd6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d60:	687a      	ldr	r2, [r7, #4]
 8009d62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009d64:	4610      	mov	r0, r2
 8009d66:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009d68:	e035      	b.n	8009dd6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	b29a      	uxth	r2, r3
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d7c:	b29b      	uxth	r3, r3
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d005      	beq.n	8009d8e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d86:	f043 0204 	orr.w	r2, r3, #4
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	685a      	ldr	r2, [r3, #4]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009d9c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009da2:	4618      	mov	r0, r3
 8009da4:	f7fe f8a6 	bl	8007ef4 <HAL_DMA_GetState>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	d014      	beq.n	8009dd8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009db2:	4a4e      	ldr	r2, [pc, #312]	; (8009eec <I2C_Slave_STOPF+0x258>)
 8009db4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f7fd feee 	bl	8007b9c <HAL_DMA_Abort_IT>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d008      	beq.n	8009dd8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009dd0:	4610      	mov	r0, r2
 8009dd2:	4798      	blx	r3
 8009dd4:	e000      	b.n	8009dd8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009dd6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ddc:	b29b      	uxth	r3, r3
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d03e      	beq.n	8009e60 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	695b      	ldr	r3, [r3, #20]
 8009de8:	f003 0304 	and.w	r3, r3, #4
 8009dec:	2b04      	cmp	r3, #4
 8009dee:	d112      	bne.n	8009e16 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	691a      	ldr	r2, [r3, #16]
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfa:	b2d2      	uxtb	r2, r2
 8009dfc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e02:	1c5a      	adds	r2, r3, #1
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	b29a      	uxth	r2, r3
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	695b      	ldr	r3, [r3, #20]
 8009e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e20:	2b40      	cmp	r3, #64	; 0x40
 8009e22:	d112      	bne.n	8009e4a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	691a      	ldr	r2, [r3, #16]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e2e:	b2d2      	uxtb	r2, r2
 8009e30:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e36:	1c5a      	adds	r2, r3, #1
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	3b01      	subs	r3, #1
 8009e44:	b29a      	uxth	r2, r3
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d005      	beq.n	8009e60 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e58:	f043 0204 	orr.w	r2, r3, #4
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d003      	beq.n	8009e70 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f000 f8b3 	bl	8009fd4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8009e6e:	e039      	b.n	8009ee4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009e70:	7bfb      	ldrb	r3, [r7, #15]
 8009e72:	2b2a      	cmp	r3, #42	; 0x2a
 8009e74:	d109      	bne.n	8009e8a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2228      	movs	r2, #40	; 0x28
 8009e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f7ff f827 	bl	8008ed8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e90:	b2db      	uxtb	r3, r3
 8009e92:	2b28      	cmp	r3, #40	; 0x28
 8009e94:	d111      	bne.n	8009eba <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	4a15      	ldr	r2, [pc, #84]	; (8009ef0 <I2C_Slave_STOPF+0x25c>)
 8009e9a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2220      	movs	r2, #32
 8009ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2200      	movs	r2, #0
 8009eae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f7ff f828 	bl	8008f08 <HAL_I2C_ListenCpltCallback>
}
 8009eb8:	e014      	b.n	8009ee4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ebe:	2b22      	cmp	r3, #34	; 0x22
 8009ec0:	d002      	beq.n	8009ec8 <I2C_Slave_STOPF+0x234>
 8009ec2:	7bfb      	ldrb	r3, [r7, #15]
 8009ec4:	2b22      	cmp	r3, #34	; 0x22
 8009ec6:	d10d      	bne.n	8009ee4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2220      	movs	r2, #32
 8009ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f7fe fffa 	bl	8008ed8 <HAL_I2C_SlaveRxCpltCallback>
}
 8009ee4:	bf00      	nop
 8009ee6:	3710      	adds	r7, #16
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}
 8009eec:	0800a365 	.word	0x0800a365
 8009ef0:	ffff0000 	.word	0xffff0000

08009ef4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f02:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f08:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	2b08      	cmp	r3, #8
 8009f0e:	d002      	beq.n	8009f16 <I2C_Slave_AF+0x22>
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	2b20      	cmp	r3, #32
 8009f14:	d129      	bne.n	8009f6a <I2C_Slave_AF+0x76>
 8009f16:	7bfb      	ldrb	r3, [r7, #15]
 8009f18:	2b28      	cmp	r3, #40	; 0x28
 8009f1a:	d126      	bne.n	8009f6a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	4a2c      	ldr	r2, [pc, #176]	; (8009fd0 <I2C_Slave_AF+0xdc>)
 8009f20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	685a      	ldr	r2, [r3, #4]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009f30:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009f3a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	681a      	ldr	r2, [r3, #0]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f4a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2220      	movs	r2, #32
 8009f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f7fe ffd0 	bl	8008f08 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8009f68:	e02e      	b.n	8009fc8 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8009f6a:	7bfb      	ldrb	r3, [r7, #15]
 8009f6c:	2b21      	cmp	r3, #33	; 0x21
 8009f6e:	d126      	bne.n	8009fbe <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	4a17      	ldr	r2, [pc, #92]	; (8009fd0 <I2C_Slave_AF+0xdc>)
 8009f74:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2221      	movs	r2, #33	; 0x21
 8009f7a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2220      	movs	r2, #32
 8009f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2200      	movs	r2, #0
 8009f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	685a      	ldr	r2, [r3, #4]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009f9a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009fa4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009fb4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f7fe ff84 	bl	8008ec4 <HAL_I2C_SlaveTxCpltCallback>
}
 8009fbc:	e004      	b.n	8009fc8 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009fc6:	615a      	str	r2, [r3, #20]
}
 8009fc8:	bf00      	nop
 8009fca:	3710      	adds	r7, #16
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	ffff0000 	.word	0xffff0000

08009fd4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b084      	sub	sp, #16
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fe2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009fea:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009fec:	7bbb      	ldrb	r3, [r7, #14]
 8009fee:	2b10      	cmp	r3, #16
 8009ff0:	d002      	beq.n	8009ff8 <I2C_ITError+0x24>
 8009ff2:	7bbb      	ldrb	r3, [r7, #14]
 8009ff4:	2b40      	cmp	r3, #64	; 0x40
 8009ff6:	d10a      	bne.n	800a00e <I2C_ITError+0x3a>
 8009ff8:	7bfb      	ldrb	r3, [r7, #15]
 8009ffa:	2b22      	cmp	r3, #34	; 0x22
 8009ffc:	d107      	bne.n	800a00e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	681a      	ldr	r2, [r3, #0]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a00c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a00e:	7bfb      	ldrb	r3, [r7, #15]
 800a010:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a014:	2b28      	cmp	r3, #40	; 0x28
 800a016:	d107      	bne.n	800a028 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2228      	movs	r2, #40	; 0x28
 800a022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a026:	e015      	b.n	800a054 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a032:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a036:	d00a      	beq.n	800a04e <I2C_ITError+0x7a>
 800a038:	7bfb      	ldrb	r3, [r7, #15]
 800a03a:	2b60      	cmp	r3, #96	; 0x60
 800a03c:	d007      	beq.n	800a04e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2220      	movs	r2, #32
 800a042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2200      	movs	r2, #0
 800a04a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a05e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a062:	d162      	bne.n	800a12a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	685a      	ldr	r2, [r3, #4]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a072:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a078:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a07c:	b2db      	uxtb	r3, r3
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d020      	beq.n	800a0c4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a086:	4a6a      	ldr	r2, [pc, #424]	; (800a230 <I2C_ITError+0x25c>)
 800a088:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a08e:	4618      	mov	r0, r3
 800a090:	f7fd fd84 	bl	8007b9c <HAL_DMA_Abort_IT>
 800a094:	4603      	mov	r3, r0
 800a096:	2b00      	cmp	r3, #0
 800a098:	f000 8089 	beq.w	800a1ae <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f022 0201 	bic.w	r2, r2, #1
 800a0aa:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2220      	movs	r2, #32
 800a0b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0ba:	687a      	ldr	r2, [r7, #4]
 800a0bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a0be:	4610      	mov	r0, r2
 800a0c0:	4798      	blx	r3
 800a0c2:	e074      	b.n	800a1ae <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0c8:	4a59      	ldr	r2, [pc, #356]	; (800a230 <I2C_ITError+0x25c>)
 800a0ca:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f7fd fd63 	bl	8007b9c <HAL_DMA_Abort_IT>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d068      	beq.n	800a1ae <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	695b      	ldr	r3, [r3, #20]
 800a0e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0e6:	2b40      	cmp	r3, #64	; 0x40
 800a0e8:	d10b      	bne.n	800a102 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	691a      	ldr	r2, [r3, #16]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0f4:	b2d2      	uxtb	r2, r2
 800a0f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0fc:	1c5a      	adds	r2, r3, #1
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	681a      	ldr	r2, [r3, #0]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f022 0201 	bic.w	r2, r2, #1
 800a110:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2220      	movs	r2, #32
 800a116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a11e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a124:	4610      	mov	r0, r2
 800a126:	4798      	blx	r3
 800a128:	e041      	b.n	800a1ae <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a130:	b2db      	uxtb	r3, r3
 800a132:	2b60      	cmp	r3, #96	; 0x60
 800a134:	d125      	bne.n	800a182 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2220      	movs	r2, #32
 800a13a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	695b      	ldr	r3, [r3, #20]
 800a14a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a14e:	2b40      	cmp	r3, #64	; 0x40
 800a150:	d10b      	bne.n	800a16a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	691a      	ldr	r2, [r3, #16]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a15c:	b2d2      	uxtb	r2, r2
 800a15e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a164:	1c5a      	adds	r2, r3, #1
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	681a      	ldr	r2, [r3, #0]
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f022 0201 	bic.w	r2, r2, #1
 800a178:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f7fe feec 	bl	8008f58 <HAL_I2C_AbortCpltCallback>
 800a180:	e015      	b.n	800a1ae <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	695b      	ldr	r3, [r3, #20]
 800a188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a18c:	2b40      	cmp	r3, #64	; 0x40
 800a18e:	d10b      	bne.n	800a1a8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	691a      	ldr	r2, [r3, #16]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a19a:	b2d2      	uxtb	r2, r2
 800a19c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a2:	1c5a      	adds	r2, r3, #1
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f7fe fecb 	bl	8008f44 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1b2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	f003 0301 	and.w	r3, r3, #1
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d10e      	bne.n	800a1dc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d109      	bne.n	800a1dc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d104      	bne.n	800a1dc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d007      	beq.n	800a1ec <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	685a      	ldr	r2, [r3, #4]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a1ea:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1f2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f8:	f003 0304 	and.w	r3, r3, #4
 800a1fc:	2b04      	cmp	r3, #4
 800a1fe:	d113      	bne.n	800a228 <I2C_ITError+0x254>
 800a200:	7bfb      	ldrb	r3, [r7, #15]
 800a202:	2b28      	cmp	r3, #40	; 0x28
 800a204:	d110      	bne.n	800a228 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a0a      	ldr	r2, [pc, #40]	; (800a234 <I2C_ITError+0x260>)
 800a20a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2220      	movs	r2, #32
 800a216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2200      	movs	r2, #0
 800a21e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f7fe fe70 	bl	8008f08 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a228:	bf00      	nop
 800a22a:	3710      	adds	r7, #16
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	0800a365 	.word	0x0800a365
 800a234:	ffff0000 	.word	0xffff0000

0800a238 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b088      	sub	sp, #32
 800a23c:	af02      	add	r7, sp, #8
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	4608      	mov	r0, r1
 800a242:	4611      	mov	r1, r2
 800a244:	461a      	mov	r2, r3
 800a246:	4603      	mov	r3, r0
 800a248:	817b      	strh	r3, [r7, #10]
 800a24a:	460b      	mov	r3, r1
 800a24c:	813b      	strh	r3, [r7, #8]
 800a24e:	4613      	mov	r3, r2
 800a250:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a260:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a264:	9300      	str	r3, [sp, #0]
 800a266:	6a3b      	ldr	r3, [r7, #32]
 800a268:	2200      	movs	r2, #0
 800a26a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a26e:	68f8      	ldr	r0, [r7, #12]
 800a270:	f000 f920 	bl	800a4b4 <I2C_WaitOnFlagUntilTimeout>
 800a274:	4603      	mov	r3, r0
 800a276:	2b00      	cmp	r3, #0
 800a278:	d00d      	beq.n	800a296 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a288:	d103      	bne.n	800a292 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a290:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a292:	2303      	movs	r3, #3
 800a294:	e05f      	b.n	800a356 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a296:	897b      	ldrh	r3, [r7, #10]
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	461a      	mov	r2, r3
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a2a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a8:	6a3a      	ldr	r2, [r7, #32]
 800a2aa:	492d      	ldr	r1, [pc, #180]	; (800a360 <I2C_RequestMemoryWrite+0x128>)
 800a2ac:	68f8      	ldr	r0, [r7, #12]
 800a2ae:	f000 f958 	bl	800a562 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d001      	beq.n	800a2bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	e04c      	b.n	800a356 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a2bc:	2300      	movs	r3, #0
 800a2be:	617b      	str	r3, [r7, #20]
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	695b      	ldr	r3, [r3, #20]
 800a2c6:	617b      	str	r3, [r7, #20]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	699b      	ldr	r3, [r3, #24]
 800a2ce:	617b      	str	r3, [r7, #20]
 800a2d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2d4:	6a39      	ldr	r1, [r7, #32]
 800a2d6:	68f8      	ldr	r0, [r7, #12]
 800a2d8:	f000 f9c2 	bl	800a660 <I2C_WaitOnTXEFlagUntilTimeout>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d00d      	beq.n	800a2fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2e6:	2b04      	cmp	r3, #4
 800a2e8:	d107      	bne.n	800a2fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a2f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	e02b      	b.n	800a356 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a2fe:	88fb      	ldrh	r3, [r7, #6]
 800a300:	2b01      	cmp	r3, #1
 800a302:	d105      	bne.n	800a310 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a304:	893b      	ldrh	r3, [r7, #8]
 800a306:	b2da      	uxtb	r2, r3
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	611a      	str	r2, [r3, #16]
 800a30e:	e021      	b.n	800a354 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a310:	893b      	ldrh	r3, [r7, #8]
 800a312:	0a1b      	lsrs	r3, r3, #8
 800a314:	b29b      	uxth	r3, r3
 800a316:	b2da      	uxtb	r2, r3
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a31e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a320:	6a39      	ldr	r1, [r7, #32]
 800a322:	68f8      	ldr	r0, [r7, #12]
 800a324:	f000 f99c 	bl	800a660 <I2C_WaitOnTXEFlagUntilTimeout>
 800a328:	4603      	mov	r3, r0
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d00d      	beq.n	800a34a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a332:	2b04      	cmp	r3, #4
 800a334:	d107      	bne.n	800a346 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	681a      	ldr	r2, [r3, #0]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a344:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a346:	2301      	movs	r3, #1
 800a348:	e005      	b.n	800a356 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a34a:	893b      	ldrh	r3, [r7, #8]
 800a34c:	b2da      	uxtb	r2, r3
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800a354:	2300      	movs	r3, #0
}
 800a356:	4618      	mov	r0, r3
 800a358:	3718      	adds	r7, #24
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	00010002 	.word	0x00010002

0800a364 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b086      	sub	sp, #24
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a36c:	2300      	movs	r3, #0
 800a36e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a374:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a37c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800a37e:	4b4b      	ldr	r3, [pc, #300]	; (800a4ac <I2C_DMAAbort+0x148>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	08db      	lsrs	r3, r3, #3
 800a384:	4a4a      	ldr	r2, [pc, #296]	; (800a4b0 <I2C_DMAAbort+0x14c>)
 800a386:	fba2 2303 	umull	r2, r3, r2, r3
 800a38a:	0a1a      	lsrs	r2, r3, #8
 800a38c:	4613      	mov	r3, r2
 800a38e:	009b      	lsls	r3, r3, #2
 800a390:	4413      	add	r3, r2
 800a392:	00da      	lsls	r2, r3, #3
 800a394:	1ad3      	subs	r3, r2, r3
 800a396:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d106      	bne.n	800a3ac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3a2:	f043 0220 	orr.w	r2, r3, #32
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800a3aa:	e00a      	b.n	800a3c2 <I2C_DMAAbort+0x5e>
    }
    count--;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	3b01      	subs	r3, #1
 800a3b0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a3bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3c0:	d0ea      	beq.n	800a398 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d003      	beq.n	800a3d2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d003      	beq.n	800a3e2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3de:	2200      	movs	r2, #0
 800a3e0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	681a      	ldr	r2, [r3, #0]
 800a3e8:	697b      	ldr	r3, [r7, #20]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a3f0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d003      	beq.n	800a408 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a404:	2200      	movs	r2, #0
 800a406:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d003      	beq.n	800a418 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a414:	2200      	movs	r2, #0
 800a416:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f022 0201 	bic.w	r2, r2, #1
 800a426:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	2b60      	cmp	r3, #96	; 0x60
 800a432:	d10e      	bne.n	800a452 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	2220      	movs	r2, #32
 800a438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	2200      	movs	r2, #0
 800a448:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a44a:	6978      	ldr	r0, [r7, #20]
 800a44c:	f7fe fd84 	bl	8008f58 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a450:	e027      	b.n	800a4a2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a452:	7cfb      	ldrb	r3, [r7, #19]
 800a454:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a458:	2b28      	cmp	r3, #40	; 0x28
 800a45a:	d117      	bne.n	800a48c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	681a      	ldr	r2, [r3, #0]
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f042 0201 	orr.w	r2, r2, #1
 800a46a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a47a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	2200      	movs	r2, #0
 800a480:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	2228      	movs	r2, #40	; 0x28
 800a486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a48a:	e007      	b.n	800a49c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	2220      	movs	r2, #32
 800a490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a494:	697b      	ldr	r3, [r7, #20]
 800a496:	2200      	movs	r2, #0
 800a498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800a49c:	6978      	ldr	r0, [r7, #20]
 800a49e:	f7fe fd51 	bl	8008f44 <HAL_I2C_ErrorCallback>
}
 800a4a2:	bf00      	nop
 800a4a4:	3718      	adds	r7, #24
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
 800a4aa:	bf00      	nop
 800a4ac:	20000008 	.word	0x20000008
 800a4b0:	14f8b589 	.word	0x14f8b589

0800a4b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b084      	sub	sp, #16
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	60f8      	str	r0, [r7, #12]
 800a4bc:	60b9      	str	r1, [r7, #8]
 800a4be:	603b      	str	r3, [r7, #0]
 800a4c0:	4613      	mov	r3, r2
 800a4c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a4c4:	e025      	b.n	800a512 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4cc:	d021      	beq.n	800a512 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a4ce:	f7fc fcf7 	bl	8006ec0 <HAL_GetTick>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	69bb      	ldr	r3, [r7, #24]
 800a4d6:	1ad3      	subs	r3, r2, r3
 800a4d8:	683a      	ldr	r2, [r7, #0]
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d302      	bcc.n	800a4e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d116      	bne.n	800a512 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	2220      	movs	r2, #32
 800a4ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4fe:	f043 0220 	orr.w	r2, r3, #32
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2200      	movs	r2, #0
 800a50a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a50e:	2301      	movs	r3, #1
 800a510:	e023      	b.n	800a55a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	0c1b      	lsrs	r3, r3, #16
 800a516:	b2db      	uxtb	r3, r3
 800a518:	2b01      	cmp	r3, #1
 800a51a:	d10d      	bne.n	800a538 <I2C_WaitOnFlagUntilTimeout+0x84>
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	695b      	ldr	r3, [r3, #20]
 800a522:	43da      	mvns	r2, r3
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	4013      	ands	r3, r2
 800a528:	b29b      	uxth	r3, r3
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	bf0c      	ite	eq
 800a52e:	2301      	moveq	r3, #1
 800a530:	2300      	movne	r3, #0
 800a532:	b2db      	uxtb	r3, r3
 800a534:	461a      	mov	r2, r3
 800a536:	e00c      	b.n	800a552 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	699b      	ldr	r3, [r3, #24]
 800a53e:	43da      	mvns	r2, r3
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	4013      	ands	r3, r2
 800a544:	b29b      	uxth	r3, r3
 800a546:	2b00      	cmp	r3, #0
 800a548:	bf0c      	ite	eq
 800a54a:	2301      	moveq	r3, #1
 800a54c:	2300      	movne	r3, #0
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	461a      	mov	r2, r3
 800a552:	79fb      	ldrb	r3, [r7, #7]
 800a554:	429a      	cmp	r2, r3
 800a556:	d0b6      	beq.n	800a4c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a558:	2300      	movs	r3, #0
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3710      	adds	r7, #16
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}

0800a562 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a562:	b580      	push	{r7, lr}
 800a564:	b084      	sub	sp, #16
 800a566:	af00      	add	r7, sp, #0
 800a568:	60f8      	str	r0, [r7, #12]
 800a56a:	60b9      	str	r1, [r7, #8]
 800a56c:	607a      	str	r2, [r7, #4]
 800a56e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a570:	e051      	b.n	800a616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	695b      	ldr	r3, [r3, #20]
 800a578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a57c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a580:	d123      	bne.n	800a5ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	681a      	ldr	r2, [r3, #0]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a590:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a59a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2220      	movs	r2, #32
 800a5a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5b6:	f043 0204 	orr.w	r2, r3, #4
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e046      	b.n	800a658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5d0:	d021      	beq.n	800a616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5d2:	f7fc fc75 	bl	8006ec0 <HAL_GetTick>
 800a5d6:	4602      	mov	r2, r0
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	1ad3      	subs	r3, r2, r3
 800a5dc:	687a      	ldr	r2, [r7, #4]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d302      	bcc.n	800a5e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d116      	bne.n	800a616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2220      	movs	r2, #32
 800a5f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a602:	f043 0220 	orr.w	r2, r3, #32
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a612:	2301      	movs	r3, #1
 800a614:	e020      	b.n	800a658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	0c1b      	lsrs	r3, r3, #16
 800a61a:	b2db      	uxtb	r3, r3
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	d10c      	bne.n	800a63a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	695b      	ldr	r3, [r3, #20]
 800a626:	43da      	mvns	r2, r3
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	4013      	ands	r3, r2
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	2b00      	cmp	r3, #0
 800a630:	bf14      	ite	ne
 800a632:	2301      	movne	r3, #1
 800a634:	2300      	moveq	r3, #0
 800a636:	b2db      	uxtb	r3, r3
 800a638:	e00b      	b.n	800a652 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	699b      	ldr	r3, [r3, #24]
 800a640:	43da      	mvns	r2, r3
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	4013      	ands	r3, r2
 800a646:	b29b      	uxth	r3, r3
 800a648:	2b00      	cmp	r3, #0
 800a64a:	bf14      	ite	ne
 800a64c:	2301      	movne	r3, #1
 800a64e:	2300      	moveq	r3, #0
 800a650:	b2db      	uxtb	r3, r3
 800a652:	2b00      	cmp	r3, #0
 800a654:	d18d      	bne.n	800a572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a656:	2300      	movs	r3, #0
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3710      	adds	r7, #16
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b084      	sub	sp, #16
 800a664:	af00      	add	r7, sp, #0
 800a666:	60f8      	str	r0, [r7, #12]
 800a668:	60b9      	str	r1, [r7, #8]
 800a66a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a66c:	e02d      	b.n	800a6ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a66e:	68f8      	ldr	r0, [r7, #12]
 800a670:	f000 f8aa 	bl	800a7c8 <I2C_IsAcknowledgeFailed>
 800a674:	4603      	mov	r3, r0
 800a676:	2b00      	cmp	r3, #0
 800a678:	d001      	beq.n	800a67e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a67a:	2301      	movs	r3, #1
 800a67c:	e02d      	b.n	800a6da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a684:	d021      	beq.n	800a6ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a686:	f7fc fc1b 	bl	8006ec0 <HAL_GetTick>
 800a68a:	4602      	mov	r2, r0
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	1ad3      	subs	r3, r2, r3
 800a690:	68ba      	ldr	r2, [r7, #8]
 800a692:	429a      	cmp	r2, r3
 800a694:	d302      	bcc.n	800a69c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d116      	bne.n	800a6ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2220      	movs	r2, #32
 800a6a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6b6:	f043 0220 	orr.w	r2, r3, #32
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e007      	b.n	800a6da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	695b      	ldr	r3, [r3, #20]
 800a6d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6d4:	2b80      	cmp	r3, #128	; 0x80
 800a6d6:	d1ca      	bne.n	800a66e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3710      	adds	r7, #16
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}

0800a6e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	b084      	sub	sp, #16
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	60f8      	str	r0, [r7, #12]
 800a6ea:	60b9      	str	r1, [r7, #8]
 800a6ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a6ee:	e02d      	b.n	800a74c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a6f0:	68f8      	ldr	r0, [r7, #12]
 800a6f2:	f000 f869 	bl	800a7c8 <I2C_IsAcknowledgeFailed>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d001      	beq.n	800a700 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e02d      	b.n	800a75c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a706:	d021      	beq.n	800a74c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a708:	f7fc fbda 	bl	8006ec0 <HAL_GetTick>
 800a70c:	4602      	mov	r2, r0
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	1ad3      	subs	r3, r2, r3
 800a712:	68ba      	ldr	r2, [r7, #8]
 800a714:	429a      	cmp	r2, r3
 800a716:	d302      	bcc.n	800a71e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d116      	bne.n	800a74c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2200      	movs	r2, #0
 800a722:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	2220      	movs	r2, #32
 800a728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	2200      	movs	r2, #0
 800a730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a738:	f043 0220 	orr.w	r2, r3, #32
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	2200      	movs	r2, #0
 800a744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a748:	2301      	movs	r3, #1
 800a74a:	e007      	b.n	800a75c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	695b      	ldr	r3, [r3, #20]
 800a752:	f003 0304 	and.w	r3, r3, #4
 800a756:	2b04      	cmp	r3, #4
 800a758:	d1ca      	bne.n	800a6f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800a764:	b480      	push	{r7}
 800a766:	b085      	sub	sp, #20
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a76c:	2300      	movs	r3, #0
 800a76e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800a770:	4b13      	ldr	r3, [pc, #76]	; (800a7c0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	08db      	lsrs	r3, r3, #3
 800a776:	4a13      	ldr	r2, [pc, #76]	; (800a7c4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800a778:	fba2 2303 	umull	r2, r3, r2, r3
 800a77c:	0a1a      	lsrs	r2, r3, #8
 800a77e:	4613      	mov	r3, r2
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	4413      	add	r3, r2
 800a784:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	3b01      	subs	r3, #1
 800a78a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d107      	bne.n	800a7a2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a796:	f043 0220 	orr.w	r2, r3, #32
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	e008      	b.n	800a7b4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a7ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7b0:	d0e9      	beq.n	800a786 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3714      	adds	r7, #20
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7be:	4770      	bx	lr
 800a7c0:	20000008 	.word	0x20000008
 800a7c4:	14f8b589 	.word	0x14f8b589

0800a7c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b083      	sub	sp, #12
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	695b      	ldr	r3, [r3, #20]
 800a7d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7de:	d11b      	bne.n	800a818 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a7e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2220      	movs	r2, #32
 800a7f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a804:	f043 0204 	orr.w	r2, r3, #4
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2200      	movs	r2, #0
 800a810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a814:	2301      	movs	r3, #1
 800a816:	e000      	b.n	800a81a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a818:	2300      	movs	r3, #0
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	370c      	adds	r7, #12
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr

0800a826 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a826:	b480      	push	{r7}
 800a828:	b083      	sub	sp, #12
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a832:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800a836:	d103      	bne.n	800a840 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2201      	movs	r2, #1
 800a83c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a83e:	e007      	b.n	800a850 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a844:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800a848:	d102      	bne.n	800a850 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2208      	movs	r2, #8
 800a84e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a850:	bf00      	nop
 800a852:	370c      	adds	r7, #12
 800a854:	46bd      	mov	sp, r7
 800a856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85a:	4770      	bx	lr

0800a85c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b086      	sub	sp, #24
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a86a:	2301      	movs	r3, #1
 800a86c:	e267      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f003 0301 	and.w	r3, r3, #1
 800a876:	2b00      	cmp	r3, #0
 800a878:	d075      	beq.n	800a966 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a87a:	4b88      	ldr	r3, [pc, #544]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a87c:	689b      	ldr	r3, [r3, #8]
 800a87e:	f003 030c 	and.w	r3, r3, #12
 800a882:	2b04      	cmp	r3, #4
 800a884:	d00c      	beq.n	800a8a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a886:	4b85      	ldr	r3, [pc, #532]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a888:	689b      	ldr	r3, [r3, #8]
 800a88a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a88e:	2b08      	cmp	r3, #8
 800a890:	d112      	bne.n	800a8b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a892:	4b82      	ldr	r3, [pc, #520]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a89a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a89e:	d10b      	bne.n	800a8b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a8a0:	4b7e      	ldr	r3, [pc, #504]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d05b      	beq.n	800a964 <HAL_RCC_OscConfig+0x108>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	685b      	ldr	r3, [r3, #4]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d157      	bne.n	800a964 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	e242      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8c0:	d106      	bne.n	800a8d0 <HAL_RCC_OscConfig+0x74>
 800a8c2:	4b76      	ldr	r3, [pc, #472]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	4a75      	ldr	r2, [pc, #468]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8cc:	6013      	str	r3, [r2, #0]
 800a8ce:	e01d      	b.n	800a90c <HAL_RCC_OscConfig+0xb0>
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a8d8:	d10c      	bne.n	800a8f4 <HAL_RCC_OscConfig+0x98>
 800a8da:	4b70      	ldr	r3, [pc, #448]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4a6f      	ldr	r2, [pc, #444]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a8e4:	6013      	str	r3, [r2, #0]
 800a8e6:	4b6d      	ldr	r3, [pc, #436]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4a6c      	ldr	r2, [pc, #432]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8f0:	6013      	str	r3, [r2, #0]
 800a8f2:	e00b      	b.n	800a90c <HAL_RCC_OscConfig+0xb0>
 800a8f4:	4b69      	ldr	r3, [pc, #420]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	4a68      	ldr	r2, [pc, #416]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a8fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a8fe:	6013      	str	r3, [r2, #0]
 800a900:	4b66      	ldr	r3, [pc, #408]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4a65      	ldr	r2, [pc, #404]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a906:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a90a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d013      	beq.n	800a93c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a914:	f7fc fad4 	bl	8006ec0 <HAL_GetTick>
 800a918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a91a:	e008      	b.n	800a92e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a91c:	f7fc fad0 	bl	8006ec0 <HAL_GetTick>
 800a920:	4602      	mov	r2, r0
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	1ad3      	subs	r3, r2, r3
 800a926:	2b64      	cmp	r3, #100	; 0x64
 800a928:	d901      	bls.n	800a92e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a92a:	2303      	movs	r3, #3
 800a92c:	e207      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a92e:	4b5b      	ldr	r3, [pc, #364]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a936:	2b00      	cmp	r3, #0
 800a938:	d0f0      	beq.n	800a91c <HAL_RCC_OscConfig+0xc0>
 800a93a:	e014      	b.n	800a966 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a93c:	f7fc fac0 	bl	8006ec0 <HAL_GetTick>
 800a940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a942:	e008      	b.n	800a956 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a944:	f7fc fabc 	bl	8006ec0 <HAL_GetTick>
 800a948:	4602      	mov	r2, r0
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	1ad3      	subs	r3, r2, r3
 800a94e:	2b64      	cmp	r3, #100	; 0x64
 800a950:	d901      	bls.n	800a956 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a952:	2303      	movs	r3, #3
 800a954:	e1f3      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a956:	4b51      	ldr	r3, [pc, #324]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d1f0      	bne.n	800a944 <HAL_RCC_OscConfig+0xe8>
 800a962:	e000      	b.n	800a966 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a964:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f003 0302 	and.w	r3, r3, #2
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d063      	beq.n	800aa3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a972:	4b4a      	ldr	r3, [pc, #296]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	f003 030c 	and.w	r3, r3, #12
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00b      	beq.n	800a996 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a97e:	4b47      	ldr	r3, [pc, #284]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a986:	2b08      	cmp	r3, #8
 800a988:	d11c      	bne.n	800a9c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a98a:	4b44      	ldr	r3, [pc, #272]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a992:	2b00      	cmp	r3, #0
 800a994:	d116      	bne.n	800a9c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a996:	4b41      	ldr	r3, [pc, #260]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f003 0302 	and.w	r3, r3, #2
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d005      	beq.n	800a9ae <HAL_RCC_OscConfig+0x152>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	68db      	ldr	r3, [r3, #12]
 800a9a6:	2b01      	cmp	r3, #1
 800a9a8:	d001      	beq.n	800a9ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e1c7      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9ae:	4b3b      	ldr	r3, [pc, #236]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	691b      	ldr	r3, [r3, #16]
 800a9ba:	00db      	lsls	r3, r3, #3
 800a9bc:	4937      	ldr	r1, [pc, #220]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a9c2:	e03a      	b.n	800aa3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	68db      	ldr	r3, [r3, #12]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d020      	beq.n	800aa0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a9cc:	4b34      	ldr	r3, [pc, #208]	; (800aaa0 <HAL_RCC_OscConfig+0x244>)
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9d2:	f7fc fa75 	bl	8006ec0 <HAL_GetTick>
 800a9d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a9d8:	e008      	b.n	800a9ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a9da:	f7fc fa71 	bl	8006ec0 <HAL_GetTick>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	1ad3      	subs	r3, r2, r3
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d901      	bls.n	800a9ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a9e8:	2303      	movs	r3, #3
 800a9ea:	e1a8      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a9ec:	4b2b      	ldr	r3, [pc, #172]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f003 0302 	and.w	r3, r3, #2
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d0f0      	beq.n	800a9da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9f8:	4b28      	ldr	r3, [pc, #160]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	691b      	ldr	r3, [r3, #16]
 800aa04:	00db      	lsls	r3, r3, #3
 800aa06:	4925      	ldr	r1, [pc, #148]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	600b      	str	r3, [r1, #0]
 800aa0c:	e015      	b.n	800aa3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa0e:	4b24      	ldr	r3, [pc, #144]	; (800aaa0 <HAL_RCC_OscConfig+0x244>)
 800aa10:	2200      	movs	r2, #0
 800aa12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa14:	f7fc fa54 	bl	8006ec0 <HAL_GetTick>
 800aa18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa1a:	e008      	b.n	800aa2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa1c:	f7fc fa50 	bl	8006ec0 <HAL_GetTick>
 800aa20:	4602      	mov	r2, r0
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	1ad3      	subs	r3, r2, r3
 800aa26:	2b02      	cmp	r3, #2
 800aa28:	d901      	bls.n	800aa2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	e187      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa2e:	4b1b      	ldr	r3, [pc, #108]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f003 0302 	and.w	r3, r3, #2
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d1f0      	bne.n	800aa1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f003 0308 	and.w	r3, r3, #8
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d036      	beq.n	800aab4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	695b      	ldr	r3, [r3, #20]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d016      	beq.n	800aa7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aa4e:	4b15      	ldr	r3, [pc, #84]	; (800aaa4 <HAL_RCC_OscConfig+0x248>)
 800aa50:	2201      	movs	r2, #1
 800aa52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa54:	f7fc fa34 	bl	8006ec0 <HAL_GetTick>
 800aa58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aa5a:	e008      	b.n	800aa6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa5c:	f7fc fa30 	bl	8006ec0 <HAL_GetTick>
 800aa60:	4602      	mov	r2, r0
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	1ad3      	subs	r3, r2, r3
 800aa66:	2b02      	cmp	r3, #2
 800aa68:	d901      	bls.n	800aa6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800aa6a:	2303      	movs	r3, #3
 800aa6c:	e167      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aa6e:	4b0b      	ldr	r3, [pc, #44]	; (800aa9c <HAL_RCC_OscConfig+0x240>)
 800aa70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa72:	f003 0302 	and.w	r3, r3, #2
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d0f0      	beq.n	800aa5c <HAL_RCC_OscConfig+0x200>
 800aa7a:	e01b      	b.n	800aab4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa7c:	4b09      	ldr	r3, [pc, #36]	; (800aaa4 <HAL_RCC_OscConfig+0x248>)
 800aa7e:	2200      	movs	r2, #0
 800aa80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800aa82:	f7fc fa1d 	bl	8006ec0 <HAL_GetTick>
 800aa86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aa88:	e00e      	b.n	800aaa8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa8a:	f7fc fa19 	bl	8006ec0 <HAL_GetTick>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	1ad3      	subs	r3, r2, r3
 800aa94:	2b02      	cmp	r3, #2
 800aa96:	d907      	bls.n	800aaa8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e150      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
 800aa9c:	40023800 	.word	0x40023800
 800aaa0:	42470000 	.word	0x42470000
 800aaa4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aaa8:	4b88      	ldr	r3, [pc, #544]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800aaaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aaac:	f003 0302 	and.w	r3, r3, #2
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d1ea      	bne.n	800aa8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f003 0304 	and.w	r3, r3, #4
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	f000 8097 	beq.w	800abf0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aac2:	2300      	movs	r3, #0
 800aac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aac6:	4b81      	ldr	r3, [pc, #516]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800aac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d10f      	bne.n	800aaf2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aad2:	2300      	movs	r3, #0
 800aad4:	60bb      	str	r3, [r7, #8]
 800aad6:	4b7d      	ldr	r3, [pc, #500]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800aad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aada:	4a7c      	ldr	r2, [pc, #496]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800aadc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aae0:	6413      	str	r3, [r2, #64]	; 0x40
 800aae2:	4b7a      	ldr	r3, [pc, #488]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800aae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aaea:	60bb      	str	r3, [r7, #8]
 800aaec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aaf2:	4b77      	ldr	r3, [pc, #476]	; (800acd0 <HAL_RCC_OscConfig+0x474>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d118      	bne.n	800ab30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800aafe:	4b74      	ldr	r3, [pc, #464]	; (800acd0 <HAL_RCC_OscConfig+0x474>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4a73      	ldr	r2, [pc, #460]	; (800acd0 <HAL_RCC_OscConfig+0x474>)
 800ab04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ab0a:	f7fc f9d9 	bl	8006ec0 <HAL_GetTick>
 800ab0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab10:	e008      	b.n	800ab24 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab12:	f7fc f9d5 	bl	8006ec0 <HAL_GetTick>
 800ab16:	4602      	mov	r2, r0
 800ab18:	693b      	ldr	r3, [r7, #16]
 800ab1a:	1ad3      	subs	r3, r2, r3
 800ab1c:	2b02      	cmp	r3, #2
 800ab1e:	d901      	bls.n	800ab24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800ab20:	2303      	movs	r3, #3
 800ab22:	e10c      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab24:	4b6a      	ldr	r3, [pc, #424]	; (800acd0 <HAL_RCC_OscConfig+0x474>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d0f0      	beq.n	800ab12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	689b      	ldr	r3, [r3, #8]
 800ab34:	2b01      	cmp	r3, #1
 800ab36:	d106      	bne.n	800ab46 <HAL_RCC_OscConfig+0x2ea>
 800ab38:	4b64      	ldr	r3, [pc, #400]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab3c:	4a63      	ldr	r2, [pc, #396]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab3e:	f043 0301 	orr.w	r3, r3, #1
 800ab42:	6713      	str	r3, [r2, #112]	; 0x70
 800ab44:	e01c      	b.n	800ab80 <HAL_RCC_OscConfig+0x324>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	689b      	ldr	r3, [r3, #8]
 800ab4a:	2b05      	cmp	r3, #5
 800ab4c:	d10c      	bne.n	800ab68 <HAL_RCC_OscConfig+0x30c>
 800ab4e:	4b5f      	ldr	r3, [pc, #380]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab52:	4a5e      	ldr	r2, [pc, #376]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab54:	f043 0304 	orr.w	r3, r3, #4
 800ab58:	6713      	str	r3, [r2, #112]	; 0x70
 800ab5a:	4b5c      	ldr	r3, [pc, #368]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab5e:	4a5b      	ldr	r2, [pc, #364]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab60:	f043 0301 	orr.w	r3, r3, #1
 800ab64:	6713      	str	r3, [r2, #112]	; 0x70
 800ab66:	e00b      	b.n	800ab80 <HAL_RCC_OscConfig+0x324>
 800ab68:	4b58      	ldr	r3, [pc, #352]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab6c:	4a57      	ldr	r2, [pc, #348]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab6e:	f023 0301 	bic.w	r3, r3, #1
 800ab72:	6713      	str	r3, [r2, #112]	; 0x70
 800ab74:	4b55      	ldr	r3, [pc, #340]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab78:	4a54      	ldr	r2, [pc, #336]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ab7a:	f023 0304 	bic.w	r3, r3, #4
 800ab7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d015      	beq.n	800abb4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab88:	f7fc f99a 	bl	8006ec0 <HAL_GetTick>
 800ab8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ab8e:	e00a      	b.n	800aba6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ab90:	f7fc f996 	bl	8006ec0 <HAL_GetTick>
 800ab94:	4602      	mov	r2, r0
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	1ad3      	subs	r3, r2, r3
 800ab9a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d901      	bls.n	800aba6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800aba2:	2303      	movs	r3, #3
 800aba4:	e0cb      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aba6:	4b49      	ldr	r3, [pc, #292]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800aba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abaa:	f003 0302 	and.w	r3, r3, #2
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d0ee      	beq.n	800ab90 <HAL_RCC_OscConfig+0x334>
 800abb2:	e014      	b.n	800abde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800abb4:	f7fc f984 	bl	8006ec0 <HAL_GetTick>
 800abb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800abba:	e00a      	b.n	800abd2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800abbc:	f7fc f980 	bl	8006ec0 <HAL_GetTick>
 800abc0:	4602      	mov	r2, r0
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	1ad3      	subs	r3, r2, r3
 800abc6:	f241 3288 	movw	r2, #5000	; 0x1388
 800abca:	4293      	cmp	r3, r2
 800abcc:	d901      	bls.n	800abd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800abce:	2303      	movs	r3, #3
 800abd0:	e0b5      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800abd2:	4b3e      	ldr	r3, [pc, #248]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800abd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abd6:	f003 0302 	and.w	r3, r3, #2
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d1ee      	bne.n	800abbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800abde:	7dfb      	ldrb	r3, [r7, #23]
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d105      	bne.n	800abf0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800abe4:	4b39      	ldr	r3, [pc, #228]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800abe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abe8:	4a38      	ldr	r2, [pc, #224]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800abea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800abee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	699b      	ldr	r3, [r3, #24]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	f000 80a1 	beq.w	800ad3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800abfa:	4b34      	ldr	r3, [pc, #208]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	f003 030c 	and.w	r3, r3, #12
 800ac02:	2b08      	cmp	r3, #8
 800ac04:	d05c      	beq.n	800acc0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	699b      	ldr	r3, [r3, #24]
 800ac0a:	2b02      	cmp	r3, #2
 800ac0c:	d141      	bne.n	800ac92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac0e:	4b31      	ldr	r3, [pc, #196]	; (800acd4 <HAL_RCC_OscConfig+0x478>)
 800ac10:	2200      	movs	r2, #0
 800ac12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac14:	f7fc f954 	bl	8006ec0 <HAL_GetTick>
 800ac18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac1a:	e008      	b.n	800ac2e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac1c:	f7fc f950 	bl	8006ec0 <HAL_GetTick>
 800ac20:	4602      	mov	r2, r0
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	1ad3      	subs	r3, r2, r3
 800ac26:	2b02      	cmp	r3, #2
 800ac28:	d901      	bls.n	800ac2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800ac2a:	2303      	movs	r3, #3
 800ac2c:	e087      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac2e:	4b27      	ldr	r3, [pc, #156]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1f0      	bne.n	800ac1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	69da      	ldr	r2, [r3, #28]
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6a1b      	ldr	r3, [r3, #32]
 800ac42:	431a      	orrs	r2, r3
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac48:	019b      	lsls	r3, r3, #6
 800ac4a:	431a      	orrs	r2, r3
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac50:	085b      	lsrs	r3, r3, #1
 800ac52:	3b01      	subs	r3, #1
 800ac54:	041b      	lsls	r3, r3, #16
 800ac56:	431a      	orrs	r2, r3
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac5c:	061b      	lsls	r3, r3, #24
 800ac5e:	491b      	ldr	r1, [pc, #108]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ac60:	4313      	orrs	r3, r2
 800ac62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ac64:	4b1b      	ldr	r3, [pc, #108]	; (800acd4 <HAL_RCC_OscConfig+0x478>)
 800ac66:	2201      	movs	r2, #1
 800ac68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac6a:	f7fc f929 	bl	8006ec0 <HAL_GetTick>
 800ac6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac70:	e008      	b.n	800ac84 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac72:	f7fc f925 	bl	8006ec0 <HAL_GetTick>
 800ac76:	4602      	mov	r2, r0
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	1ad3      	subs	r3, r2, r3
 800ac7c:	2b02      	cmp	r3, #2
 800ac7e:	d901      	bls.n	800ac84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800ac80:	2303      	movs	r3, #3
 800ac82:	e05c      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac84:	4b11      	ldr	r3, [pc, #68]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d0f0      	beq.n	800ac72 <HAL_RCC_OscConfig+0x416>
 800ac90:	e054      	b.n	800ad3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac92:	4b10      	ldr	r3, [pc, #64]	; (800acd4 <HAL_RCC_OscConfig+0x478>)
 800ac94:	2200      	movs	r2, #0
 800ac96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac98:	f7fc f912 	bl	8006ec0 <HAL_GetTick>
 800ac9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac9e:	e008      	b.n	800acb2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aca0:	f7fc f90e 	bl	8006ec0 <HAL_GetTick>
 800aca4:	4602      	mov	r2, r0
 800aca6:	693b      	ldr	r3, [r7, #16]
 800aca8:	1ad3      	subs	r3, r2, r3
 800acaa:	2b02      	cmp	r3, #2
 800acac:	d901      	bls.n	800acb2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800acae:	2303      	movs	r3, #3
 800acb0:	e045      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800acb2:	4b06      	ldr	r3, [pc, #24]	; (800accc <HAL_RCC_OscConfig+0x470>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d1f0      	bne.n	800aca0 <HAL_RCC_OscConfig+0x444>
 800acbe:	e03d      	b.n	800ad3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	699b      	ldr	r3, [r3, #24]
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d107      	bne.n	800acd8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	e038      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
 800accc:	40023800 	.word	0x40023800
 800acd0:	40007000 	.word	0x40007000
 800acd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800acd8:	4b1b      	ldr	r3, [pc, #108]	; (800ad48 <HAL_RCC_OscConfig+0x4ec>)
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	699b      	ldr	r3, [r3, #24]
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d028      	beq.n	800ad38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d121      	bne.n	800ad38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800acfe:	429a      	cmp	r2, r3
 800ad00:	d11a      	bne.n	800ad38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ad02:	68fa      	ldr	r2, [r7, #12]
 800ad04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800ad08:	4013      	ands	r3, r2
 800ad0a:	687a      	ldr	r2, [r7, #4]
 800ad0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ad0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d111      	bne.n	800ad38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad1e:	085b      	lsrs	r3, r3, #1
 800ad20:	3b01      	subs	r3, #1
 800ad22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ad24:	429a      	cmp	r2, r3
 800ad26:	d107      	bne.n	800ad38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ad34:	429a      	cmp	r2, r3
 800ad36:	d001      	beq.n	800ad3c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800ad38:	2301      	movs	r3, #1
 800ad3a:	e000      	b.n	800ad3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800ad3c:	2300      	movs	r3, #0
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3718      	adds	r7, #24
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	40023800 	.word	0x40023800

0800ad4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b084      	sub	sp, #16
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d101      	bne.n	800ad60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	e0cc      	b.n	800aefa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ad60:	4b68      	ldr	r3, [pc, #416]	; (800af04 <HAL_RCC_ClockConfig+0x1b8>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f003 0307 	and.w	r3, r3, #7
 800ad68:	683a      	ldr	r2, [r7, #0]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d90c      	bls.n	800ad88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad6e:	4b65      	ldr	r3, [pc, #404]	; (800af04 <HAL_RCC_ClockConfig+0x1b8>)
 800ad70:	683a      	ldr	r2, [r7, #0]
 800ad72:	b2d2      	uxtb	r2, r2
 800ad74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad76:	4b63      	ldr	r3, [pc, #396]	; (800af04 <HAL_RCC_ClockConfig+0x1b8>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f003 0307 	and.w	r3, r3, #7
 800ad7e:	683a      	ldr	r2, [r7, #0]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d001      	beq.n	800ad88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ad84:	2301      	movs	r3, #1
 800ad86:	e0b8      	b.n	800aefa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f003 0302 	and.w	r3, r3, #2
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d020      	beq.n	800add6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f003 0304 	and.w	r3, r3, #4
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d005      	beq.n	800adac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ada0:	4b59      	ldr	r3, [pc, #356]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	4a58      	ldr	r2, [pc, #352]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800ada6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800adaa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f003 0308 	and.w	r3, r3, #8
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d005      	beq.n	800adc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800adb8:	4b53      	ldr	r3, [pc, #332]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	4a52      	ldr	r2, [pc, #328]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800adbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800adc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800adc4:	4b50      	ldr	r3, [pc, #320]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	494d      	ldr	r1, [pc, #308]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800add2:	4313      	orrs	r3, r2
 800add4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	f003 0301 	and.w	r3, r3, #1
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d044      	beq.n	800ae6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d107      	bne.n	800adfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800adea:	4b47      	ldr	r3, [pc, #284]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d119      	bne.n	800ae2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	e07f      	b.n	800aefa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	2b02      	cmp	r3, #2
 800ae00:	d003      	beq.n	800ae0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ae06:	2b03      	cmp	r3, #3
 800ae08:	d107      	bne.n	800ae1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ae0a:	4b3f      	ldr	r3, [pc, #252]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d109      	bne.n	800ae2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae16:	2301      	movs	r3, #1
 800ae18:	e06f      	b.n	800aefa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ae1a:	4b3b      	ldr	r3, [pc, #236]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f003 0302 	and.w	r3, r3, #2
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d101      	bne.n	800ae2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae26:	2301      	movs	r3, #1
 800ae28:	e067      	b.n	800aefa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ae2a:	4b37      	ldr	r3, [pc, #220]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800ae2c:	689b      	ldr	r3, [r3, #8]
 800ae2e:	f023 0203 	bic.w	r2, r3, #3
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	4934      	ldr	r1, [pc, #208]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ae3c:	f7fc f840 	bl	8006ec0 <HAL_GetTick>
 800ae40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae42:	e00a      	b.n	800ae5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae44:	f7fc f83c 	bl	8006ec0 <HAL_GetTick>
 800ae48:	4602      	mov	r2, r0
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d901      	bls.n	800ae5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ae56:	2303      	movs	r3, #3
 800ae58:	e04f      	b.n	800aefa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae5a:	4b2b      	ldr	r3, [pc, #172]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800ae5c:	689b      	ldr	r3, [r3, #8]
 800ae5e:	f003 020c 	and.w	r2, r3, #12
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	685b      	ldr	r3, [r3, #4]
 800ae66:	009b      	lsls	r3, r3, #2
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d1eb      	bne.n	800ae44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ae6c:	4b25      	ldr	r3, [pc, #148]	; (800af04 <HAL_RCC_ClockConfig+0x1b8>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f003 0307 	and.w	r3, r3, #7
 800ae74:	683a      	ldr	r2, [r7, #0]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d20c      	bcs.n	800ae94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae7a:	4b22      	ldr	r3, [pc, #136]	; (800af04 <HAL_RCC_ClockConfig+0x1b8>)
 800ae7c:	683a      	ldr	r2, [r7, #0]
 800ae7e:	b2d2      	uxtb	r2, r2
 800ae80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae82:	4b20      	ldr	r3, [pc, #128]	; (800af04 <HAL_RCC_ClockConfig+0x1b8>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f003 0307 	and.w	r3, r3, #7
 800ae8a:	683a      	ldr	r2, [r7, #0]
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d001      	beq.n	800ae94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ae90:	2301      	movs	r3, #1
 800ae92:	e032      	b.n	800aefa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f003 0304 	and.w	r3, r3, #4
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d008      	beq.n	800aeb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aea0:	4b19      	ldr	r3, [pc, #100]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	68db      	ldr	r3, [r3, #12]
 800aeac:	4916      	ldr	r1, [pc, #88]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f003 0308 	and.w	r3, r3, #8
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d009      	beq.n	800aed2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800aebe:	4b12      	ldr	r3, [pc, #72]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800aec0:	689b      	ldr	r3, [r3, #8]
 800aec2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	691b      	ldr	r3, [r3, #16]
 800aeca:	00db      	lsls	r3, r3, #3
 800aecc:	490e      	ldr	r1, [pc, #56]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800aece:	4313      	orrs	r3, r2
 800aed0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800aed2:	f000 f821 	bl	800af18 <HAL_RCC_GetSysClockFreq>
 800aed6:	4602      	mov	r2, r0
 800aed8:	4b0b      	ldr	r3, [pc, #44]	; (800af08 <HAL_RCC_ClockConfig+0x1bc>)
 800aeda:	689b      	ldr	r3, [r3, #8]
 800aedc:	091b      	lsrs	r3, r3, #4
 800aede:	f003 030f 	and.w	r3, r3, #15
 800aee2:	490a      	ldr	r1, [pc, #40]	; (800af0c <HAL_RCC_ClockConfig+0x1c0>)
 800aee4:	5ccb      	ldrb	r3, [r1, r3]
 800aee6:	fa22 f303 	lsr.w	r3, r2, r3
 800aeea:	4a09      	ldr	r2, [pc, #36]	; (800af10 <HAL_RCC_ClockConfig+0x1c4>)
 800aeec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800aeee:	4b09      	ldr	r3, [pc, #36]	; (800af14 <HAL_RCC_ClockConfig+0x1c8>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	4618      	mov	r0, r3
 800aef4:	f7f7 fdaa 	bl	8002a4c <HAL_InitTick>

  return HAL_OK;
 800aef8:	2300      	movs	r3, #0
}
 800aefa:	4618      	mov	r0, r3
 800aefc:	3710      	adds	r7, #16
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}
 800af02:	bf00      	nop
 800af04:	40023c00 	.word	0x40023c00
 800af08:	40023800 	.word	0x40023800
 800af0c:	08013048 	.word	0x08013048
 800af10:	20000008 	.word	0x20000008
 800af14:	2000000c 	.word	0x2000000c

0800af18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800af1c:	b094      	sub	sp, #80	; 0x50
 800af1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800af20:	2300      	movs	r3, #0
 800af22:	647b      	str	r3, [r7, #68]	; 0x44
 800af24:	2300      	movs	r3, #0
 800af26:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af28:	2300      	movs	r3, #0
 800af2a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800af2c:	2300      	movs	r3, #0
 800af2e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af30:	4b79      	ldr	r3, [pc, #484]	; (800b118 <HAL_RCC_GetSysClockFreq+0x200>)
 800af32:	689b      	ldr	r3, [r3, #8]
 800af34:	f003 030c 	and.w	r3, r3, #12
 800af38:	2b08      	cmp	r3, #8
 800af3a:	d00d      	beq.n	800af58 <HAL_RCC_GetSysClockFreq+0x40>
 800af3c:	2b08      	cmp	r3, #8
 800af3e:	f200 80e1 	bhi.w	800b104 <HAL_RCC_GetSysClockFreq+0x1ec>
 800af42:	2b00      	cmp	r3, #0
 800af44:	d002      	beq.n	800af4c <HAL_RCC_GetSysClockFreq+0x34>
 800af46:	2b04      	cmp	r3, #4
 800af48:	d003      	beq.n	800af52 <HAL_RCC_GetSysClockFreq+0x3a>
 800af4a:	e0db      	b.n	800b104 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800af4c:	4b73      	ldr	r3, [pc, #460]	; (800b11c <HAL_RCC_GetSysClockFreq+0x204>)
 800af4e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800af50:	e0db      	b.n	800b10a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800af52:	4b73      	ldr	r3, [pc, #460]	; (800b120 <HAL_RCC_GetSysClockFreq+0x208>)
 800af54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800af56:	e0d8      	b.n	800b10a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800af58:	4b6f      	ldr	r3, [pc, #444]	; (800b118 <HAL_RCC_GetSysClockFreq+0x200>)
 800af5a:	685b      	ldr	r3, [r3, #4]
 800af5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800af60:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800af62:	4b6d      	ldr	r3, [pc, #436]	; (800b118 <HAL_RCC_GetSysClockFreq+0x200>)
 800af64:	685b      	ldr	r3, [r3, #4]
 800af66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d063      	beq.n	800b036 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800af6e:	4b6a      	ldr	r3, [pc, #424]	; (800b118 <HAL_RCC_GetSysClockFreq+0x200>)
 800af70:	685b      	ldr	r3, [r3, #4]
 800af72:	099b      	lsrs	r3, r3, #6
 800af74:	2200      	movs	r2, #0
 800af76:	63bb      	str	r3, [r7, #56]	; 0x38
 800af78:	63fa      	str	r2, [r7, #60]	; 0x3c
 800af7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af80:	633b      	str	r3, [r7, #48]	; 0x30
 800af82:	2300      	movs	r3, #0
 800af84:	637b      	str	r3, [r7, #52]	; 0x34
 800af86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800af8a:	4622      	mov	r2, r4
 800af8c:	462b      	mov	r3, r5
 800af8e:	f04f 0000 	mov.w	r0, #0
 800af92:	f04f 0100 	mov.w	r1, #0
 800af96:	0159      	lsls	r1, r3, #5
 800af98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800af9c:	0150      	lsls	r0, r2, #5
 800af9e:	4602      	mov	r2, r0
 800afa0:	460b      	mov	r3, r1
 800afa2:	4621      	mov	r1, r4
 800afa4:	1a51      	subs	r1, r2, r1
 800afa6:	6139      	str	r1, [r7, #16]
 800afa8:	4629      	mov	r1, r5
 800afaa:	eb63 0301 	sbc.w	r3, r3, r1
 800afae:	617b      	str	r3, [r7, #20]
 800afb0:	f04f 0200 	mov.w	r2, #0
 800afb4:	f04f 0300 	mov.w	r3, #0
 800afb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800afbc:	4659      	mov	r1, fp
 800afbe:	018b      	lsls	r3, r1, #6
 800afc0:	4651      	mov	r1, sl
 800afc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800afc6:	4651      	mov	r1, sl
 800afc8:	018a      	lsls	r2, r1, #6
 800afca:	4651      	mov	r1, sl
 800afcc:	ebb2 0801 	subs.w	r8, r2, r1
 800afd0:	4659      	mov	r1, fp
 800afd2:	eb63 0901 	sbc.w	r9, r3, r1
 800afd6:	f04f 0200 	mov.w	r2, #0
 800afda:	f04f 0300 	mov.w	r3, #0
 800afde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800afe2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800afe6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800afea:	4690      	mov	r8, r2
 800afec:	4699      	mov	r9, r3
 800afee:	4623      	mov	r3, r4
 800aff0:	eb18 0303 	adds.w	r3, r8, r3
 800aff4:	60bb      	str	r3, [r7, #8]
 800aff6:	462b      	mov	r3, r5
 800aff8:	eb49 0303 	adc.w	r3, r9, r3
 800affc:	60fb      	str	r3, [r7, #12]
 800affe:	f04f 0200 	mov.w	r2, #0
 800b002:	f04f 0300 	mov.w	r3, #0
 800b006:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800b00a:	4629      	mov	r1, r5
 800b00c:	024b      	lsls	r3, r1, #9
 800b00e:	4621      	mov	r1, r4
 800b010:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800b014:	4621      	mov	r1, r4
 800b016:	024a      	lsls	r2, r1, #9
 800b018:	4610      	mov	r0, r2
 800b01a:	4619      	mov	r1, r3
 800b01c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b01e:	2200      	movs	r2, #0
 800b020:	62bb      	str	r3, [r7, #40]	; 0x28
 800b022:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b024:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b028:	f7f5 fe2e 	bl	8000c88 <__aeabi_uldivmod>
 800b02c:	4602      	mov	r2, r0
 800b02e:	460b      	mov	r3, r1
 800b030:	4613      	mov	r3, r2
 800b032:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b034:	e058      	b.n	800b0e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b036:	4b38      	ldr	r3, [pc, #224]	; (800b118 <HAL_RCC_GetSysClockFreq+0x200>)
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	099b      	lsrs	r3, r3, #6
 800b03c:	2200      	movs	r2, #0
 800b03e:	4618      	mov	r0, r3
 800b040:	4611      	mov	r1, r2
 800b042:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800b046:	623b      	str	r3, [r7, #32]
 800b048:	2300      	movs	r3, #0
 800b04a:	627b      	str	r3, [r7, #36]	; 0x24
 800b04c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800b050:	4642      	mov	r2, r8
 800b052:	464b      	mov	r3, r9
 800b054:	f04f 0000 	mov.w	r0, #0
 800b058:	f04f 0100 	mov.w	r1, #0
 800b05c:	0159      	lsls	r1, r3, #5
 800b05e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b062:	0150      	lsls	r0, r2, #5
 800b064:	4602      	mov	r2, r0
 800b066:	460b      	mov	r3, r1
 800b068:	4641      	mov	r1, r8
 800b06a:	ebb2 0a01 	subs.w	sl, r2, r1
 800b06e:	4649      	mov	r1, r9
 800b070:	eb63 0b01 	sbc.w	fp, r3, r1
 800b074:	f04f 0200 	mov.w	r2, #0
 800b078:	f04f 0300 	mov.w	r3, #0
 800b07c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800b080:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800b084:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800b088:	ebb2 040a 	subs.w	r4, r2, sl
 800b08c:	eb63 050b 	sbc.w	r5, r3, fp
 800b090:	f04f 0200 	mov.w	r2, #0
 800b094:	f04f 0300 	mov.w	r3, #0
 800b098:	00eb      	lsls	r3, r5, #3
 800b09a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b09e:	00e2      	lsls	r2, r4, #3
 800b0a0:	4614      	mov	r4, r2
 800b0a2:	461d      	mov	r5, r3
 800b0a4:	4643      	mov	r3, r8
 800b0a6:	18e3      	adds	r3, r4, r3
 800b0a8:	603b      	str	r3, [r7, #0]
 800b0aa:	464b      	mov	r3, r9
 800b0ac:	eb45 0303 	adc.w	r3, r5, r3
 800b0b0:	607b      	str	r3, [r7, #4]
 800b0b2:	f04f 0200 	mov.w	r2, #0
 800b0b6:	f04f 0300 	mov.w	r3, #0
 800b0ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b0be:	4629      	mov	r1, r5
 800b0c0:	028b      	lsls	r3, r1, #10
 800b0c2:	4621      	mov	r1, r4
 800b0c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b0c8:	4621      	mov	r1, r4
 800b0ca:	028a      	lsls	r2, r1, #10
 800b0cc:	4610      	mov	r0, r2
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	61bb      	str	r3, [r7, #24]
 800b0d6:	61fa      	str	r2, [r7, #28]
 800b0d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b0dc:	f7f5 fdd4 	bl	8000c88 <__aeabi_uldivmod>
 800b0e0:	4602      	mov	r2, r0
 800b0e2:	460b      	mov	r3, r1
 800b0e4:	4613      	mov	r3, r2
 800b0e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b0e8:	4b0b      	ldr	r3, [pc, #44]	; (800b118 <HAL_RCC_GetSysClockFreq+0x200>)
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	0c1b      	lsrs	r3, r3, #16
 800b0ee:	f003 0303 	and.w	r3, r3, #3
 800b0f2:	3301      	adds	r3, #1
 800b0f4:	005b      	lsls	r3, r3, #1
 800b0f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800b0f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b0fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b100:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b102:	e002      	b.n	800b10a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b104:	4b05      	ldr	r3, [pc, #20]	; (800b11c <HAL_RCC_GetSysClockFreq+0x204>)
 800b106:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800b108:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b10a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	3750      	adds	r7, #80	; 0x50
 800b110:	46bd      	mov	sp, r7
 800b112:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b116:	bf00      	nop
 800b118:	40023800 	.word	0x40023800
 800b11c:	00f42400 	.word	0x00f42400
 800b120:	007a1200 	.word	0x007a1200

0800b124 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b124:	b480      	push	{r7}
 800b126:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b128:	4b03      	ldr	r3, [pc, #12]	; (800b138 <HAL_RCC_GetHCLKFreq+0x14>)
 800b12a:	681b      	ldr	r3, [r3, #0]
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	46bd      	mov	sp, r7
 800b130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b134:	4770      	bx	lr
 800b136:	bf00      	nop
 800b138:	20000008 	.word	0x20000008

0800b13c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b140:	f7ff fff0 	bl	800b124 <HAL_RCC_GetHCLKFreq>
 800b144:	4602      	mov	r2, r0
 800b146:	4b05      	ldr	r3, [pc, #20]	; (800b15c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b148:	689b      	ldr	r3, [r3, #8]
 800b14a:	0a9b      	lsrs	r3, r3, #10
 800b14c:	f003 0307 	and.w	r3, r3, #7
 800b150:	4903      	ldr	r1, [pc, #12]	; (800b160 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b152:	5ccb      	ldrb	r3, [r1, r3]
 800b154:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b158:	4618      	mov	r0, r3
 800b15a:	bd80      	pop	{r7, pc}
 800b15c:	40023800 	.word	0x40023800
 800b160:	08013058 	.word	0x08013058

0800b164 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b168:	f7ff ffdc 	bl	800b124 <HAL_RCC_GetHCLKFreq>
 800b16c:	4602      	mov	r2, r0
 800b16e:	4b05      	ldr	r3, [pc, #20]	; (800b184 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b170:	689b      	ldr	r3, [r3, #8]
 800b172:	0b5b      	lsrs	r3, r3, #13
 800b174:	f003 0307 	and.w	r3, r3, #7
 800b178:	4903      	ldr	r1, [pc, #12]	; (800b188 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b17a:	5ccb      	ldrb	r3, [r1, r3]
 800b17c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b180:	4618      	mov	r0, r3
 800b182:	bd80      	pop	{r7, pc}
 800b184:	40023800 	.word	0x40023800
 800b188:	08013058 	.word	0x08013058

0800b18c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b18c:	b480      	push	{r7}
 800b18e:	b083      	sub	sp, #12
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	220f      	movs	r2, #15
 800b19a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b19c:	4b12      	ldr	r3, [pc, #72]	; (800b1e8 <HAL_RCC_GetClockConfig+0x5c>)
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	f003 0203 	and.w	r2, r3, #3
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b1a8:	4b0f      	ldr	r3, [pc, #60]	; (800b1e8 <HAL_RCC_GetClockConfig+0x5c>)
 800b1aa:	689b      	ldr	r3, [r3, #8]
 800b1ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b1b4:	4b0c      	ldr	r3, [pc, #48]	; (800b1e8 <HAL_RCC_GetClockConfig+0x5c>)
 800b1b6:	689b      	ldr	r3, [r3, #8]
 800b1b8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800b1c0:	4b09      	ldr	r3, [pc, #36]	; (800b1e8 <HAL_RCC_GetClockConfig+0x5c>)
 800b1c2:	689b      	ldr	r3, [r3, #8]
 800b1c4:	08db      	lsrs	r3, r3, #3
 800b1c6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b1ce:	4b07      	ldr	r3, [pc, #28]	; (800b1ec <HAL_RCC_GetClockConfig+0x60>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f003 0207 	and.w	r2, r3, #7
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	601a      	str	r2, [r3, #0]
}
 800b1da:	bf00      	nop
 800b1dc:	370c      	adds	r7, #12
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e4:	4770      	bx	lr
 800b1e6:	bf00      	nop
 800b1e8:	40023800 	.word	0x40023800
 800b1ec:	40023c00 	.word	0x40023c00

0800b1f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d101      	bne.n	800b202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	e041      	b.n	800b286 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b208:	b2db      	uxtb	r3, r3
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d106      	bne.n	800b21c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2200      	movs	r2, #0
 800b212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	f7f8 f974 	bl	8003504 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2202      	movs	r2, #2
 800b220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681a      	ldr	r2, [r3, #0]
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	3304      	adds	r3, #4
 800b22c:	4619      	mov	r1, r3
 800b22e:	4610      	mov	r0, r2
 800b230:	f000 fb6a 	bl	800b908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2201      	movs	r2, #1
 800b238:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2201      	movs	r2, #1
 800b240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2201      	movs	r2, #1
 800b248:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2201      	movs	r2, #1
 800b250:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2201      	movs	r2, #1
 800b258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2201      	movs	r2, #1
 800b260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2201      	movs	r2, #1
 800b268:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2201      	movs	r2, #1
 800b270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2201      	movs	r2, #1
 800b278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3708      	adds	r7, #8
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
	...

0800b290 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b290:	b480      	push	{r7}
 800b292:	b085      	sub	sp, #20
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d001      	beq.n	800b2a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	e04e      	b.n	800b346 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2202      	movs	r2, #2
 800b2ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	68da      	ldr	r2, [r3, #12]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f042 0201 	orr.w	r2, r2, #1
 800b2be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a23      	ldr	r2, [pc, #140]	; (800b354 <HAL_TIM_Base_Start_IT+0xc4>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d022      	beq.n	800b310 <HAL_TIM_Base_Start_IT+0x80>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2d2:	d01d      	beq.n	800b310 <HAL_TIM_Base_Start_IT+0x80>
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	4a1f      	ldr	r2, [pc, #124]	; (800b358 <HAL_TIM_Base_Start_IT+0xc8>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d018      	beq.n	800b310 <HAL_TIM_Base_Start_IT+0x80>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4a1e      	ldr	r2, [pc, #120]	; (800b35c <HAL_TIM_Base_Start_IT+0xcc>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d013      	beq.n	800b310 <HAL_TIM_Base_Start_IT+0x80>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4a1c      	ldr	r2, [pc, #112]	; (800b360 <HAL_TIM_Base_Start_IT+0xd0>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d00e      	beq.n	800b310 <HAL_TIM_Base_Start_IT+0x80>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	4a1b      	ldr	r2, [pc, #108]	; (800b364 <HAL_TIM_Base_Start_IT+0xd4>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	d009      	beq.n	800b310 <HAL_TIM_Base_Start_IT+0x80>
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	4a19      	ldr	r2, [pc, #100]	; (800b368 <HAL_TIM_Base_Start_IT+0xd8>)
 800b302:	4293      	cmp	r3, r2
 800b304:	d004      	beq.n	800b310 <HAL_TIM_Base_Start_IT+0x80>
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	4a18      	ldr	r2, [pc, #96]	; (800b36c <HAL_TIM_Base_Start_IT+0xdc>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d111      	bne.n	800b334 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	689b      	ldr	r3, [r3, #8]
 800b316:	f003 0307 	and.w	r3, r3, #7
 800b31a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2b06      	cmp	r3, #6
 800b320:	d010      	beq.n	800b344 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	681a      	ldr	r2, [r3, #0]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f042 0201 	orr.w	r2, r2, #1
 800b330:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b332:	e007      	b.n	800b344 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	681a      	ldr	r2, [r3, #0]
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	f042 0201 	orr.w	r2, r2, #1
 800b342:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b344:	2300      	movs	r3, #0
}
 800b346:	4618      	mov	r0, r3
 800b348:	3714      	adds	r7, #20
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr
 800b352:	bf00      	nop
 800b354:	40010000 	.word	0x40010000
 800b358:	40000400 	.word	0x40000400
 800b35c:	40000800 	.word	0x40000800
 800b360:	40000c00 	.word	0x40000c00
 800b364:	40010400 	.word	0x40010400
 800b368:	40014000 	.word	0x40014000
 800b36c:	40001800 	.word	0x40001800

0800b370 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b370:	b480      	push	{r7}
 800b372:	b083      	sub	sp, #12
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	68da      	ldr	r2, [r3, #12]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f022 0201 	bic.w	r2, r2, #1
 800b386:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	6a1a      	ldr	r2, [r3, #32]
 800b38e:	f241 1311 	movw	r3, #4369	; 0x1111
 800b392:	4013      	ands	r3, r2
 800b394:	2b00      	cmp	r3, #0
 800b396:	d10f      	bne.n	800b3b8 <HAL_TIM_Base_Stop_IT+0x48>
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	6a1a      	ldr	r2, [r3, #32]
 800b39e:	f240 4344 	movw	r3, #1092	; 0x444
 800b3a2:	4013      	ands	r3, r2
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d107      	bne.n	800b3b8 <HAL_TIM_Base_Stop_IT+0x48>
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	681a      	ldr	r2, [r3, #0]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	f022 0201 	bic.w	r2, r2, #1
 800b3b6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b3c0:	2300      	movs	r3, #0
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	370c      	adds	r7, #12
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3cc:	4770      	bx	lr

0800b3ce <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800b3ce:	b580      	push	{r7, lr}
 800b3d0:	b086      	sub	sp, #24
 800b3d2:	af00      	add	r7, sp, #0
 800b3d4:	6078      	str	r0, [r7, #4]
 800b3d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d101      	bne.n	800b3e2 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	e097      	b.n	800b512 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3e8:	b2db      	uxtb	r3, r3
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d106      	bne.n	800b3fc <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f7f7 ffc4 	bl	8003384 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2202      	movs	r2, #2
 800b400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	6812      	ldr	r2, [r2, #0]
 800b40e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b412:	f023 0307 	bic.w	r3, r3, #7
 800b416:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681a      	ldr	r2, [r3, #0]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	3304      	adds	r3, #4
 800b420:	4619      	mov	r1, r3
 800b422:	4610      	mov	r0, r2
 800b424:	f000 fa70 	bl	800b908 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	699b      	ldr	r3, [r3, #24]
 800b436:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	6a1b      	ldr	r3, [r3, #32]
 800b43e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	697a      	ldr	r2, [r7, #20]
 800b446:	4313      	orrs	r3, r2
 800b448:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b450:	f023 0303 	bic.w	r3, r3, #3
 800b454:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	689a      	ldr	r2, [r3, #8]
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	699b      	ldr	r3, [r3, #24]
 800b45e:	021b      	lsls	r3, r3, #8
 800b460:	4313      	orrs	r3, r2
 800b462:	693a      	ldr	r2, [r7, #16]
 800b464:	4313      	orrs	r3, r2
 800b466:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b468:	693b      	ldr	r3, [r7, #16]
 800b46a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b46e:	f023 030c 	bic.w	r3, r3, #12
 800b472:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b47a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b47e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	68da      	ldr	r2, [r3, #12]
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	69db      	ldr	r3, [r3, #28]
 800b488:	021b      	lsls	r3, r3, #8
 800b48a:	4313      	orrs	r3, r2
 800b48c:	693a      	ldr	r2, [r7, #16]
 800b48e:	4313      	orrs	r3, r2
 800b490:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	691b      	ldr	r3, [r3, #16]
 800b496:	011a      	lsls	r2, r3, #4
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	6a1b      	ldr	r3, [r3, #32]
 800b49c:	031b      	lsls	r3, r3, #12
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b4ac:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800b4b4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	685a      	ldr	r2, [r3, #4]
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	695b      	ldr	r3, [r3, #20]
 800b4be:	011b      	lsls	r3, r3, #4
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	68fa      	ldr	r2, [r7, #12]
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	697a      	ldr	r2, [r7, #20]
 800b4ce:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	693a      	ldr	r2, [r7, #16]
 800b4d6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68fa      	ldr	r2, [r7, #12]
 800b4de:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2201      	movs	r2, #1
 800b4e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2201      	movs	r2, #1
 800b504:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2201      	movs	r2, #1
 800b50c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b510:	2300      	movs	r3, #0
}
 800b512:	4618      	mov	r0, r3
 800b514:	3718      	adds	r7, #24
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}

0800b51a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b51a:	b580      	push	{r7, lr}
 800b51c:	b082      	sub	sp, #8
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	691b      	ldr	r3, [r3, #16]
 800b528:	f003 0302 	and.w	r3, r3, #2
 800b52c:	2b02      	cmp	r3, #2
 800b52e:	d122      	bne.n	800b576 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	68db      	ldr	r3, [r3, #12]
 800b536:	f003 0302 	and.w	r3, r3, #2
 800b53a:	2b02      	cmp	r3, #2
 800b53c:	d11b      	bne.n	800b576 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	f06f 0202 	mvn.w	r2, #2
 800b546:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2201      	movs	r2, #1
 800b54c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	699b      	ldr	r3, [r3, #24]
 800b554:	f003 0303 	and.w	r3, r3, #3
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d003      	beq.n	800b564 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	f000 f9b5 	bl	800b8cc <HAL_TIM_IC_CaptureCallback>
 800b562:	e005      	b.n	800b570 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f000 f9a7 	bl	800b8b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 f9b8 	bl	800b8e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	691b      	ldr	r3, [r3, #16]
 800b57c:	f003 0304 	and.w	r3, r3, #4
 800b580:	2b04      	cmp	r3, #4
 800b582:	d122      	bne.n	800b5ca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	68db      	ldr	r3, [r3, #12]
 800b58a:	f003 0304 	and.w	r3, r3, #4
 800b58e:	2b04      	cmp	r3, #4
 800b590:	d11b      	bne.n	800b5ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	f06f 0204 	mvn.w	r2, #4
 800b59a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2202      	movs	r2, #2
 800b5a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	699b      	ldr	r3, [r3, #24]
 800b5a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d003      	beq.n	800b5b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f000 f98b 	bl	800b8cc <HAL_TIM_IC_CaptureCallback>
 800b5b6:	e005      	b.n	800b5c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f000 f97d 	bl	800b8b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f000 f98e 	bl	800b8e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	691b      	ldr	r3, [r3, #16]
 800b5d0:	f003 0308 	and.w	r3, r3, #8
 800b5d4:	2b08      	cmp	r3, #8
 800b5d6:	d122      	bne.n	800b61e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	68db      	ldr	r3, [r3, #12]
 800b5de:	f003 0308 	and.w	r3, r3, #8
 800b5e2:	2b08      	cmp	r3, #8
 800b5e4:	d11b      	bne.n	800b61e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f06f 0208 	mvn.w	r2, #8
 800b5ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2204      	movs	r2, #4
 800b5f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	69db      	ldr	r3, [r3, #28]
 800b5fc:	f003 0303 	and.w	r3, r3, #3
 800b600:	2b00      	cmp	r3, #0
 800b602:	d003      	beq.n	800b60c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f000 f961 	bl	800b8cc <HAL_TIM_IC_CaptureCallback>
 800b60a:	e005      	b.n	800b618 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 f953 	bl	800b8b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 f964 	bl	800b8e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2200      	movs	r2, #0
 800b61c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	691b      	ldr	r3, [r3, #16]
 800b624:	f003 0310 	and.w	r3, r3, #16
 800b628:	2b10      	cmp	r3, #16
 800b62a:	d122      	bne.n	800b672 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	68db      	ldr	r3, [r3, #12]
 800b632:	f003 0310 	and.w	r3, r3, #16
 800b636:	2b10      	cmp	r3, #16
 800b638:	d11b      	bne.n	800b672 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f06f 0210 	mvn.w	r2, #16
 800b642:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2208      	movs	r2, #8
 800b648:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	69db      	ldr	r3, [r3, #28]
 800b650:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b654:	2b00      	cmp	r3, #0
 800b656:	d003      	beq.n	800b660 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b658:	6878      	ldr	r0, [r7, #4]
 800b65a:	f000 f937 	bl	800b8cc <HAL_TIM_IC_CaptureCallback>
 800b65e:	e005      	b.n	800b66c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	f000 f929 	bl	800b8b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f000 f93a 	bl	800b8e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	691b      	ldr	r3, [r3, #16]
 800b678:	f003 0301 	and.w	r3, r3, #1
 800b67c:	2b01      	cmp	r3, #1
 800b67e:	d10e      	bne.n	800b69e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	68db      	ldr	r3, [r3, #12]
 800b686:	f003 0301 	and.w	r3, r3, #1
 800b68a:	2b01      	cmp	r3, #1
 800b68c:	d107      	bne.n	800b69e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f06f 0201 	mvn.w	r2, #1
 800b696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f7f6 fb29 	bl	8001cf0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	691b      	ldr	r3, [r3, #16]
 800b6a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6a8:	2b80      	cmp	r3, #128	; 0x80
 800b6aa:	d10e      	bne.n	800b6ca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	68db      	ldr	r3, [r3, #12]
 800b6b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6b6:	2b80      	cmp	r3, #128	; 0x80
 800b6b8:	d107      	bne.n	800b6ca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b6c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f000 fadf 	bl	800bc88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	691b      	ldr	r3, [r3, #16]
 800b6d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d4:	2b40      	cmp	r3, #64	; 0x40
 800b6d6:	d10e      	bne.n	800b6f6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	68db      	ldr	r3, [r3, #12]
 800b6de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6e2:	2b40      	cmp	r3, #64	; 0x40
 800b6e4:	d107      	bne.n	800b6f6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b6ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f000 f8ff 	bl	800b8f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	691b      	ldr	r3, [r3, #16]
 800b6fc:	f003 0320 	and.w	r3, r3, #32
 800b700:	2b20      	cmp	r3, #32
 800b702:	d10e      	bne.n	800b722 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	68db      	ldr	r3, [r3, #12]
 800b70a:	f003 0320 	and.w	r3, r3, #32
 800b70e:	2b20      	cmp	r3, #32
 800b710:	d107      	bne.n	800b722 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f06f 0220 	mvn.w	r2, #32
 800b71a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f000 faa9 	bl	800bc74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b722:	bf00      	nop
 800b724:	3708      	adds	r7, #8
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b084      	sub	sp, #16
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
 800b732:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b734:	2300      	movs	r3, #0
 800b736:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b73e:	2b01      	cmp	r3, #1
 800b740:	d101      	bne.n	800b746 <HAL_TIM_ConfigClockSource+0x1c>
 800b742:	2302      	movs	r3, #2
 800b744:	e0b4      	b.n	800b8b0 <HAL_TIM_ConfigClockSource+0x186>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2201      	movs	r2, #1
 800b74a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2202      	movs	r2, #2
 800b752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b764:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b76c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	68ba      	ldr	r2, [r7, #8]
 800b774:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b77e:	d03e      	beq.n	800b7fe <HAL_TIM_ConfigClockSource+0xd4>
 800b780:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b784:	f200 8087 	bhi.w	800b896 <HAL_TIM_ConfigClockSource+0x16c>
 800b788:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b78c:	f000 8086 	beq.w	800b89c <HAL_TIM_ConfigClockSource+0x172>
 800b790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b794:	d87f      	bhi.n	800b896 <HAL_TIM_ConfigClockSource+0x16c>
 800b796:	2b70      	cmp	r3, #112	; 0x70
 800b798:	d01a      	beq.n	800b7d0 <HAL_TIM_ConfigClockSource+0xa6>
 800b79a:	2b70      	cmp	r3, #112	; 0x70
 800b79c:	d87b      	bhi.n	800b896 <HAL_TIM_ConfigClockSource+0x16c>
 800b79e:	2b60      	cmp	r3, #96	; 0x60
 800b7a0:	d050      	beq.n	800b844 <HAL_TIM_ConfigClockSource+0x11a>
 800b7a2:	2b60      	cmp	r3, #96	; 0x60
 800b7a4:	d877      	bhi.n	800b896 <HAL_TIM_ConfigClockSource+0x16c>
 800b7a6:	2b50      	cmp	r3, #80	; 0x50
 800b7a8:	d03c      	beq.n	800b824 <HAL_TIM_ConfigClockSource+0xfa>
 800b7aa:	2b50      	cmp	r3, #80	; 0x50
 800b7ac:	d873      	bhi.n	800b896 <HAL_TIM_ConfigClockSource+0x16c>
 800b7ae:	2b40      	cmp	r3, #64	; 0x40
 800b7b0:	d058      	beq.n	800b864 <HAL_TIM_ConfigClockSource+0x13a>
 800b7b2:	2b40      	cmp	r3, #64	; 0x40
 800b7b4:	d86f      	bhi.n	800b896 <HAL_TIM_ConfigClockSource+0x16c>
 800b7b6:	2b30      	cmp	r3, #48	; 0x30
 800b7b8:	d064      	beq.n	800b884 <HAL_TIM_ConfigClockSource+0x15a>
 800b7ba:	2b30      	cmp	r3, #48	; 0x30
 800b7bc:	d86b      	bhi.n	800b896 <HAL_TIM_ConfigClockSource+0x16c>
 800b7be:	2b20      	cmp	r3, #32
 800b7c0:	d060      	beq.n	800b884 <HAL_TIM_ConfigClockSource+0x15a>
 800b7c2:	2b20      	cmp	r3, #32
 800b7c4:	d867      	bhi.n	800b896 <HAL_TIM_ConfigClockSource+0x16c>
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d05c      	beq.n	800b884 <HAL_TIM_ConfigClockSource+0x15a>
 800b7ca:	2b10      	cmp	r3, #16
 800b7cc:	d05a      	beq.n	800b884 <HAL_TIM_ConfigClockSource+0x15a>
 800b7ce:	e062      	b.n	800b896 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6818      	ldr	r0, [r3, #0]
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	6899      	ldr	r1, [r3, #8]
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	685a      	ldr	r2, [r3, #4]
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	68db      	ldr	r3, [r3, #12]
 800b7e0:	f000 f9ac 	bl	800bb3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	689b      	ldr	r3, [r3, #8]
 800b7ea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b7f2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	68ba      	ldr	r2, [r7, #8]
 800b7fa:	609a      	str	r2, [r3, #8]
      break;
 800b7fc:	e04f      	b.n	800b89e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6818      	ldr	r0, [r3, #0]
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	6899      	ldr	r1, [r3, #8]
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	685a      	ldr	r2, [r3, #4]
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	68db      	ldr	r3, [r3, #12]
 800b80e:	f000 f995 	bl	800bb3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	689a      	ldr	r2, [r3, #8]
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b820:	609a      	str	r2, [r3, #8]
      break;
 800b822:	e03c      	b.n	800b89e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6818      	ldr	r0, [r3, #0]
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	6859      	ldr	r1, [r3, #4]
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	68db      	ldr	r3, [r3, #12]
 800b830:	461a      	mov	r2, r3
 800b832:	f000 f909 	bl	800ba48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	2150      	movs	r1, #80	; 0x50
 800b83c:	4618      	mov	r0, r3
 800b83e:	f000 f962 	bl	800bb06 <TIM_ITRx_SetConfig>
      break;
 800b842:	e02c      	b.n	800b89e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6818      	ldr	r0, [r3, #0]
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	6859      	ldr	r1, [r3, #4]
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	461a      	mov	r2, r3
 800b852:	f000 f928 	bl	800baa6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	2160      	movs	r1, #96	; 0x60
 800b85c:	4618      	mov	r0, r3
 800b85e:	f000 f952 	bl	800bb06 <TIM_ITRx_SetConfig>
      break;
 800b862:	e01c      	b.n	800b89e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6818      	ldr	r0, [r3, #0]
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	6859      	ldr	r1, [r3, #4]
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	68db      	ldr	r3, [r3, #12]
 800b870:	461a      	mov	r2, r3
 800b872:	f000 f8e9 	bl	800ba48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	2140      	movs	r1, #64	; 0x40
 800b87c:	4618      	mov	r0, r3
 800b87e:	f000 f942 	bl	800bb06 <TIM_ITRx_SetConfig>
      break;
 800b882:	e00c      	b.n	800b89e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681a      	ldr	r2, [r3, #0]
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	4619      	mov	r1, r3
 800b88e:	4610      	mov	r0, r2
 800b890:	f000 f939 	bl	800bb06 <TIM_ITRx_SetConfig>
      break;
 800b894:	e003      	b.n	800b89e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b896:	2301      	movs	r3, #1
 800b898:	73fb      	strb	r3, [r7, #15]
      break;
 800b89a:	e000      	b.n	800b89e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b89c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b8ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	3710      	adds	r7, #16
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b083      	sub	sp, #12
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b8c0:	bf00      	nop
 800b8c2:	370c      	adds	r7, #12
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b083      	sub	sp, #12
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b8d4:	bf00      	nop
 800b8d6:	370c      	adds	r7, #12
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8de:	4770      	bx	lr

0800b8e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b083      	sub	sp, #12
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b8e8:	bf00      	nop
 800b8ea:	370c      	adds	r7, #12
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr

0800b8f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b8fc:	bf00      	nop
 800b8fe:	370c      	adds	r7, #12
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr

0800b908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b908:	b480      	push	{r7}
 800b90a:	b085      	sub	sp, #20
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
 800b910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	4a40      	ldr	r2, [pc, #256]	; (800ba1c <TIM_Base_SetConfig+0x114>)
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d013      	beq.n	800b948 <TIM_Base_SetConfig+0x40>
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b926:	d00f      	beq.n	800b948 <TIM_Base_SetConfig+0x40>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	4a3d      	ldr	r2, [pc, #244]	; (800ba20 <TIM_Base_SetConfig+0x118>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d00b      	beq.n	800b948 <TIM_Base_SetConfig+0x40>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	4a3c      	ldr	r2, [pc, #240]	; (800ba24 <TIM_Base_SetConfig+0x11c>)
 800b934:	4293      	cmp	r3, r2
 800b936:	d007      	beq.n	800b948 <TIM_Base_SetConfig+0x40>
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	4a3b      	ldr	r2, [pc, #236]	; (800ba28 <TIM_Base_SetConfig+0x120>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d003      	beq.n	800b948 <TIM_Base_SetConfig+0x40>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	4a3a      	ldr	r2, [pc, #232]	; (800ba2c <TIM_Base_SetConfig+0x124>)
 800b944:	4293      	cmp	r3, r2
 800b946:	d108      	bne.n	800b95a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b94e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	685b      	ldr	r3, [r3, #4]
 800b954:	68fa      	ldr	r2, [r7, #12]
 800b956:	4313      	orrs	r3, r2
 800b958:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	4a2f      	ldr	r2, [pc, #188]	; (800ba1c <TIM_Base_SetConfig+0x114>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d02b      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b968:	d027      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	4a2c      	ldr	r2, [pc, #176]	; (800ba20 <TIM_Base_SetConfig+0x118>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d023      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	4a2b      	ldr	r2, [pc, #172]	; (800ba24 <TIM_Base_SetConfig+0x11c>)
 800b976:	4293      	cmp	r3, r2
 800b978:	d01f      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	4a2a      	ldr	r2, [pc, #168]	; (800ba28 <TIM_Base_SetConfig+0x120>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d01b      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	4a29      	ldr	r2, [pc, #164]	; (800ba2c <TIM_Base_SetConfig+0x124>)
 800b986:	4293      	cmp	r3, r2
 800b988:	d017      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	4a28      	ldr	r2, [pc, #160]	; (800ba30 <TIM_Base_SetConfig+0x128>)
 800b98e:	4293      	cmp	r3, r2
 800b990:	d013      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	4a27      	ldr	r2, [pc, #156]	; (800ba34 <TIM_Base_SetConfig+0x12c>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d00f      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	4a26      	ldr	r2, [pc, #152]	; (800ba38 <TIM_Base_SetConfig+0x130>)
 800b99e:	4293      	cmp	r3, r2
 800b9a0:	d00b      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	4a25      	ldr	r2, [pc, #148]	; (800ba3c <TIM_Base_SetConfig+0x134>)
 800b9a6:	4293      	cmp	r3, r2
 800b9a8:	d007      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	4a24      	ldr	r2, [pc, #144]	; (800ba40 <TIM_Base_SetConfig+0x138>)
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	d003      	beq.n	800b9ba <TIM_Base_SetConfig+0xb2>
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	4a23      	ldr	r2, [pc, #140]	; (800ba44 <TIM_Base_SetConfig+0x13c>)
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d108      	bne.n	800b9cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	68db      	ldr	r3, [r3, #12]
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	4313      	orrs	r3, r2
 800b9ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	695b      	ldr	r3, [r3, #20]
 800b9d6:	4313      	orrs	r3, r2
 800b9d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	68fa      	ldr	r2, [r7, #12]
 800b9de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	689a      	ldr	r2, [r3, #8]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	681a      	ldr	r2, [r3, #0]
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	4a0a      	ldr	r2, [pc, #40]	; (800ba1c <TIM_Base_SetConfig+0x114>)
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	d003      	beq.n	800ba00 <TIM_Base_SetConfig+0xf8>
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	4a0c      	ldr	r2, [pc, #48]	; (800ba2c <TIM_Base_SetConfig+0x124>)
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	d103      	bne.n	800ba08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	691a      	ldr	r2, [r3, #16]
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	615a      	str	r2, [r3, #20]
}
 800ba0e:	bf00      	nop
 800ba10:	3714      	adds	r7, #20
 800ba12:	46bd      	mov	sp, r7
 800ba14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba18:	4770      	bx	lr
 800ba1a:	bf00      	nop
 800ba1c:	40010000 	.word	0x40010000
 800ba20:	40000400 	.word	0x40000400
 800ba24:	40000800 	.word	0x40000800
 800ba28:	40000c00 	.word	0x40000c00
 800ba2c:	40010400 	.word	0x40010400
 800ba30:	40014000 	.word	0x40014000
 800ba34:	40014400 	.word	0x40014400
 800ba38:	40014800 	.word	0x40014800
 800ba3c:	40001800 	.word	0x40001800
 800ba40:	40001c00 	.word	0x40001c00
 800ba44:	40002000 	.word	0x40002000

0800ba48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b087      	sub	sp, #28
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	60f8      	str	r0, [r7, #12]
 800ba50:	60b9      	str	r1, [r7, #8]
 800ba52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	6a1b      	ldr	r3, [r3, #32]
 800ba58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	6a1b      	ldr	r3, [r3, #32]
 800ba5e:	f023 0201 	bic.w	r2, r3, #1
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	699b      	ldr	r3, [r3, #24]
 800ba6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ba72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	011b      	lsls	r3, r3, #4
 800ba78:	693a      	ldr	r2, [r7, #16]
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ba7e:	697b      	ldr	r3, [r7, #20]
 800ba80:	f023 030a 	bic.w	r3, r3, #10
 800ba84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ba86:	697a      	ldr	r2, [r7, #20]
 800ba88:	68bb      	ldr	r3, [r7, #8]
 800ba8a:	4313      	orrs	r3, r2
 800ba8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	693a      	ldr	r2, [r7, #16]
 800ba92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	697a      	ldr	r2, [r7, #20]
 800ba98:	621a      	str	r2, [r3, #32]
}
 800ba9a:	bf00      	nop
 800ba9c:	371c      	adds	r7, #28
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa4:	4770      	bx	lr

0800baa6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800baa6:	b480      	push	{r7}
 800baa8:	b087      	sub	sp, #28
 800baaa:	af00      	add	r7, sp, #0
 800baac:	60f8      	str	r0, [r7, #12]
 800baae:	60b9      	str	r1, [r7, #8]
 800bab0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	6a1b      	ldr	r3, [r3, #32]
 800bab6:	f023 0210 	bic.w	r2, r3, #16
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	699b      	ldr	r3, [r3, #24]
 800bac2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	6a1b      	ldr	r3, [r3, #32]
 800bac8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800baca:	697b      	ldr	r3, [r7, #20]
 800bacc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bad0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	031b      	lsls	r3, r3, #12
 800bad6:	697a      	ldr	r2, [r7, #20]
 800bad8:	4313      	orrs	r3, r2
 800bada:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bae2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	011b      	lsls	r3, r3, #4
 800bae8:	693a      	ldr	r2, [r7, #16]
 800baea:	4313      	orrs	r3, r2
 800baec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	697a      	ldr	r2, [r7, #20]
 800baf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	693a      	ldr	r2, [r7, #16]
 800baf8:	621a      	str	r2, [r3, #32]
}
 800bafa:	bf00      	nop
 800bafc:	371c      	adds	r7, #28
 800bafe:	46bd      	mov	sp, r7
 800bb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb04:	4770      	bx	lr

0800bb06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bb06:	b480      	push	{r7}
 800bb08:	b085      	sub	sp, #20
 800bb0a:	af00      	add	r7, sp, #0
 800bb0c:	6078      	str	r0, [r7, #4]
 800bb0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bb1e:	683a      	ldr	r2, [r7, #0]
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	4313      	orrs	r3, r2
 800bb24:	f043 0307 	orr.w	r3, r3, #7
 800bb28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	68fa      	ldr	r2, [r7, #12]
 800bb2e:	609a      	str	r2, [r3, #8]
}
 800bb30:	bf00      	nop
 800bb32:	3714      	adds	r7, #20
 800bb34:	46bd      	mov	sp, r7
 800bb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3a:	4770      	bx	lr

0800bb3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b087      	sub	sp, #28
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	60f8      	str	r0, [r7, #12]
 800bb44:	60b9      	str	r1, [r7, #8]
 800bb46:	607a      	str	r2, [r7, #4]
 800bb48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	689b      	ldr	r3, [r3, #8]
 800bb4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bb56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	021a      	lsls	r2, r3, #8
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	431a      	orrs	r2, r3
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	4313      	orrs	r3, r2
 800bb64:	697a      	ldr	r2, [r7, #20]
 800bb66:	4313      	orrs	r3, r2
 800bb68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	697a      	ldr	r2, [r7, #20]
 800bb6e:	609a      	str	r2, [r3, #8]
}
 800bb70:	bf00      	nop
 800bb72:	371c      	adds	r7, #28
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr

0800bb7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b085      	sub	sp, #20
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
 800bb84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d101      	bne.n	800bb94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bb90:	2302      	movs	r3, #2
 800bb92:	e05a      	b.n	800bc4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2201      	movs	r2, #1
 800bb98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2202      	movs	r2, #2
 800bba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	689b      	ldr	r3, [r3, #8]
 800bbb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bbba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	68fa      	ldr	r2, [r7, #12]
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	68fa      	ldr	r2, [r7, #12]
 800bbcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	4a21      	ldr	r2, [pc, #132]	; (800bc58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d022      	beq.n	800bc1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bbe0:	d01d      	beq.n	800bc1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	4a1d      	ldr	r2, [pc, #116]	; (800bc5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800bbe8:	4293      	cmp	r3, r2
 800bbea:	d018      	beq.n	800bc1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4a1b      	ldr	r2, [pc, #108]	; (800bc60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d013      	beq.n	800bc1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	4a1a      	ldr	r2, [pc, #104]	; (800bc64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d00e      	beq.n	800bc1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	4a18      	ldr	r2, [pc, #96]	; (800bc68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800bc06:	4293      	cmp	r3, r2
 800bc08:	d009      	beq.n	800bc1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	4a17      	ldr	r2, [pc, #92]	; (800bc6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bc10:	4293      	cmp	r3, r2
 800bc12:	d004      	beq.n	800bc1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	4a15      	ldr	r2, [pc, #84]	; (800bc70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bc1a:	4293      	cmp	r3, r2
 800bc1c:	d10c      	bne.n	800bc38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bc24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	685b      	ldr	r3, [r3, #4]
 800bc2a:	68ba      	ldr	r2, [r7, #8]
 800bc2c:	4313      	orrs	r3, r2
 800bc2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	68ba      	ldr	r2, [r7, #8]
 800bc36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	2200      	movs	r2, #0
 800bc44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc48:	2300      	movs	r3, #0
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3714      	adds	r7, #20
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop
 800bc58:	40010000 	.word	0x40010000
 800bc5c:	40000400 	.word	0x40000400
 800bc60:	40000800 	.word	0x40000800
 800bc64:	40000c00 	.word	0x40000c00
 800bc68:	40010400 	.word	0x40010400
 800bc6c:	40014000 	.word	0x40014000
 800bc70:	40001800 	.word	0x40001800

0800bc74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b083      	sub	sp, #12
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bc7c:	bf00      	nop
 800bc7e:	370c      	adds	r7, #12
 800bc80:	46bd      	mov	sp, r7
 800bc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc86:	4770      	bx	lr

0800bc88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b083      	sub	sp, #12
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bc90:	bf00      	nop
 800bc92:	370c      	adds	r7, #12
 800bc94:	46bd      	mov	sp, r7
 800bc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9a:	4770      	bx	lr

0800bc9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b082      	sub	sp, #8
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d101      	bne.n	800bcae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bcaa:	2301      	movs	r3, #1
 800bcac:	e03f      	b.n	800bd2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bcb4:	b2db      	uxtb	r3, r3
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d106      	bne.n	800bcc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f7f7 fdc6 	bl	8003854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2224      	movs	r2, #36	; 0x24
 800bccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	68da      	ldr	r2, [r3, #12]
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bcde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f000 fe23 	bl	800c92c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	691a      	ldr	r2, [r3, #16]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bcf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	695a      	ldr	r2, [r3, #20]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bd04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	68da      	ldr	r2, [r3, #12]
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bd14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2200      	movs	r2, #0
 800bd1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2220      	movs	r2, #32
 800bd20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2220      	movs	r2, #32
 800bd28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800bd2c:	2300      	movs	r3, #0
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3708      	adds	r7, #8
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}

0800bd36 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bd36:	b580      	push	{r7, lr}
 800bd38:	b08a      	sub	sp, #40	; 0x28
 800bd3a:	af02      	add	r7, sp, #8
 800bd3c:	60f8      	str	r0, [r7, #12]
 800bd3e:	60b9      	str	r1, [r7, #8]
 800bd40:	603b      	str	r3, [r7, #0]
 800bd42:	4613      	mov	r3, r2
 800bd44:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800bd46:	2300      	movs	r3, #0
 800bd48:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd50:	b2db      	uxtb	r3, r3
 800bd52:	2b20      	cmp	r3, #32
 800bd54:	d17c      	bne.n	800be50 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d002      	beq.n	800bd62 <HAL_UART_Transmit+0x2c>
 800bd5c:	88fb      	ldrh	r3, [r7, #6]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d101      	bne.n	800bd66 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800bd62:	2301      	movs	r3, #1
 800bd64:	e075      	b.n	800be52 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd6c:	2b01      	cmp	r3, #1
 800bd6e:	d101      	bne.n	800bd74 <HAL_UART_Transmit+0x3e>
 800bd70:	2302      	movs	r3, #2
 800bd72:	e06e      	b.n	800be52 <HAL_UART_Transmit+0x11c>
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2201      	movs	r2, #1
 800bd78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	2200      	movs	r2, #0
 800bd80:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	2221      	movs	r2, #33	; 0x21
 800bd86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bd8a:	f7fb f899 	bl	8006ec0 <HAL_GetTick>
 800bd8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	88fa      	ldrh	r2, [r7, #6]
 800bd94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	88fa      	ldrh	r2, [r7, #6]
 800bd9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	689b      	ldr	r3, [r3, #8]
 800bda0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bda4:	d108      	bne.n	800bdb8 <HAL_UART_Transmit+0x82>
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	691b      	ldr	r3, [r3, #16]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d104      	bne.n	800bdb8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800bdae:	2300      	movs	r3, #0
 800bdb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	61bb      	str	r3, [r7, #24]
 800bdb6:	e003      	b.n	800bdc0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800bdb8:	68bb      	ldr	r3, [r7, #8]
 800bdba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800bdc8:	e02a      	b.n	800be20 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	9300      	str	r3, [sp, #0]
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	2180      	movs	r1, #128	; 0x80
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	f000 fb63 	bl	800c4a0 <UART_WaitOnFlagUntilTimeout>
 800bdda:	4603      	mov	r3, r0
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d001      	beq.n	800bde4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800bde0:	2303      	movs	r3, #3
 800bde2:	e036      	b.n	800be52 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800bde4:	69fb      	ldr	r3, [r7, #28]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d10b      	bne.n	800be02 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bdea:	69bb      	ldr	r3, [r7, #24]
 800bdec:	881b      	ldrh	r3, [r3, #0]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bdf8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800bdfa:	69bb      	ldr	r3, [r7, #24]
 800bdfc:	3302      	adds	r3, #2
 800bdfe:	61bb      	str	r3, [r7, #24]
 800be00:	e007      	b.n	800be12 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800be02:	69fb      	ldr	r3, [r7, #28]
 800be04:	781a      	ldrb	r2, [r3, #0]
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800be0c:	69fb      	ldr	r3, [r7, #28]
 800be0e:	3301      	adds	r3, #1
 800be10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800be16:	b29b      	uxth	r3, r3
 800be18:	3b01      	subs	r3, #1
 800be1a:	b29a      	uxth	r2, r3
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800be24:	b29b      	uxth	r3, r3
 800be26:	2b00      	cmp	r3, #0
 800be28:	d1cf      	bne.n	800bdca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	9300      	str	r3, [sp, #0]
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	2200      	movs	r2, #0
 800be32:	2140      	movs	r1, #64	; 0x40
 800be34:	68f8      	ldr	r0, [r7, #12]
 800be36:	f000 fb33 	bl	800c4a0 <UART_WaitOnFlagUntilTimeout>
 800be3a:	4603      	mov	r3, r0
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d001      	beq.n	800be44 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800be40:	2303      	movs	r3, #3
 800be42:	e006      	b.n	800be52 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	2220      	movs	r2, #32
 800be48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800be4c:	2300      	movs	r3, #0
 800be4e:	e000      	b.n	800be52 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800be50:	2302      	movs	r3, #2
  }
}
 800be52:	4618      	mov	r0, r3
 800be54:	3720      	adds	r7, #32
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}

0800be5a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800be5a:	b480      	push	{r7}
 800be5c:	b085      	sub	sp, #20
 800be5e:	af00      	add	r7, sp, #0
 800be60:	60f8      	str	r0, [r7, #12]
 800be62:	60b9      	str	r1, [r7, #8]
 800be64:	4613      	mov	r3, r2
 800be66:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be6e:	b2db      	uxtb	r3, r3
 800be70:	2b20      	cmp	r3, #32
 800be72:	d130      	bne.n	800bed6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d002      	beq.n	800be80 <HAL_UART_Transmit_IT+0x26>
 800be7a:	88fb      	ldrh	r3, [r7, #6]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d101      	bne.n	800be84 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800be80:	2301      	movs	r3, #1
 800be82:	e029      	b.n	800bed8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be8a:	2b01      	cmp	r3, #1
 800be8c:	d101      	bne.n	800be92 <HAL_UART_Transmit_IT+0x38>
 800be8e:	2302      	movs	r3, #2
 800be90:	e022      	b.n	800bed8 <HAL_UART_Transmit_IT+0x7e>
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	2201      	movs	r2, #1
 800be96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	68ba      	ldr	r2, [r7, #8]
 800be9e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	88fa      	ldrh	r2, [r7, #6]
 800bea4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	88fa      	ldrh	r2, [r7, #6]
 800beaa:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2200      	movs	r2, #0
 800beb0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	2221      	movs	r2, #33	; 0x21
 800beb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	2200      	movs	r2, #0
 800bebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	68da      	ldr	r2, [r3, #12]
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bed0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800bed2:	2300      	movs	r3, #0
 800bed4:	e000      	b.n	800bed8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800bed6:	2302      	movs	r3, #2
  }
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3714      	adds	r7, #20
 800bedc:	46bd      	mov	sp, r7
 800bede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee2:	4770      	bx	lr

0800bee4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b084      	sub	sp, #16
 800bee8:	af00      	add	r7, sp, #0
 800beea:	60f8      	str	r0, [r7, #12]
 800beec:	60b9      	str	r1, [r7, #8]
 800beee:	4613      	mov	r3, r2
 800bef0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bef8:	b2db      	uxtb	r3, r3
 800befa:	2b20      	cmp	r3, #32
 800befc:	d11d      	bne.n	800bf3a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d002      	beq.n	800bf0a <HAL_UART_Receive_IT+0x26>
 800bf04:	88fb      	ldrh	r3, [r7, #6]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d101      	bne.n	800bf0e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	e016      	b.n	800bf3c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	d101      	bne.n	800bf1c <HAL_UART_Receive_IT+0x38>
 800bf18:	2302      	movs	r3, #2
 800bf1a:	e00f      	b.n	800bf3c <HAL_UART_Receive_IT+0x58>
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	2201      	movs	r2, #1
 800bf20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	2200      	movs	r2, #0
 800bf28:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bf2a:	88fb      	ldrh	r3, [r7, #6]
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	68b9      	ldr	r1, [r7, #8]
 800bf30:	68f8      	ldr	r0, [r7, #12]
 800bf32:	f000 fb23 	bl	800c57c <UART_Start_Receive_IT>
 800bf36:	4603      	mov	r3, r0
 800bf38:	e000      	b.n	800bf3c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800bf3a:	2302      	movs	r3, #2
  }
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3710      	adds	r7, #16
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}

0800bf44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b0ba      	sub	sp, #232	; 0xe8
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	68db      	ldr	r3, [r3, #12]
 800bf5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	695b      	ldr	r3, [r3, #20]
 800bf66:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800bf70:	2300      	movs	r3, #0
 800bf72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800bf76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf7a:	f003 030f 	and.w	r3, r3, #15
 800bf7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800bf82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d10f      	bne.n	800bfaa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bf8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf8e:	f003 0320 	and.w	r3, r3, #32
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d009      	beq.n	800bfaa <HAL_UART_IRQHandler+0x66>
 800bf96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bf9a:	f003 0320 	and.w	r3, r3, #32
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d003      	beq.n	800bfaa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	f000 fc07 	bl	800c7b6 <UART_Receive_IT>
      return;
 800bfa8:	e256      	b.n	800c458 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bfaa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	f000 80de 	beq.w	800c170 <HAL_UART_IRQHandler+0x22c>
 800bfb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bfb8:	f003 0301 	and.w	r3, r3, #1
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d106      	bne.n	800bfce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bfc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bfc4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	f000 80d1 	beq.w	800c170 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bfce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bfd2:	f003 0301 	and.w	r3, r3, #1
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d00b      	beq.n	800bff2 <HAL_UART_IRQHandler+0xae>
 800bfda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bfde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d005      	beq.n	800bff2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfea:	f043 0201 	orr.w	r2, r3, #1
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bff6:	f003 0304 	and.w	r3, r3, #4
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d00b      	beq.n	800c016 <HAL_UART_IRQHandler+0xd2>
 800bffe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c002:	f003 0301 	and.w	r3, r3, #1
 800c006:	2b00      	cmp	r3, #0
 800c008:	d005      	beq.n	800c016 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c00e:	f043 0202 	orr.w	r2, r3, #2
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c01a:	f003 0302 	and.w	r3, r3, #2
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d00b      	beq.n	800c03a <HAL_UART_IRQHandler+0xf6>
 800c022:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c026:	f003 0301 	and.w	r3, r3, #1
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d005      	beq.n	800c03a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c032:	f043 0204 	orr.w	r2, r3, #4
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c03a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c03e:	f003 0308 	and.w	r3, r3, #8
 800c042:	2b00      	cmp	r3, #0
 800c044:	d011      	beq.n	800c06a <HAL_UART_IRQHandler+0x126>
 800c046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c04a:	f003 0320 	and.w	r3, r3, #32
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d105      	bne.n	800c05e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c052:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c056:	f003 0301 	and.w	r3, r3, #1
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d005      	beq.n	800c06a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c062:	f043 0208 	orr.w	r2, r3, #8
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c06e:	2b00      	cmp	r3, #0
 800c070:	f000 81ed 	beq.w	800c44e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c078:	f003 0320 	and.w	r3, r3, #32
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d008      	beq.n	800c092 <HAL_UART_IRQHandler+0x14e>
 800c080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c084:	f003 0320 	and.w	r3, r3, #32
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d002      	beq.n	800c092 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f000 fb92 	bl	800c7b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	695b      	ldr	r3, [r3, #20]
 800c098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c09c:	2b40      	cmp	r3, #64	; 0x40
 800c09e:	bf0c      	ite	eq
 800c0a0:	2301      	moveq	r3, #1
 800c0a2:	2300      	movne	r3, #0
 800c0a4:	b2db      	uxtb	r3, r3
 800c0a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0ae:	f003 0308 	and.w	r3, r3, #8
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d103      	bne.n	800c0be <HAL_UART_IRQHandler+0x17a>
 800c0b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d04f      	beq.n	800c15e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f000 fa9a 	bl	800c5f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	695b      	ldr	r3, [r3, #20]
 800c0ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0ce:	2b40      	cmp	r3, #64	; 0x40
 800c0d0:	d141      	bne.n	800c156 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	3314      	adds	r3, #20
 800c0d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c0e0:	e853 3f00 	ldrex	r3, [r3]
 800c0e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800c0e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c0ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c0f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	3314      	adds	r3, #20
 800c0fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800c0fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800c102:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c106:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800c10a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c10e:	e841 2300 	strex	r3, r2, [r1]
 800c112:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800c116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d1d9      	bne.n	800c0d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c122:	2b00      	cmp	r3, #0
 800c124:	d013      	beq.n	800c14e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c12a:	4a7d      	ldr	r2, [pc, #500]	; (800c320 <HAL_UART_IRQHandler+0x3dc>)
 800c12c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c132:	4618      	mov	r0, r3
 800c134:	f7fb fd32 	bl	8007b9c <HAL_DMA_Abort_IT>
 800c138:	4603      	mov	r3, r0
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d016      	beq.n	800c16c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c142:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c144:	687a      	ldr	r2, [r7, #4]
 800c146:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c148:	4610      	mov	r0, r2
 800c14a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c14c:	e00e      	b.n	800c16c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f000 f990 	bl	800c474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c154:	e00a      	b.n	800c16c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f000 f98c 	bl	800c474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c15c:	e006      	b.n	800c16c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c15e:	6878      	ldr	r0, [r7, #4]
 800c160:	f000 f988 	bl	800c474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2200      	movs	r2, #0
 800c168:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800c16a:	e170      	b.n	800c44e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c16c:	bf00      	nop
    return;
 800c16e:	e16e      	b.n	800c44e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c174:	2b01      	cmp	r3, #1
 800c176:	f040 814a 	bne.w	800c40e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c17a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c17e:	f003 0310 	and.w	r3, r3, #16
 800c182:	2b00      	cmp	r3, #0
 800c184:	f000 8143 	beq.w	800c40e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800c188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c18c:	f003 0310 	and.w	r3, r3, #16
 800c190:	2b00      	cmp	r3, #0
 800c192:	f000 813c 	beq.w	800c40e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c196:	2300      	movs	r3, #0
 800c198:	60bb      	str	r3, [r7, #8]
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	60bb      	str	r3, [r7, #8]
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	685b      	ldr	r3, [r3, #4]
 800c1a8:	60bb      	str	r3, [r7, #8]
 800c1aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	695b      	ldr	r3, [r3, #20]
 800c1b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1b6:	2b40      	cmp	r3, #64	; 0x40
 800c1b8:	f040 80b4 	bne.w	800c324 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	685b      	ldr	r3, [r3, #4]
 800c1c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c1c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	f000 8140 	beq.w	800c452 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c1d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	f080 8139 	bcs.w	800c452 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c1e6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1ec:	69db      	ldr	r3, [r3, #28]
 800c1ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1f2:	f000 8088 	beq.w	800c306 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	330c      	adds	r3, #12
 800c1fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c200:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c204:	e853 3f00 	ldrex	r3, [r3]
 800c208:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800c20c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c210:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c214:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	330c      	adds	r3, #12
 800c21e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800c222:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800c226:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c22a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800c22e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800c232:	e841 2300 	strex	r3, r2, [r1]
 800c236:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800c23a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d1d9      	bne.n	800c1f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	3314      	adds	r3, #20
 800c248:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c24a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c24c:	e853 3f00 	ldrex	r3, [r3]
 800c250:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800c252:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c254:	f023 0301 	bic.w	r3, r3, #1
 800c258:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	3314      	adds	r3, #20
 800c262:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c266:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800c26a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c26c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c26e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c272:	e841 2300 	strex	r3, r2, [r1]
 800c276:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c278:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d1e1      	bne.n	800c242 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	3314      	adds	r3, #20
 800c284:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c286:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c288:	e853 3f00 	ldrex	r3, [r3]
 800c28c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c28e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c290:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c294:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	3314      	adds	r3, #20
 800c29e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c2a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c2a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c2a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c2aa:	e841 2300 	strex	r3, r2, [r1]
 800c2ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c2b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d1e3      	bne.n	800c27e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2220      	movs	r2, #32
 800c2ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	330c      	adds	r3, #12
 800c2ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c2ce:	e853 3f00 	ldrex	r3, [r3]
 800c2d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c2d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c2d6:	f023 0310 	bic.w	r3, r3, #16
 800c2da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	330c      	adds	r3, #12
 800c2e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c2e8:	65ba      	str	r2, [r7, #88]	; 0x58
 800c2ea:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c2ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c2f0:	e841 2300 	strex	r3, r2, [r1]
 800c2f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c2f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d1e3      	bne.n	800c2c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c300:	4618      	mov	r0, r3
 800c302:	f7fb fbdb 	bl	8007abc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c30e:	b29b      	uxth	r3, r3
 800c310:	1ad3      	subs	r3, r2, r3
 800c312:	b29b      	uxth	r3, r3
 800c314:	4619      	mov	r1, r3
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 f8b6 	bl	800c488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c31c:	e099      	b.n	800c452 <HAL_UART_IRQHandler+0x50e>
 800c31e:	bf00      	nop
 800c320:	0800c6bf 	.word	0x0800c6bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c32c:	b29b      	uxth	r3, r3
 800c32e:	1ad3      	subs	r3, r2, r3
 800c330:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c338:	b29b      	uxth	r3, r3
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	f000 808b 	beq.w	800c456 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800c340:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c344:	2b00      	cmp	r3, #0
 800c346:	f000 8086 	beq.w	800c456 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	330c      	adds	r3, #12
 800c350:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c354:	e853 3f00 	ldrex	r3, [r3]
 800c358:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c35a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c35c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c360:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	330c      	adds	r3, #12
 800c36a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800c36e:	647a      	str	r2, [r7, #68]	; 0x44
 800c370:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c372:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c374:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c376:	e841 2300 	strex	r3, r2, [r1]
 800c37a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c37c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d1e3      	bne.n	800c34a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	3314      	adds	r3, #20
 800c388:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c38a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c38c:	e853 3f00 	ldrex	r3, [r3]
 800c390:	623b      	str	r3, [r7, #32]
   return(result);
 800c392:	6a3b      	ldr	r3, [r7, #32]
 800c394:	f023 0301 	bic.w	r3, r3, #1
 800c398:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	3314      	adds	r3, #20
 800c3a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c3a6:	633a      	str	r2, [r7, #48]	; 0x30
 800c3a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c3ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3ae:	e841 2300 	strex	r3, r2, [r1]
 800c3b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c3b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d1e3      	bne.n	800c382 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2220      	movs	r2, #32
 800c3be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	330c      	adds	r3, #12
 800c3ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3d0:	693b      	ldr	r3, [r7, #16]
 800c3d2:	e853 3f00 	ldrex	r3, [r3]
 800c3d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f023 0310 	bic.w	r3, r3, #16
 800c3de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	330c      	adds	r3, #12
 800c3e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800c3ec:	61fa      	str	r2, [r7, #28]
 800c3ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3f0:	69b9      	ldr	r1, [r7, #24]
 800c3f2:	69fa      	ldr	r2, [r7, #28]
 800c3f4:	e841 2300 	strex	r3, r2, [r1]
 800c3f8:	617b      	str	r3, [r7, #20]
   return(result);
 800c3fa:	697b      	ldr	r3, [r7, #20]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d1e3      	bne.n	800c3c8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c400:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c404:	4619      	mov	r1, r3
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f000 f83e 	bl	800c488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c40c:	e023      	b.n	800c456 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c40e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c416:	2b00      	cmp	r3, #0
 800c418:	d009      	beq.n	800c42e <HAL_UART_IRQHandler+0x4ea>
 800c41a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c41e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c422:	2b00      	cmp	r3, #0
 800c424:	d003      	beq.n	800c42e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800c426:	6878      	ldr	r0, [r7, #4]
 800c428:	f000 f95d 	bl	800c6e6 <UART_Transmit_IT>
    return;
 800c42c:	e014      	b.n	800c458 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c42e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c436:	2b00      	cmp	r3, #0
 800c438:	d00e      	beq.n	800c458 <HAL_UART_IRQHandler+0x514>
 800c43a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c43e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c442:	2b00      	cmp	r3, #0
 800c444:	d008      	beq.n	800c458 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f000 f99d 	bl	800c786 <UART_EndTransmit_IT>
    return;
 800c44c:	e004      	b.n	800c458 <HAL_UART_IRQHandler+0x514>
    return;
 800c44e:	bf00      	nop
 800c450:	e002      	b.n	800c458 <HAL_UART_IRQHandler+0x514>
      return;
 800c452:	bf00      	nop
 800c454:	e000      	b.n	800c458 <HAL_UART_IRQHandler+0x514>
      return;
 800c456:	bf00      	nop
  }
}
 800c458:	37e8      	adds	r7, #232	; 0xe8
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}
 800c45e:	bf00      	nop

0800c460 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c460:	b480      	push	{r7}
 800c462:	b083      	sub	sp, #12
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c468:	bf00      	nop
 800c46a:	370c      	adds	r7, #12
 800c46c:	46bd      	mov	sp, r7
 800c46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c472:	4770      	bx	lr

0800c474 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c474:	b480      	push	{r7}
 800c476:	b083      	sub	sp, #12
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c47c:	bf00      	nop
 800c47e:	370c      	adds	r7, #12
 800c480:	46bd      	mov	sp, r7
 800c482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c486:	4770      	bx	lr

0800c488 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c488:	b480      	push	{r7}
 800c48a:	b083      	sub	sp, #12
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
 800c490:	460b      	mov	r3, r1
 800c492:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c494:	bf00      	nop
 800c496:	370c      	adds	r7, #12
 800c498:	46bd      	mov	sp, r7
 800c49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49e:	4770      	bx	lr

0800c4a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b090      	sub	sp, #64	; 0x40
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	60f8      	str	r0, [r7, #12]
 800c4a8:	60b9      	str	r1, [r7, #8]
 800c4aa:	603b      	str	r3, [r7, #0]
 800c4ac:	4613      	mov	r3, r2
 800c4ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4b0:	e050      	b.n	800c554 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c4b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c4b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4b8:	d04c      	beq.n	800c554 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c4ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d007      	beq.n	800c4d0 <UART_WaitOnFlagUntilTimeout+0x30>
 800c4c0:	f7fa fcfe 	bl	8006ec0 <HAL_GetTick>
 800c4c4:	4602      	mov	r2, r0
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	1ad3      	subs	r3, r2, r3
 800c4ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c4cc:	429a      	cmp	r2, r3
 800c4ce:	d241      	bcs.n	800c554 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	330c      	adds	r3, #12
 800c4d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4da:	e853 3f00 	ldrex	r3, [r3]
 800c4de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c4e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	330c      	adds	r3, #12
 800c4ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c4f0:	637a      	str	r2, [r7, #52]	; 0x34
 800c4f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c4f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4f8:	e841 2300 	strex	r3, r2, [r1]
 800c4fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c4fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c500:	2b00      	cmp	r3, #0
 800c502:	d1e5      	bne.n	800c4d0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	3314      	adds	r3, #20
 800c50a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c50c:	697b      	ldr	r3, [r7, #20]
 800c50e:	e853 3f00 	ldrex	r3, [r3]
 800c512:	613b      	str	r3, [r7, #16]
   return(result);
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	f023 0301 	bic.w	r3, r3, #1
 800c51a:	63bb      	str	r3, [r7, #56]	; 0x38
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	3314      	adds	r3, #20
 800c522:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c524:	623a      	str	r2, [r7, #32]
 800c526:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c528:	69f9      	ldr	r1, [r7, #28]
 800c52a:	6a3a      	ldr	r2, [r7, #32]
 800c52c:	e841 2300 	strex	r3, r2, [r1]
 800c530:	61bb      	str	r3, [r7, #24]
   return(result);
 800c532:	69bb      	ldr	r3, [r7, #24]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d1e5      	bne.n	800c504 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	2220      	movs	r2, #32
 800c53c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	2220      	movs	r2, #32
 800c544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	2200      	movs	r2, #0
 800c54c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800c550:	2303      	movs	r3, #3
 800c552:	e00f      	b.n	800c574 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	681a      	ldr	r2, [r3, #0]
 800c55a:	68bb      	ldr	r3, [r7, #8]
 800c55c:	4013      	ands	r3, r2
 800c55e:	68ba      	ldr	r2, [r7, #8]
 800c560:	429a      	cmp	r2, r3
 800c562:	bf0c      	ite	eq
 800c564:	2301      	moveq	r3, #1
 800c566:	2300      	movne	r3, #0
 800c568:	b2db      	uxtb	r3, r3
 800c56a:	461a      	mov	r2, r3
 800c56c:	79fb      	ldrb	r3, [r7, #7]
 800c56e:	429a      	cmp	r2, r3
 800c570:	d09f      	beq.n	800c4b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c572:	2300      	movs	r3, #0
}
 800c574:	4618      	mov	r0, r3
 800c576:	3740      	adds	r7, #64	; 0x40
 800c578:	46bd      	mov	sp, r7
 800c57a:	bd80      	pop	{r7, pc}

0800c57c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c57c:	b480      	push	{r7}
 800c57e:	b085      	sub	sp, #20
 800c580:	af00      	add	r7, sp, #0
 800c582:	60f8      	str	r0, [r7, #12]
 800c584:	60b9      	str	r1, [r7, #8]
 800c586:	4613      	mov	r3, r2
 800c588:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	68ba      	ldr	r2, [r7, #8]
 800c58e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	88fa      	ldrh	r2, [r7, #6]
 800c594:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	88fa      	ldrh	r2, [r7, #6]
 800c59a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	2200      	movs	r2, #0
 800c5a0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	2222      	movs	r2, #34	; 0x22
 800c5a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	691b      	ldr	r3, [r3, #16]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d007      	beq.n	800c5ca <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	68da      	ldr	r2, [r3, #12]
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c5c8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	695a      	ldr	r2, [r3, #20]
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f042 0201 	orr.w	r2, r2, #1
 800c5d8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	68da      	ldr	r2, [r3, #12]
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	f042 0220 	orr.w	r2, r2, #32
 800c5e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c5ea:	2300      	movs	r3, #0
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3714      	adds	r7, #20
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f6:	4770      	bx	lr

0800c5f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b095      	sub	sp, #84	; 0x54
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	330c      	adds	r3, #12
 800c606:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c60a:	e853 3f00 	ldrex	r3, [r3]
 800c60e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c612:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c616:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	330c      	adds	r3, #12
 800c61e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c620:	643a      	str	r2, [r7, #64]	; 0x40
 800c622:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c624:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c626:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c628:	e841 2300 	strex	r3, r2, [r1]
 800c62c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c62e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c630:	2b00      	cmp	r3, #0
 800c632:	d1e5      	bne.n	800c600 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	3314      	adds	r3, #20
 800c63a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c63c:	6a3b      	ldr	r3, [r7, #32]
 800c63e:	e853 3f00 	ldrex	r3, [r3]
 800c642:	61fb      	str	r3, [r7, #28]
   return(result);
 800c644:	69fb      	ldr	r3, [r7, #28]
 800c646:	f023 0301 	bic.w	r3, r3, #1
 800c64a:	64bb      	str	r3, [r7, #72]	; 0x48
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	3314      	adds	r3, #20
 800c652:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c654:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c656:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c658:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c65a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c65c:	e841 2300 	strex	r3, r2, [r1]
 800c660:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c664:	2b00      	cmp	r3, #0
 800c666:	d1e5      	bne.n	800c634 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c66c:	2b01      	cmp	r3, #1
 800c66e:	d119      	bne.n	800c6a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	330c      	adds	r3, #12
 800c676:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	e853 3f00 	ldrex	r3, [r3]
 800c67e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	f023 0310 	bic.w	r3, r3, #16
 800c686:	647b      	str	r3, [r7, #68]	; 0x44
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	330c      	adds	r3, #12
 800c68e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c690:	61ba      	str	r2, [r7, #24]
 800c692:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c694:	6979      	ldr	r1, [r7, #20]
 800c696:	69ba      	ldr	r2, [r7, #24]
 800c698:	e841 2300 	strex	r3, r2, [r1]
 800c69c:	613b      	str	r3, [r7, #16]
   return(result);
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d1e5      	bne.n	800c670 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2220      	movs	r2, #32
 800c6a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c6b2:	bf00      	nop
 800c6b4:	3754      	adds	r7, #84	; 0x54
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6bc:	4770      	bx	lr

0800c6be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c6be:	b580      	push	{r7, lr}
 800c6c0:	b084      	sub	sp, #16
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c6d8:	68f8      	ldr	r0, [r7, #12]
 800c6da:	f7ff fecb 	bl	800c474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6de:	bf00      	nop
 800c6e0:	3710      	adds	r7, #16
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}

0800c6e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c6e6:	b480      	push	{r7}
 800c6e8:	b085      	sub	sp, #20
 800c6ea:	af00      	add	r7, sp, #0
 800c6ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c6f4:	b2db      	uxtb	r3, r3
 800c6f6:	2b21      	cmp	r3, #33	; 0x21
 800c6f8:	d13e      	bne.n	800c778 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	689b      	ldr	r3, [r3, #8]
 800c6fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c702:	d114      	bne.n	800c72e <UART_Transmit_IT+0x48>
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	691b      	ldr	r3, [r3, #16]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d110      	bne.n	800c72e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	6a1b      	ldr	r3, [r3, #32]
 800c710:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	881b      	ldrh	r3, [r3, #0]
 800c716:	461a      	mov	r2, r3
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c720:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6a1b      	ldr	r3, [r3, #32]
 800c726:	1c9a      	adds	r2, r3, #2
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	621a      	str	r2, [r3, #32]
 800c72c:	e008      	b.n	800c740 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	6a1b      	ldr	r3, [r3, #32]
 800c732:	1c59      	adds	r1, r3, #1
 800c734:	687a      	ldr	r2, [r7, #4]
 800c736:	6211      	str	r1, [r2, #32]
 800c738:	781a      	ldrb	r2, [r3, #0]
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c744:	b29b      	uxth	r3, r3
 800c746:	3b01      	subs	r3, #1
 800c748:	b29b      	uxth	r3, r3
 800c74a:	687a      	ldr	r2, [r7, #4]
 800c74c:	4619      	mov	r1, r3
 800c74e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c750:	2b00      	cmp	r3, #0
 800c752:	d10f      	bne.n	800c774 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	68da      	ldr	r2, [r3, #12]
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c762:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	68da      	ldr	r2, [r3, #12]
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c772:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c774:	2300      	movs	r3, #0
 800c776:	e000      	b.n	800c77a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c778:	2302      	movs	r3, #2
  }
}
 800c77a:	4618      	mov	r0, r3
 800c77c:	3714      	adds	r7, #20
 800c77e:	46bd      	mov	sp, r7
 800c780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c784:	4770      	bx	lr

0800c786 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c786:	b580      	push	{r7, lr}
 800c788:	b082      	sub	sp, #8
 800c78a:	af00      	add	r7, sp, #0
 800c78c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	68da      	ldr	r2, [r3, #12]
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c79c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2220      	movs	r2, #32
 800c7a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	f7ff fe5a 	bl	800c460 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c7ac:	2300      	movs	r3, #0
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3708      	adds	r7, #8
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}

0800c7b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c7b6:	b580      	push	{r7, lr}
 800c7b8:	b08c      	sub	sp, #48	; 0x30
 800c7ba:	af00      	add	r7, sp, #0
 800c7bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c7c4:	b2db      	uxtb	r3, r3
 800c7c6:	2b22      	cmp	r3, #34	; 0x22
 800c7c8:	f040 80ab 	bne.w	800c922 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	689b      	ldr	r3, [r3, #8]
 800c7d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7d4:	d117      	bne.n	800c806 <UART_Receive_IT+0x50>
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	691b      	ldr	r3, [r3, #16]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d113      	bne.n	800c806 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7e6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	685b      	ldr	r3, [r3, #4]
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7f4:	b29a      	uxth	r2, r3
 800c7f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7fe:	1c9a      	adds	r2, r3, #2
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	629a      	str	r2, [r3, #40]	; 0x28
 800c804:	e026      	b.n	800c854 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c80a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c80c:	2300      	movs	r3, #0
 800c80e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	689b      	ldr	r3, [r3, #8]
 800c814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c818:	d007      	beq.n	800c82a <UART_Receive_IT+0x74>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	689b      	ldr	r3, [r3, #8]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d10a      	bne.n	800c838 <UART_Receive_IT+0x82>
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	691b      	ldr	r3, [r3, #16]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d106      	bne.n	800c838 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	b2da      	uxtb	r2, r3
 800c832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c834:	701a      	strb	r2, [r3, #0]
 800c836:	e008      	b.n	800c84a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	b2db      	uxtb	r3, r3
 800c840:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c844:	b2da      	uxtb	r2, r3
 800c846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c848:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c84e:	1c5a      	adds	r2, r3, #1
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c858:	b29b      	uxth	r3, r3
 800c85a:	3b01      	subs	r3, #1
 800c85c:	b29b      	uxth	r3, r3
 800c85e:	687a      	ldr	r2, [r7, #4]
 800c860:	4619      	mov	r1, r3
 800c862:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c864:	2b00      	cmp	r3, #0
 800c866:	d15a      	bne.n	800c91e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	68da      	ldr	r2, [r3, #12]
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	f022 0220 	bic.w	r2, r2, #32
 800c876:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	68da      	ldr	r2, [r3, #12]
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c886:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	695a      	ldr	r2, [r3, #20]
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	f022 0201 	bic.w	r2, r2, #1
 800c896:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2220      	movs	r2, #32
 800c89c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8a4:	2b01      	cmp	r3, #1
 800c8a6:	d135      	bne.n	800c914 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	330c      	adds	r3, #12
 800c8b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	e853 3f00 	ldrex	r3, [r3]
 800c8bc:	613b      	str	r3, [r7, #16]
   return(result);
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	f023 0310 	bic.w	r3, r3, #16
 800c8c4:	627b      	str	r3, [r7, #36]	; 0x24
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	330c      	adds	r3, #12
 800c8cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8ce:	623a      	str	r2, [r7, #32]
 800c8d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8d2:	69f9      	ldr	r1, [r7, #28]
 800c8d4:	6a3a      	ldr	r2, [r7, #32]
 800c8d6:	e841 2300 	strex	r3, r2, [r1]
 800c8da:	61bb      	str	r3, [r7, #24]
   return(result);
 800c8dc:	69bb      	ldr	r3, [r7, #24]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d1e5      	bne.n	800c8ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	f003 0310 	and.w	r3, r3, #16
 800c8ec:	2b10      	cmp	r3, #16
 800c8ee:	d10a      	bne.n	800c906 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	60fb      	str	r3, [r7, #12]
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	60fb      	str	r3, [r7, #12]
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	685b      	ldr	r3, [r3, #4]
 800c902:	60fb      	str	r3, [r7, #12]
 800c904:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c90a:	4619      	mov	r1, r3
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f7ff fdbb 	bl	800c488 <HAL_UARTEx_RxEventCallback>
 800c912:	e002      	b.n	800c91a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c914:	6878      	ldr	r0, [r7, #4]
 800c916:	f7f7 f8af 	bl	8003a78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c91a:	2300      	movs	r3, #0
 800c91c:	e002      	b.n	800c924 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800c91e:	2300      	movs	r3, #0
 800c920:	e000      	b.n	800c924 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800c922:	2302      	movs	r3, #2
  }
}
 800c924:	4618      	mov	r0, r3
 800c926:	3730      	adds	r7, #48	; 0x30
 800c928:	46bd      	mov	sp, r7
 800c92a:	bd80      	pop	{r7, pc}

0800c92c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c92c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c930:	b0c0      	sub	sp, #256	; 0x100
 800c932:	af00      	add	r7, sp, #0
 800c934:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	691b      	ldr	r3, [r3, #16]
 800c940:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c948:	68d9      	ldr	r1, [r3, #12]
 800c94a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c94e:	681a      	ldr	r2, [r3, #0]
 800c950:	ea40 0301 	orr.w	r3, r0, r1
 800c954:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c95a:	689a      	ldr	r2, [r3, #8]
 800c95c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c960:	691b      	ldr	r3, [r3, #16]
 800c962:	431a      	orrs	r2, r3
 800c964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c968:	695b      	ldr	r3, [r3, #20]
 800c96a:	431a      	orrs	r2, r3
 800c96c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c970:	69db      	ldr	r3, [r3, #28]
 800c972:	4313      	orrs	r3, r2
 800c974:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	68db      	ldr	r3, [r3, #12]
 800c980:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c984:	f021 010c 	bic.w	r1, r1, #12
 800c988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c98c:	681a      	ldr	r2, [r3, #0]
 800c98e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c992:	430b      	orrs	r3, r1
 800c994:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	695b      	ldr	r3, [r3, #20]
 800c99e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c9a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9a6:	6999      	ldr	r1, [r3, #24]
 800c9a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9ac:	681a      	ldr	r2, [r3, #0]
 800c9ae:	ea40 0301 	orr.w	r3, r0, r1
 800c9b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c9b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9b8:	681a      	ldr	r2, [r3, #0]
 800c9ba:	4b8f      	ldr	r3, [pc, #572]	; (800cbf8 <UART_SetConfig+0x2cc>)
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d005      	beq.n	800c9cc <UART_SetConfig+0xa0>
 800c9c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9c4:	681a      	ldr	r2, [r3, #0]
 800c9c6:	4b8d      	ldr	r3, [pc, #564]	; (800cbfc <UART_SetConfig+0x2d0>)
 800c9c8:	429a      	cmp	r2, r3
 800c9ca:	d104      	bne.n	800c9d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c9cc:	f7fe fbca 	bl	800b164 <HAL_RCC_GetPCLK2Freq>
 800c9d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800c9d4:	e003      	b.n	800c9de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c9d6:	f7fe fbb1 	bl	800b13c <HAL_RCC_GetPCLK1Freq>
 800c9da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c9de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9e2:	69db      	ldr	r3, [r3, #28]
 800c9e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c9e8:	f040 810c 	bne.w	800cc04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c9ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c9f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800c9fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800c9fe:	4622      	mov	r2, r4
 800ca00:	462b      	mov	r3, r5
 800ca02:	1891      	adds	r1, r2, r2
 800ca04:	65b9      	str	r1, [r7, #88]	; 0x58
 800ca06:	415b      	adcs	r3, r3
 800ca08:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ca0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ca0e:	4621      	mov	r1, r4
 800ca10:	eb12 0801 	adds.w	r8, r2, r1
 800ca14:	4629      	mov	r1, r5
 800ca16:	eb43 0901 	adc.w	r9, r3, r1
 800ca1a:	f04f 0200 	mov.w	r2, #0
 800ca1e:	f04f 0300 	mov.w	r3, #0
 800ca22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ca26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ca2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ca2e:	4690      	mov	r8, r2
 800ca30:	4699      	mov	r9, r3
 800ca32:	4623      	mov	r3, r4
 800ca34:	eb18 0303 	adds.w	r3, r8, r3
 800ca38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ca3c:	462b      	mov	r3, r5
 800ca3e:	eb49 0303 	adc.w	r3, r9, r3
 800ca42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ca46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ca4a:	685b      	ldr	r3, [r3, #4]
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ca52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ca56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ca5a:	460b      	mov	r3, r1
 800ca5c:	18db      	adds	r3, r3, r3
 800ca5e:	653b      	str	r3, [r7, #80]	; 0x50
 800ca60:	4613      	mov	r3, r2
 800ca62:	eb42 0303 	adc.w	r3, r2, r3
 800ca66:	657b      	str	r3, [r7, #84]	; 0x54
 800ca68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ca6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ca70:	f7f4 f90a 	bl	8000c88 <__aeabi_uldivmod>
 800ca74:	4602      	mov	r2, r0
 800ca76:	460b      	mov	r3, r1
 800ca78:	4b61      	ldr	r3, [pc, #388]	; (800cc00 <UART_SetConfig+0x2d4>)
 800ca7a:	fba3 2302 	umull	r2, r3, r3, r2
 800ca7e:	095b      	lsrs	r3, r3, #5
 800ca80:	011c      	lsls	r4, r3, #4
 800ca82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ca86:	2200      	movs	r2, #0
 800ca88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ca8c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ca90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ca94:	4642      	mov	r2, r8
 800ca96:	464b      	mov	r3, r9
 800ca98:	1891      	adds	r1, r2, r2
 800ca9a:	64b9      	str	r1, [r7, #72]	; 0x48
 800ca9c:	415b      	adcs	r3, r3
 800ca9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800caa0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800caa4:	4641      	mov	r1, r8
 800caa6:	eb12 0a01 	adds.w	sl, r2, r1
 800caaa:	4649      	mov	r1, r9
 800caac:	eb43 0b01 	adc.w	fp, r3, r1
 800cab0:	f04f 0200 	mov.w	r2, #0
 800cab4:	f04f 0300 	mov.w	r3, #0
 800cab8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cabc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cac0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cac4:	4692      	mov	sl, r2
 800cac6:	469b      	mov	fp, r3
 800cac8:	4643      	mov	r3, r8
 800caca:	eb1a 0303 	adds.w	r3, sl, r3
 800cace:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cad2:	464b      	mov	r3, r9
 800cad4:	eb4b 0303 	adc.w	r3, fp, r3
 800cad8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cadc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cae0:	685b      	ldr	r3, [r3, #4]
 800cae2:	2200      	movs	r2, #0
 800cae4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800cae8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800caec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800caf0:	460b      	mov	r3, r1
 800caf2:	18db      	adds	r3, r3, r3
 800caf4:	643b      	str	r3, [r7, #64]	; 0x40
 800caf6:	4613      	mov	r3, r2
 800caf8:	eb42 0303 	adc.w	r3, r2, r3
 800cafc:	647b      	str	r3, [r7, #68]	; 0x44
 800cafe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800cb02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800cb06:	f7f4 f8bf 	bl	8000c88 <__aeabi_uldivmod>
 800cb0a:	4602      	mov	r2, r0
 800cb0c:	460b      	mov	r3, r1
 800cb0e:	4611      	mov	r1, r2
 800cb10:	4b3b      	ldr	r3, [pc, #236]	; (800cc00 <UART_SetConfig+0x2d4>)
 800cb12:	fba3 2301 	umull	r2, r3, r3, r1
 800cb16:	095b      	lsrs	r3, r3, #5
 800cb18:	2264      	movs	r2, #100	; 0x64
 800cb1a:	fb02 f303 	mul.w	r3, r2, r3
 800cb1e:	1acb      	subs	r3, r1, r3
 800cb20:	00db      	lsls	r3, r3, #3
 800cb22:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800cb26:	4b36      	ldr	r3, [pc, #216]	; (800cc00 <UART_SetConfig+0x2d4>)
 800cb28:	fba3 2302 	umull	r2, r3, r3, r2
 800cb2c:	095b      	lsrs	r3, r3, #5
 800cb2e:	005b      	lsls	r3, r3, #1
 800cb30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cb34:	441c      	add	r4, r3
 800cb36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cb40:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800cb44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800cb48:	4642      	mov	r2, r8
 800cb4a:	464b      	mov	r3, r9
 800cb4c:	1891      	adds	r1, r2, r2
 800cb4e:	63b9      	str	r1, [r7, #56]	; 0x38
 800cb50:	415b      	adcs	r3, r3
 800cb52:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cb58:	4641      	mov	r1, r8
 800cb5a:	1851      	adds	r1, r2, r1
 800cb5c:	6339      	str	r1, [r7, #48]	; 0x30
 800cb5e:	4649      	mov	r1, r9
 800cb60:	414b      	adcs	r3, r1
 800cb62:	637b      	str	r3, [r7, #52]	; 0x34
 800cb64:	f04f 0200 	mov.w	r2, #0
 800cb68:	f04f 0300 	mov.w	r3, #0
 800cb6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800cb70:	4659      	mov	r1, fp
 800cb72:	00cb      	lsls	r3, r1, #3
 800cb74:	4651      	mov	r1, sl
 800cb76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cb7a:	4651      	mov	r1, sl
 800cb7c:	00ca      	lsls	r2, r1, #3
 800cb7e:	4610      	mov	r0, r2
 800cb80:	4619      	mov	r1, r3
 800cb82:	4603      	mov	r3, r0
 800cb84:	4642      	mov	r2, r8
 800cb86:	189b      	adds	r3, r3, r2
 800cb88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800cb8c:	464b      	mov	r3, r9
 800cb8e:	460a      	mov	r2, r1
 800cb90:	eb42 0303 	adc.w	r3, r2, r3
 800cb94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cb98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb9c:	685b      	ldr	r3, [r3, #4]
 800cb9e:	2200      	movs	r2, #0
 800cba0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800cba4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800cba8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800cbac:	460b      	mov	r3, r1
 800cbae:	18db      	adds	r3, r3, r3
 800cbb0:	62bb      	str	r3, [r7, #40]	; 0x28
 800cbb2:	4613      	mov	r3, r2
 800cbb4:	eb42 0303 	adc.w	r3, r2, r3
 800cbb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cbba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800cbbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800cbc2:	f7f4 f861 	bl	8000c88 <__aeabi_uldivmod>
 800cbc6:	4602      	mov	r2, r0
 800cbc8:	460b      	mov	r3, r1
 800cbca:	4b0d      	ldr	r3, [pc, #52]	; (800cc00 <UART_SetConfig+0x2d4>)
 800cbcc:	fba3 1302 	umull	r1, r3, r3, r2
 800cbd0:	095b      	lsrs	r3, r3, #5
 800cbd2:	2164      	movs	r1, #100	; 0x64
 800cbd4:	fb01 f303 	mul.w	r3, r1, r3
 800cbd8:	1ad3      	subs	r3, r2, r3
 800cbda:	00db      	lsls	r3, r3, #3
 800cbdc:	3332      	adds	r3, #50	; 0x32
 800cbde:	4a08      	ldr	r2, [pc, #32]	; (800cc00 <UART_SetConfig+0x2d4>)
 800cbe0:	fba2 2303 	umull	r2, r3, r2, r3
 800cbe4:	095b      	lsrs	r3, r3, #5
 800cbe6:	f003 0207 	and.w	r2, r3, #7
 800cbea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	4422      	add	r2, r4
 800cbf2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800cbf4:	e105      	b.n	800ce02 <UART_SetConfig+0x4d6>
 800cbf6:	bf00      	nop
 800cbf8:	40011000 	.word	0x40011000
 800cbfc:	40011400 	.word	0x40011400
 800cc00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cc04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cc08:	2200      	movs	r2, #0
 800cc0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800cc0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800cc12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800cc16:	4642      	mov	r2, r8
 800cc18:	464b      	mov	r3, r9
 800cc1a:	1891      	adds	r1, r2, r2
 800cc1c:	6239      	str	r1, [r7, #32]
 800cc1e:	415b      	adcs	r3, r3
 800cc20:	627b      	str	r3, [r7, #36]	; 0x24
 800cc22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cc26:	4641      	mov	r1, r8
 800cc28:	1854      	adds	r4, r2, r1
 800cc2a:	4649      	mov	r1, r9
 800cc2c:	eb43 0501 	adc.w	r5, r3, r1
 800cc30:	f04f 0200 	mov.w	r2, #0
 800cc34:	f04f 0300 	mov.w	r3, #0
 800cc38:	00eb      	lsls	r3, r5, #3
 800cc3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cc3e:	00e2      	lsls	r2, r4, #3
 800cc40:	4614      	mov	r4, r2
 800cc42:	461d      	mov	r5, r3
 800cc44:	4643      	mov	r3, r8
 800cc46:	18e3      	adds	r3, r4, r3
 800cc48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800cc4c:	464b      	mov	r3, r9
 800cc4e:	eb45 0303 	adc.w	r3, r5, r3
 800cc52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800cc56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cc5a:	685b      	ldr	r3, [r3, #4]
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800cc62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800cc66:	f04f 0200 	mov.w	r2, #0
 800cc6a:	f04f 0300 	mov.w	r3, #0
 800cc6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800cc72:	4629      	mov	r1, r5
 800cc74:	008b      	lsls	r3, r1, #2
 800cc76:	4621      	mov	r1, r4
 800cc78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cc7c:	4621      	mov	r1, r4
 800cc7e:	008a      	lsls	r2, r1, #2
 800cc80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800cc84:	f7f4 f800 	bl	8000c88 <__aeabi_uldivmod>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	4b60      	ldr	r3, [pc, #384]	; (800ce10 <UART_SetConfig+0x4e4>)
 800cc8e:	fba3 2302 	umull	r2, r3, r3, r2
 800cc92:	095b      	lsrs	r3, r3, #5
 800cc94:	011c      	lsls	r4, r3, #4
 800cc96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800cca0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800cca4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800cca8:	4642      	mov	r2, r8
 800ccaa:	464b      	mov	r3, r9
 800ccac:	1891      	adds	r1, r2, r2
 800ccae:	61b9      	str	r1, [r7, #24]
 800ccb0:	415b      	adcs	r3, r3
 800ccb2:	61fb      	str	r3, [r7, #28]
 800ccb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ccb8:	4641      	mov	r1, r8
 800ccba:	1851      	adds	r1, r2, r1
 800ccbc:	6139      	str	r1, [r7, #16]
 800ccbe:	4649      	mov	r1, r9
 800ccc0:	414b      	adcs	r3, r1
 800ccc2:	617b      	str	r3, [r7, #20]
 800ccc4:	f04f 0200 	mov.w	r2, #0
 800ccc8:	f04f 0300 	mov.w	r3, #0
 800cccc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ccd0:	4659      	mov	r1, fp
 800ccd2:	00cb      	lsls	r3, r1, #3
 800ccd4:	4651      	mov	r1, sl
 800ccd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ccda:	4651      	mov	r1, sl
 800ccdc:	00ca      	lsls	r2, r1, #3
 800ccde:	4610      	mov	r0, r2
 800cce0:	4619      	mov	r1, r3
 800cce2:	4603      	mov	r3, r0
 800cce4:	4642      	mov	r2, r8
 800cce6:	189b      	adds	r3, r3, r2
 800cce8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ccec:	464b      	mov	r3, r9
 800ccee:	460a      	mov	r2, r1
 800ccf0:	eb42 0303 	adc.w	r3, r2, r3
 800ccf4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ccf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ccfc:	685b      	ldr	r3, [r3, #4]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	67bb      	str	r3, [r7, #120]	; 0x78
 800cd02:	67fa      	str	r2, [r7, #124]	; 0x7c
 800cd04:	f04f 0200 	mov.w	r2, #0
 800cd08:	f04f 0300 	mov.w	r3, #0
 800cd0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800cd10:	4649      	mov	r1, r9
 800cd12:	008b      	lsls	r3, r1, #2
 800cd14:	4641      	mov	r1, r8
 800cd16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cd1a:	4641      	mov	r1, r8
 800cd1c:	008a      	lsls	r2, r1, #2
 800cd1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800cd22:	f7f3 ffb1 	bl	8000c88 <__aeabi_uldivmod>
 800cd26:	4602      	mov	r2, r0
 800cd28:	460b      	mov	r3, r1
 800cd2a:	4b39      	ldr	r3, [pc, #228]	; (800ce10 <UART_SetConfig+0x4e4>)
 800cd2c:	fba3 1302 	umull	r1, r3, r3, r2
 800cd30:	095b      	lsrs	r3, r3, #5
 800cd32:	2164      	movs	r1, #100	; 0x64
 800cd34:	fb01 f303 	mul.w	r3, r1, r3
 800cd38:	1ad3      	subs	r3, r2, r3
 800cd3a:	011b      	lsls	r3, r3, #4
 800cd3c:	3332      	adds	r3, #50	; 0x32
 800cd3e:	4a34      	ldr	r2, [pc, #208]	; (800ce10 <UART_SetConfig+0x4e4>)
 800cd40:	fba2 2303 	umull	r2, r3, r2, r3
 800cd44:	095b      	lsrs	r3, r3, #5
 800cd46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cd4a:	441c      	add	r4, r3
 800cd4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cd50:	2200      	movs	r2, #0
 800cd52:	673b      	str	r3, [r7, #112]	; 0x70
 800cd54:	677a      	str	r2, [r7, #116]	; 0x74
 800cd56:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800cd5a:	4642      	mov	r2, r8
 800cd5c:	464b      	mov	r3, r9
 800cd5e:	1891      	adds	r1, r2, r2
 800cd60:	60b9      	str	r1, [r7, #8]
 800cd62:	415b      	adcs	r3, r3
 800cd64:	60fb      	str	r3, [r7, #12]
 800cd66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cd6a:	4641      	mov	r1, r8
 800cd6c:	1851      	adds	r1, r2, r1
 800cd6e:	6039      	str	r1, [r7, #0]
 800cd70:	4649      	mov	r1, r9
 800cd72:	414b      	adcs	r3, r1
 800cd74:	607b      	str	r3, [r7, #4]
 800cd76:	f04f 0200 	mov.w	r2, #0
 800cd7a:	f04f 0300 	mov.w	r3, #0
 800cd7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cd82:	4659      	mov	r1, fp
 800cd84:	00cb      	lsls	r3, r1, #3
 800cd86:	4651      	mov	r1, sl
 800cd88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cd8c:	4651      	mov	r1, sl
 800cd8e:	00ca      	lsls	r2, r1, #3
 800cd90:	4610      	mov	r0, r2
 800cd92:	4619      	mov	r1, r3
 800cd94:	4603      	mov	r3, r0
 800cd96:	4642      	mov	r2, r8
 800cd98:	189b      	adds	r3, r3, r2
 800cd9a:	66bb      	str	r3, [r7, #104]	; 0x68
 800cd9c:	464b      	mov	r3, r9
 800cd9e:	460a      	mov	r2, r1
 800cda0:	eb42 0303 	adc.w	r3, r2, r3
 800cda4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cda6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cdaa:	685b      	ldr	r3, [r3, #4]
 800cdac:	2200      	movs	r2, #0
 800cdae:	663b      	str	r3, [r7, #96]	; 0x60
 800cdb0:	667a      	str	r2, [r7, #100]	; 0x64
 800cdb2:	f04f 0200 	mov.w	r2, #0
 800cdb6:	f04f 0300 	mov.w	r3, #0
 800cdba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800cdbe:	4649      	mov	r1, r9
 800cdc0:	008b      	lsls	r3, r1, #2
 800cdc2:	4641      	mov	r1, r8
 800cdc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cdc8:	4641      	mov	r1, r8
 800cdca:	008a      	lsls	r2, r1, #2
 800cdcc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800cdd0:	f7f3 ff5a 	bl	8000c88 <__aeabi_uldivmod>
 800cdd4:	4602      	mov	r2, r0
 800cdd6:	460b      	mov	r3, r1
 800cdd8:	4b0d      	ldr	r3, [pc, #52]	; (800ce10 <UART_SetConfig+0x4e4>)
 800cdda:	fba3 1302 	umull	r1, r3, r3, r2
 800cdde:	095b      	lsrs	r3, r3, #5
 800cde0:	2164      	movs	r1, #100	; 0x64
 800cde2:	fb01 f303 	mul.w	r3, r1, r3
 800cde6:	1ad3      	subs	r3, r2, r3
 800cde8:	011b      	lsls	r3, r3, #4
 800cdea:	3332      	adds	r3, #50	; 0x32
 800cdec:	4a08      	ldr	r2, [pc, #32]	; (800ce10 <UART_SetConfig+0x4e4>)
 800cdee:	fba2 2303 	umull	r2, r3, r2, r3
 800cdf2:	095b      	lsrs	r3, r3, #5
 800cdf4:	f003 020f 	and.w	r2, r3, #15
 800cdf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	4422      	add	r2, r4
 800ce00:	609a      	str	r2, [r3, #8]
}
 800ce02:	bf00      	nop
 800ce04:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ce0e:	bf00      	nop
 800ce10:	51eb851f 	.word	0x51eb851f

0800ce14 <__NVIC_SetPriority>:
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	6039      	str	r1, [r7, #0]
 800ce1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ce20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	db0a      	blt.n	800ce3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	b2da      	uxtb	r2, r3
 800ce2c:	490c      	ldr	r1, [pc, #48]	; (800ce60 <__NVIC_SetPriority+0x4c>)
 800ce2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce32:	0112      	lsls	r2, r2, #4
 800ce34:	b2d2      	uxtb	r2, r2
 800ce36:	440b      	add	r3, r1
 800ce38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ce3c:	e00a      	b.n	800ce54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	b2da      	uxtb	r2, r3
 800ce42:	4908      	ldr	r1, [pc, #32]	; (800ce64 <__NVIC_SetPriority+0x50>)
 800ce44:	79fb      	ldrb	r3, [r7, #7]
 800ce46:	f003 030f 	and.w	r3, r3, #15
 800ce4a:	3b04      	subs	r3, #4
 800ce4c:	0112      	lsls	r2, r2, #4
 800ce4e:	b2d2      	uxtb	r2, r2
 800ce50:	440b      	add	r3, r1
 800ce52:	761a      	strb	r2, [r3, #24]
}
 800ce54:	bf00      	nop
 800ce56:	370c      	adds	r7, #12
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5e:	4770      	bx	lr
 800ce60:	e000e100 	.word	0xe000e100
 800ce64:	e000ed00 	.word	0xe000ed00

0800ce68 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ce6c:	4b05      	ldr	r3, [pc, #20]	; (800ce84 <SysTick_Handler+0x1c>)
 800ce6e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ce70:	f001 fd28 	bl	800e8c4 <xTaskGetSchedulerState>
 800ce74:	4603      	mov	r3, r0
 800ce76:	2b01      	cmp	r3, #1
 800ce78:	d001      	beq.n	800ce7e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ce7a:	f002 fb0d 	bl	800f498 <xPortSysTickHandler>
  }
}
 800ce7e:	bf00      	nop
 800ce80:	bd80      	pop	{r7, pc}
 800ce82:	bf00      	nop
 800ce84:	e000e010 	.word	0xe000e010

0800ce88 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ce8c:	2100      	movs	r1, #0
 800ce8e:	f06f 0004 	mvn.w	r0, #4
 800ce92:	f7ff ffbf 	bl	800ce14 <__NVIC_SetPriority>
#endif
}
 800ce96:	bf00      	nop
 800ce98:	bd80      	pop	{r7, pc}
	...

0800ce9c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ce9c:	b480      	push	{r7}
 800ce9e:	b083      	sub	sp, #12
 800cea0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cea2:	f3ef 8305 	mrs	r3, IPSR
 800cea6:	603b      	str	r3, [r7, #0]
  return(result);
 800cea8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d003      	beq.n	800ceb6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ceae:	f06f 0305 	mvn.w	r3, #5
 800ceb2:	607b      	str	r3, [r7, #4]
 800ceb4:	e00c      	b.n	800ced0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ceb6:	4b0a      	ldr	r3, [pc, #40]	; (800cee0 <osKernelInitialize+0x44>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d105      	bne.n	800ceca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800cebe:	4b08      	ldr	r3, [pc, #32]	; (800cee0 <osKernelInitialize+0x44>)
 800cec0:	2201      	movs	r2, #1
 800cec2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800cec4:	2300      	movs	r3, #0
 800cec6:	607b      	str	r3, [r7, #4]
 800cec8:	e002      	b.n	800ced0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ceca:	f04f 33ff 	mov.w	r3, #4294967295
 800cece:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ced0:	687b      	ldr	r3, [r7, #4]
}
 800ced2:	4618      	mov	r0, r3
 800ced4:	370c      	adds	r7, #12
 800ced6:	46bd      	mov	sp, r7
 800ced8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cedc:	4770      	bx	lr
 800cede:	bf00      	nop
 800cee0:	20000cec 	.word	0x20000cec

0800cee4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b082      	sub	sp, #8
 800cee8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ceea:	f3ef 8305 	mrs	r3, IPSR
 800ceee:	603b      	str	r3, [r7, #0]
  return(result);
 800cef0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d003      	beq.n	800cefe <osKernelStart+0x1a>
    stat = osErrorISR;
 800cef6:	f06f 0305 	mvn.w	r3, #5
 800cefa:	607b      	str	r3, [r7, #4]
 800cefc:	e010      	b.n	800cf20 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800cefe:	4b0b      	ldr	r3, [pc, #44]	; (800cf2c <osKernelStart+0x48>)
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	2b01      	cmp	r3, #1
 800cf04:	d109      	bne.n	800cf1a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800cf06:	f7ff ffbf 	bl	800ce88 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800cf0a:	4b08      	ldr	r3, [pc, #32]	; (800cf2c <osKernelStart+0x48>)
 800cf0c:	2202      	movs	r2, #2
 800cf0e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800cf10:	f001 f87c 	bl	800e00c <vTaskStartScheduler>
      stat = osOK;
 800cf14:	2300      	movs	r3, #0
 800cf16:	607b      	str	r3, [r7, #4]
 800cf18:	e002      	b.n	800cf20 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800cf1a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cf20:	687b      	ldr	r3, [r7, #4]
}
 800cf22:	4618      	mov	r0, r3
 800cf24:	3708      	adds	r7, #8
 800cf26:	46bd      	mov	sp, r7
 800cf28:	bd80      	pop	{r7, pc}
 800cf2a:	bf00      	nop
 800cf2c:	20000cec 	.word	0x20000cec

0800cf30 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b08e      	sub	sp, #56	; 0x38
 800cf34:	af04      	add	r7, sp, #16
 800cf36:	60f8      	str	r0, [r7, #12]
 800cf38:	60b9      	str	r1, [r7, #8]
 800cf3a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf40:	f3ef 8305 	mrs	r3, IPSR
 800cf44:	617b      	str	r3, [r7, #20]
  return(result);
 800cf46:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d17e      	bne.n	800d04a <osThreadNew+0x11a>
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d07b      	beq.n	800d04a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800cf52:	2380      	movs	r3, #128	; 0x80
 800cf54:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800cf56:	2318      	movs	r3, #24
 800cf58:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800cf5e:	f04f 33ff 	mov.w	r3, #4294967295
 800cf62:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d045      	beq.n	800cff6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d002      	beq.n	800cf78 <osThreadNew+0x48>
        name = attr->name;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	699b      	ldr	r3, [r3, #24]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d002      	beq.n	800cf86 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	699b      	ldr	r3, [r3, #24]
 800cf84:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800cf86:	69fb      	ldr	r3, [r7, #28]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d008      	beq.n	800cf9e <osThreadNew+0x6e>
 800cf8c:	69fb      	ldr	r3, [r7, #28]
 800cf8e:	2b38      	cmp	r3, #56	; 0x38
 800cf90:	d805      	bhi.n	800cf9e <osThreadNew+0x6e>
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	685b      	ldr	r3, [r3, #4]
 800cf96:	f003 0301 	and.w	r3, r3, #1
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d001      	beq.n	800cfa2 <osThreadNew+0x72>
        return (NULL);
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	e054      	b.n	800d04c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	695b      	ldr	r3, [r3, #20]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d003      	beq.n	800cfb2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	695b      	ldr	r3, [r3, #20]
 800cfae:	089b      	lsrs	r3, r3, #2
 800cfb0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	689b      	ldr	r3, [r3, #8]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d00e      	beq.n	800cfd8 <osThreadNew+0xa8>
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	68db      	ldr	r3, [r3, #12]
 800cfbe:	2bbb      	cmp	r3, #187	; 0xbb
 800cfc0:	d90a      	bls.n	800cfd8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d006      	beq.n	800cfd8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	695b      	ldr	r3, [r3, #20]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d002      	beq.n	800cfd8 <osThreadNew+0xa8>
        mem = 1;
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	61bb      	str	r3, [r7, #24]
 800cfd6:	e010      	b.n	800cffa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	689b      	ldr	r3, [r3, #8]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d10c      	bne.n	800cffa <osThreadNew+0xca>
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	68db      	ldr	r3, [r3, #12]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d108      	bne.n	800cffa <osThreadNew+0xca>
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	691b      	ldr	r3, [r3, #16]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d104      	bne.n	800cffa <osThreadNew+0xca>
          mem = 0;
 800cff0:	2300      	movs	r3, #0
 800cff2:	61bb      	str	r3, [r7, #24]
 800cff4:	e001      	b.n	800cffa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800cff6:	2300      	movs	r3, #0
 800cff8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cffa:	69bb      	ldr	r3, [r7, #24]
 800cffc:	2b01      	cmp	r3, #1
 800cffe:	d110      	bne.n	800d022 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d004:	687a      	ldr	r2, [r7, #4]
 800d006:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d008:	9202      	str	r2, [sp, #8]
 800d00a:	9301      	str	r3, [sp, #4]
 800d00c:	69fb      	ldr	r3, [r7, #28]
 800d00e:	9300      	str	r3, [sp, #0]
 800d010:	68bb      	ldr	r3, [r7, #8]
 800d012:	6a3a      	ldr	r2, [r7, #32]
 800d014:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d016:	68f8      	ldr	r0, [r7, #12]
 800d018:	f000 fe0c 	bl	800dc34 <xTaskCreateStatic>
 800d01c:	4603      	mov	r3, r0
 800d01e:	613b      	str	r3, [r7, #16]
 800d020:	e013      	b.n	800d04a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d022:	69bb      	ldr	r3, [r7, #24]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d110      	bne.n	800d04a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d028:	6a3b      	ldr	r3, [r7, #32]
 800d02a:	b29a      	uxth	r2, r3
 800d02c:	f107 0310 	add.w	r3, r7, #16
 800d030:	9301      	str	r3, [sp, #4]
 800d032:	69fb      	ldr	r3, [r7, #28]
 800d034:	9300      	str	r3, [sp, #0]
 800d036:	68bb      	ldr	r3, [r7, #8]
 800d038:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d03a:	68f8      	ldr	r0, [r7, #12]
 800d03c:	f000 fe57 	bl	800dcee <xTaskCreate>
 800d040:	4603      	mov	r3, r0
 800d042:	2b01      	cmp	r3, #1
 800d044:	d001      	beq.n	800d04a <osThreadNew+0x11a>
            hTask = NULL;
 800d046:	2300      	movs	r3, #0
 800d048:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d04a:	693b      	ldr	r3, [r7, #16]
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	3728      	adds	r7, #40	; 0x28
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}

0800d054 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d054:	b580      	push	{r7, lr}
 800d056:	b084      	sub	sp, #16
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d05c:	f3ef 8305 	mrs	r3, IPSR
 800d060:	60bb      	str	r3, [r7, #8]
  return(result);
 800d062:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d064:	2b00      	cmp	r3, #0
 800d066:	d003      	beq.n	800d070 <osDelay+0x1c>
    stat = osErrorISR;
 800d068:	f06f 0305 	mvn.w	r3, #5
 800d06c:	60fb      	str	r3, [r7, #12]
 800d06e:	e007      	b.n	800d080 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d070:	2300      	movs	r3, #0
 800d072:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d002      	beq.n	800d080 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d07a:	6878      	ldr	r0, [r7, #4]
 800d07c:	f000 ff92 	bl	800dfa4 <vTaskDelay>
    }
  }

  return (stat);
 800d080:	68fb      	ldr	r3, [r7, #12]
}
 800d082:	4618      	mov	r0, r3
 800d084:	3710      	adds	r7, #16
 800d086:	46bd      	mov	sp, r7
 800d088:	bd80      	pop	{r7, pc}
	...

0800d08c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d08c:	b480      	push	{r7}
 800d08e:	b085      	sub	sp, #20
 800d090:	af00      	add	r7, sp, #0
 800d092:	60f8      	str	r0, [r7, #12]
 800d094:	60b9      	str	r1, [r7, #8]
 800d096:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	4a07      	ldr	r2, [pc, #28]	; (800d0b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800d09c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d09e:	68bb      	ldr	r3, [r7, #8]
 800d0a0:	4a06      	ldr	r2, [pc, #24]	; (800d0bc <vApplicationGetIdleTaskMemory+0x30>)
 800d0a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2280      	movs	r2, #128	; 0x80
 800d0a8:	601a      	str	r2, [r3, #0]
}
 800d0aa:	bf00      	nop
 800d0ac:	3714      	adds	r7, #20
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr
 800d0b6:	bf00      	nop
 800d0b8:	20000cf0 	.word	0x20000cf0
 800d0bc:	20000dac 	.word	0x20000dac

0800d0c0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d0c0:	b480      	push	{r7}
 800d0c2:	b085      	sub	sp, #20
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	60f8      	str	r0, [r7, #12]
 800d0c8:	60b9      	str	r1, [r7, #8]
 800d0ca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	4a07      	ldr	r2, [pc, #28]	; (800d0ec <vApplicationGetTimerTaskMemory+0x2c>)
 800d0d0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	4a06      	ldr	r2, [pc, #24]	; (800d0f0 <vApplicationGetTimerTaskMemory+0x30>)
 800d0d6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d0de:	601a      	str	r2, [r3, #0]
}
 800d0e0:	bf00      	nop
 800d0e2:	3714      	adds	r7, #20
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ea:	4770      	bx	lr
 800d0ec:	20000fac 	.word	0x20000fac
 800d0f0:	20001068 	.word	0x20001068

0800d0f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b083      	sub	sp, #12
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f103 0208 	add.w	r2, r3, #8
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	f04f 32ff 	mov.w	r2, #4294967295
 800d10c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f103 0208 	add.w	r2, r3, #8
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	f103 0208 	add.w	r2, r3, #8
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2200      	movs	r2, #0
 800d126:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d128:	bf00      	nop
 800d12a:	370c      	adds	r7, #12
 800d12c:	46bd      	mov	sp, r7
 800d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d132:	4770      	bx	lr

0800d134 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d134:	b480      	push	{r7}
 800d136:	b083      	sub	sp, #12
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2200      	movs	r2, #0
 800d140:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d142:	bf00      	nop
 800d144:	370c      	adds	r7, #12
 800d146:	46bd      	mov	sp, r7
 800d148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14c:	4770      	bx	lr

0800d14e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d14e:	b480      	push	{r7}
 800d150:	b085      	sub	sp, #20
 800d152:	af00      	add	r7, sp, #0
 800d154:	6078      	str	r0, [r7, #4]
 800d156:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	685b      	ldr	r3, [r3, #4]
 800d15c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	68fa      	ldr	r2, [r7, #12]
 800d162:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	689a      	ldr	r2, [r3, #8]
 800d168:	683b      	ldr	r3, [r7, #0]
 800d16a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	689b      	ldr	r3, [r3, #8]
 800d170:	683a      	ldr	r2, [r7, #0]
 800d172:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	683a      	ldr	r2, [r7, #0]
 800d178:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	687a      	ldr	r2, [r7, #4]
 800d17e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	1c5a      	adds	r2, r3, #1
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	601a      	str	r2, [r3, #0]
}
 800d18a:	bf00      	nop
 800d18c:	3714      	adds	r7, #20
 800d18e:	46bd      	mov	sp, r7
 800d190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d194:	4770      	bx	lr

0800d196 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d196:	b480      	push	{r7}
 800d198:	b085      	sub	sp, #20
 800d19a:	af00      	add	r7, sp, #0
 800d19c:	6078      	str	r0, [r7, #4]
 800d19e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d1a6:	68bb      	ldr	r3, [r7, #8]
 800d1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ac:	d103      	bne.n	800d1b6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	691b      	ldr	r3, [r3, #16]
 800d1b2:	60fb      	str	r3, [r7, #12]
 800d1b4:	e00c      	b.n	800d1d0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	3308      	adds	r3, #8
 800d1ba:	60fb      	str	r3, [r7, #12]
 800d1bc:	e002      	b.n	800d1c4 <vListInsert+0x2e>
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	685b      	ldr	r3, [r3, #4]
 800d1c2:	60fb      	str	r3, [r7, #12]
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	685b      	ldr	r3, [r3, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	68ba      	ldr	r2, [r7, #8]
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d2f6      	bcs.n	800d1be <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	685a      	ldr	r2, [r3, #4]
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	685b      	ldr	r3, [r3, #4]
 800d1dc:	683a      	ldr	r2, [r7, #0]
 800d1de:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	68fa      	ldr	r2, [r7, #12]
 800d1e4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	683a      	ldr	r2, [r7, #0]
 800d1ea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d1ec:	683b      	ldr	r3, [r7, #0]
 800d1ee:	687a      	ldr	r2, [r7, #4]
 800d1f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	1c5a      	adds	r2, r3, #1
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	601a      	str	r2, [r3, #0]
}
 800d1fc:	bf00      	nop
 800d1fe:	3714      	adds	r7, #20
 800d200:	46bd      	mov	sp, r7
 800d202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d206:	4770      	bx	lr

0800d208 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d208:	b480      	push	{r7}
 800d20a:	b085      	sub	sp, #20
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	691b      	ldr	r3, [r3, #16]
 800d214:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	685b      	ldr	r3, [r3, #4]
 800d21a:	687a      	ldr	r2, [r7, #4]
 800d21c:	6892      	ldr	r2, [r2, #8]
 800d21e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	689b      	ldr	r3, [r3, #8]
 800d224:	687a      	ldr	r2, [r7, #4]
 800d226:	6852      	ldr	r2, [r2, #4]
 800d228:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	685b      	ldr	r3, [r3, #4]
 800d22e:	687a      	ldr	r2, [r7, #4]
 800d230:	429a      	cmp	r2, r3
 800d232:	d103      	bne.n	800d23c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	689a      	ldr	r2, [r3, #8]
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	2200      	movs	r2, #0
 800d240:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	1e5a      	subs	r2, r3, #1
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	681b      	ldr	r3, [r3, #0]
}
 800d250:	4618      	mov	r0, r3
 800d252:	3714      	adds	r7, #20
 800d254:	46bd      	mov	sp, r7
 800d256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25a:	4770      	bx	lr

0800d25c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b084      	sub	sp, #16
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
 800d264:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d10a      	bne.n	800d286 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d274:	f383 8811 	msr	BASEPRI, r3
 800d278:	f3bf 8f6f 	isb	sy
 800d27c:	f3bf 8f4f 	dsb	sy
 800d280:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d282:	bf00      	nop
 800d284:	e7fe      	b.n	800d284 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d286:	f002 f875 	bl	800f374 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	681a      	ldr	r2, [r3, #0]
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d292:	68f9      	ldr	r1, [r7, #12]
 800d294:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d296:	fb01 f303 	mul.w	r3, r1, r3
 800d29a:	441a      	add	r2, r3
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681a      	ldr	r2, [r3, #0]
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	681a      	ldr	r2, [r3, #0]
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2b6:	3b01      	subs	r3, #1
 800d2b8:	68f9      	ldr	r1, [r7, #12]
 800d2ba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d2bc:	fb01 f303 	mul.w	r3, r1, r3
 800d2c0:	441a      	add	r2, r3
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	22ff      	movs	r2, #255	; 0xff
 800d2ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	22ff      	movs	r2, #255	; 0xff
 800d2d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d114      	bne.n	800d306 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	691b      	ldr	r3, [r3, #16]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d01a      	beq.n	800d31a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	3310      	adds	r3, #16
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	f001 f929 	bl	800e540 <xTaskRemoveFromEventList>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d012      	beq.n	800d31a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d2f4:	4b0c      	ldr	r3, [pc, #48]	; (800d328 <xQueueGenericReset+0xcc>)
 800d2f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2fa:	601a      	str	r2, [r3, #0]
 800d2fc:	f3bf 8f4f 	dsb	sy
 800d300:	f3bf 8f6f 	isb	sy
 800d304:	e009      	b.n	800d31a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	3310      	adds	r3, #16
 800d30a:	4618      	mov	r0, r3
 800d30c:	f7ff fef2 	bl	800d0f4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	3324      	adds	r3, #36	; 0x24
 800d314:	4618      	mov	r0, r3
 800d316:	f7ff feed 	bl	800d0f4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d31a:	f002 f85b 	bl	800f3d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d31e:	2301      	movs	r3, #1
}
 800d320:	4618      	mov	r0, r3
 800d322:	3710      	adds	r7, #16
 800d324:	46bd      	mov	sp, r7
 800d326:	bd80      	pop	{r7, pc}
 800d328:	e000ed04 	.word	0xe000ed04

0800d32c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b08e      	sub	sp, #56	; 0x38
 800d330:	af02      	add	r7, sp, #8
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	60b9      	str	r1, [r7, #8]
 800d336:	607a      	str	r2, [r7, #4]
 800d338:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d10a      	bne.n	800d356 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d344:	f383 8811 	msr	BASEPRI, r3
 800d348:	f3bf 8f6f 	isb	sy
 800d34c:	f3bf 8f4f 	dsb	sy
 800d350:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d352:	bf00      	nop
 800d354:	e7fe      	b.n	800d354 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d10a      	bne.n	800d372 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d35c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d360:	f383 8811 	msr	BASEPRI, r3
 800d364:	f3bf 8f6f 	isb	sy
 800d368:	f3bf 8f4f 	dsb	sy
 800d36c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d36e:	bf00      	nop
 800d370:	e7fe      	b.n	800d370 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d002      	beq.n	800d37e <xQueueGenericCreateStatic+0x52>
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d001      	beq.n	800d382 <xQueueGenericCreateStatic+0x56>
 800d37e:	2301      	movs	r3, #1
 800d380:	e000      	b.n	800d384 <xQueueGenericCreateStatic+0x58>
 800d382:	2300      	movs	r3, #0
 800d384:	2b00      	cmp	r3, #0
 800d386:	d10a      	bne.n	800d39e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d38c:	f383 8811 	msr	BASEPRI, r3
 800d390:	f3bf 8f6f 	isb	sy
 800d394:	f3bf 8f4f 	dsb	sy
 800d398:	623b      	str	r3, [r7, #32]
}
 800d39a:	bf00      	nop
 800d39c:	e7fe      	b.n	800d39c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d102      	bne.n	800d3aa <xQueueGenericCreateStatic+0x7e>
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d101      	bne.n	800d3ae <xQueueGenericCreateStatic+0x82>
 800d3aa:	2301      	movs	r3, #1
 800d3ac:	e000      	b.n	800d3b0 <xQueueGenericCreateStatic+0x84>
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d10a      	bne.n	800d3ca <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3b8:	f383 8811 	msr	BASEPRI, r3
 800d3bc:	f3bf 8f6f 	isb	sy
 800d3c0:	f3bf 8f4f 	dsb	sy
 800d3c4:	61fb      	str	r3, [r7, #28]
}
 800d3c6:	bf00      	nop
 800d3c8:	e7fe      	b.n	800d3c8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d3ca:	2350      	movs	r3, #80	; 0x50
 800d3cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d3ce:	697b      	ldr	r3, [r7, #20]
 800d3d0:	2b50      	cmp	r3, #80	; 0x50
 800d3d2:	d00a      	beq.n	800d3ea <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d8:	f383 8811 	msr	BASEPRI, r3
 800d3dc:	f3bf 8f6f 	isb	sy
 800d3e0:	f3bf 8f4f 	dsb	sy
 800d3e4:	61bb      	str	r3, [r7, #24]
}
 800d3e6:	bf00      	nop
 800d3e8:	e7fe      	b.n	800d3e8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d3ea:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d3f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d00d      	beq.n	800d412 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d3f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3f8:	2201      	movs	r2, #1
 800d3fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d3fe:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d404:	9300      	str	r3, [sp, #0]
 800d406:	4613      	mov	r3, r2
 800d408:	687a      	ldr	r2, [r7, #4]
 800d40a:	68b9      	ldr	r1, [r7, #8]
 800d40c:	68f8      	ldr	r0, [r7, #12]
 800d40e:	f000 f805 	bl	800d41c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d414:	4618      	mov	r0, r3
 800d416:	3730      	adds	r7, #48	; 0x30
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}

0800d41c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b084      	sub	sp, #16
 800d420:	af00      	add	r7, sp, #0
 800d422:	60f8      	str	r0, [r7, #12]
 800d424:	60b9      	str	r1, [r7, #8]
 800d426:	607a      	str	r2, [r7, #4]
 800d428:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d42a:	68bb      	ldr	r3, [r7, #8]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d103      	bne.n	800d438 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d430:	69bb      	ldr	r3, [r7, #24]
 800d432:	69ba      	ldr	r2, [r7, #24]
 800d434:	601a      	str	r2, [r3, #0]
 800d436:	e002      	b.n	800d43e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d438:	69bb      	ldr	r3, [r7, #24]
 800d43a:	687a      	ldr	r2, [r7, #4]
 800d43c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d43e:	69bb      	ldr	r3, [r7, #24]
 800d440:	68fa      	ldr	r2, [r7, #12]
 800d442:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d444:	69bb      	ldr	r3, [r7, #24]
 800d446:	68ba      	ldr	r2, [r7, #8]
 800d448:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d44a:	2101      	movs	r1, #1
 800d44c:	69b8      	ldr	r0, [r7, #24]
 800d44e:	f7ff ff05 	bl	800d25c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d452:	69bb      	ldr	r3, [r7, #24]
 800d454:	78fa      	ldrb	r2, [r7, #3]
 800d456:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d45a:	bf00      	nop
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}
	...

0800d464 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b08e      	sub	sp, #56	; 0x38
 800d468:	af00      	add	r7, sp, #0
 800d46a:	60f8      	str	r0, [r7, #12]
 800d46c:	60b9      	str	r1, [r7, #8]
 800d46e:	607a      	str	r2, [r7, #4]
 800d470:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d472:	2300      	movs	r3, #0
 800d474:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d10a      	bne.n	800d496 <xQueueGenericSend+0x32>
	__asm volatile
 800d480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d484:	f383 8811 	msr	BASEPRI, r3
 800d488:	f3bf 8f6f 	isb	sy
 800d48c:	f3bf 8f4f 	dsb	sy
 800d490:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d492:	bf00      	nop
 800d494:	e7fe      	b.n	800d494 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d103      	bne.n	800d4a4 <xQueueGenericSend+0x40>
 800d49c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d49e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d101      	bne.n	800d4a8 <xQueueGenericSend+0x44>
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	e000      	b.n	800d4aa <xQueueGenericSend+0x46>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d10a      	bne.n	800d4c4 <xQueueGenericSend+0x60>
	__asm volatile
 800d4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b2:	f383 8811 	msr	BASEPRI, r3
 800d4b6:	f3bf 8f6f 	isb	sy
 800d4ba:	f3bf 8f4f 	dsb	sy
 800d4be:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d4c0:	bf00      	nop
 800d4c2:	e7fe      	b.n	800d4c2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	2b02      	cmp	r3, #2
 800d4c8:	d103      	bne.n	800d4d2 <xQueueGenericSend+0x6e>
 800d4ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4ce:	2b01      	cmp	r3, #1
 800d4d0:	d101      	bne.n	800d4d6 <xQueueGenericSend+0x72>
 800d4d2:	2301      	movs	r3, #1
 800d4d4:	e000      	b.n	800d4d8 <xQueueGenericSend+0x74>
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d10a      	bne.n	800d4f2 <xQueueGenericSend+0x8e>
	__asm volatile
 800d4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e0:	f383 8811 	msr	BASEPRI, r3
 800d4e4:	f3bf 8f6f 	isb	sy
 800d4e8:	f3bf 8f4f 	dsb	sy
 800d4ec:	623b      	str	r3, [r7, #32]
}
 800d4ee:	bf00      	nop
 800d4f0:	e7fe      	b.n	800d4f0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d4f2:	f001 f9e7 	bl	800e8c4 <xTaskGetSchedulerState>
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d102      	bne.n	800d502 <xQueueGenericSend+0x9e>
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d101      	bne.n	800d506 <xQueueGenericSend+0xa2>
 800d502:	2301      	movs	r3, #1
 800d504:	e000      	b.n	800d508 <xQueueGenericSend+0xa4>
 800d506:	2300      	movs	r3, #0
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d10a      	bne.n	800d522 <xQueueGenericSend+0xbe>
	__asm volatile
 800d50c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d510:	f383 8811 	msr	BASEPRI, r3
 800d514:	f3bf 8f6f 	isb	sy
 800d518:	f3bf 8f4f 	dsb	sy
 800d51c:	61fb      	str	r3, [r7, #28]
}
 800d51e:	bf00      	nop
 800d520:	e7fe      	b.n	800d520 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d522:	f001 ff27 	bl	800f374 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d52c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d52e:	429a      	cmp	r2, r3
 800d530:	d302      	bcc.n	800d538 <xQueueGenericSend+0xd4>
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	2b02      	cmp	r3, #2
 800d536:	d129      	bne.n	800d58c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d538:	683a      	ldr	r2, [r7, #0]
 800d53a:	68b9      	ldr	r1, [r7, #8]
 800d53c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d53e:	f000 fa0b 	bl	800d958 <prvCopyDataToQueue>
 800d542:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d010      	beq.n	800d56e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d54e:	3324      	adds	r3, #36	; 0x24
 800d550:	4618      	mov	r0, r3
 800d552:	f000 fff5 	bl	800e540 <xTaskRemoveFromEventList>
 800d556:	4603      	mov	r3, r0
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d013      	beq.n	800d584 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d55c:	4b3f      	ldr	r3, [pc, #252]	; (800d65c <xQueueGenericSend+0x1f8>)
 800d55e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d562:	601a      	str	r2, [r3, #0]
 800d564:	f3bf 8f4f 	dsb	sy
 800d568:	f3bf 8f6f 	isb	sy
 800d56c:	e00a      	b.n	800d584 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d56e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d570:	2b00      	cmp	r3, #0
 800d572:	d007      	beq.n	800d584 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d574:	4b39      	ldr	r3, [pc, #228]	; (800d65c <xQueueGenericSend+0x1f8>)
 800d576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d57a:	601a      	str	r2, [r3, #0]
 800d57c:	f3bf 8f4f 	dsb	sy
 800d580:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d584:	f001 ff26 	bl	800f3d4 <vPortExitCritical>
				return pdPASS;
 800d588:	2301      	movs	r3, #1
 800d58a:	e063      	b.n	800d654 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d103      	bne.n	800d59a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d592:	f001 ff1f 	bl	800f3d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d596:	2300      	movs	r3, #0
 800d598:	e05c      	b.n	800d654 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d59a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d106      	bne.n	800d5ae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d5a0:	f107 0314 	add.w	r3, r7, #20
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	f001 f82f 	bl	800e608 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d5ae:	f001 ff11 	bl	800f3d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d5b2:	f000 fd9b 	bl	800e0ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d5b6:	f001 fedd 	bl	800f374 <vPortEnterCritical>
 800d5ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d5c0:	b25b      	sxtb	r3, r3
 800d5c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5c6:	d103      	bne.n	800d5d0 <xQueueGenericSend+0x16c>
 800d5c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d5d6:	b25b      	sxtb	r3, r3
 800d5d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5dc:	d103      	bne.n	800d5e6 <xQueueGenericSend+0x182>
 800d5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d5e6:	f001 fef5 	bl	800f3d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d5ea:	1d3a      	adds	r2, r7, #4
 800d5ec:	f107 0314 	add.w	r3, r7, #20
 800d5f0:	4611      	mov	r1, r2
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	f001 f81e 	bl	800e634 <xTaskCheckForTimeOut>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d124      	bne.n	800d648 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d5fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d600:	f000 faa2 	bl	800db48 <prvIsQueueFull>
 800d604:	4603      	mov	r3, r0
 800d606:	2b00      	cmp	r3, #0
 800d608:	d018      	beq.n	800d63c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d60c:	3310      	adds	r3, #16
 800d60e:	687a      	ldr	r2, [r7, #4]
 800d610:	4611      	mov	r1, r2
 800d612:	4618      	mov	r0, r3
 800d614:	f000 ff44 	bl	800e4a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d618:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d61a:	f000 fa2d 	bl	800da78 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d61e:	f000 fd73 	bl	800e108 <xTaskResumeAll>
 800d622:	4603      	mov	r3, r0
 800d624:	2b00      	cmp	r3, #0
 800d626:	f47f af7c 	bne.w	800d522 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d62a:	4b0c      	ldr	r3, [pc, #48]	; (800d65c <xQueueGenericSend+0x1f8>)
 800d62c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d630:	601a      	str	r2, [r3, #0]
 800d632:	f3bf 8f4f 	dsb	sy
 800d636:	f3bf 8f6f 	isb	sy
 800d63a:	e772      	b.n	800d522 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d63c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d63e:	f000 fa1b 	bl	800da78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d642:	f000 fd61 	bl	800e108 <xTaskResumeAll>
 800d646:	e76c      	b.n	800d522 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d648:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d64a:	f000 fa15 	bl	800da78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d64e:	f000 fd5b 	bl	800e108 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d652:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d654:	4618      	mov	r0, r3
 800d656:	3738      	adds	r7, #56	; 0x38
 800d658:	46bd      	mov	sp, r7
 800d65a:	bd80      	pop	{r7, pc}
 800d65c:	e000ed04 	.word	0xe000ed04

0800d660 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b090      	sub	sp, #64	; 0x40
 800d664:	af00      	add	r7, sp, #0
 800d666:	60f8      	str	r0, [r7, #12]
 800d668:	60b9      	str	r1, [r7, #8]
 800d66a:	607a      	str	r2, [r7, #4]
 800d66c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d674:	2b00      	cmp	r3, #0
 800d676:	d10a      	bne.n	800d68e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d67c:	f383 8811 	msr	BASEPRI, r3
 800d680:	f3bf 8f6f 	isb	sy
 800d684:	f3bf 8f4f 	dsb	sy
 800d688:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d68a:	bf00      	nop
 800d68c:	e7fe      	b.n	800d68c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d68e:	68bb      	ldr	r3, [r7, #8]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d103      	bne.n	800d69c <xQueueGenericSendFromISR+0x3c>
 800d694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d101      	bne.n	800d6a0 <xQueueGenericSendFromISR+0x40>
 800d69c:	2301      	movs	r3, #1
 800d69e:	e000      	b.n	800d6a2 <xQueueGenericSendFromISR+0x42>
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d10a      	bne.n	800d6bc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d6a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6aa:	f383 8811 	msr	BASEPRI, r3
 800d6ae:	f3bf 8f6f 	isb	sy
 800d6b2:	f3bf 8f4f 	dsb	sy
 800d6b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d6b8:	bf00      	nop
 800d6ba:	e7fe      	b.n	800d6ba <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	2b02      	cmp	r3, #2
 800d6c0:	d103      	bne.n	800d6ca <xQueueGenericSendFromISR+0x6a>
 800d6c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d101      	bne.n	800d6ce <xQueueGenericSendFromISR+0x6e>
 800d6ca:	2301      	movs	r3, #1
 800d6cc:	e000      	b.n	800d6d0 <xQueueGenericSendFromISR+0x70>
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d10a      	bne.n	800d6ea <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6d8:	f383 8811 	msr	BASEPRI, r3
 800d6dc:	f3bf 8f6f 	isb	sy
 800d6e0:	f3bf 8f4f 	dsb	sy
 800d6e4:	623b      	str	r3, [r7, #32]
}
 800d6e6:	bf00      	nop
 800d6e8:	e7fe      	b.n	800d6e8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d6ea:	f001 ff25 	bl	800f538 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d6ee:	f3ef 8211 	mrs	r2, BASEPRI
 800d6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6f6:	f383 8811 	msr	BASEPRI, r3
 800d6fa:	f3bf 8f6f 	isb	sy
 800d6fe:	f3bf 8f4f 	dsb	sy
 800d702:	61fa      	str	r2, [r7, #28]
 800d704:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d706:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d708:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d70a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d70c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d70e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d712:	429a      	cmp	r2, r3
 800d714:	d302      	bcc.n	800d71c <xQueueGenericSendFromISR+0xbc>
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	2b02      	cmp	r3, #2
 800d71a:	d12f      	bne.n	800d77c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d71c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d71e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d722:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d72a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d72c:	683a      	ldr	r2, [r7, #0]
 800d72e:	68b9      	ldr	r1, [r7, #8]
 800d730:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d732:	f000 f911 	bl	800d958 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d736:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d73a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d73e:	d112      	bne.n	800d766 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d744:	2b00      	cmp	r3, #0
 800d746:	d016      	beq.n	800d776 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d74a:	3324      	adds	r3, #36	; 0x24
 800d74c:	4618      	mov	r0, r3
 800d74e:	f000 fef7 	bl	800e540 <xTaskRemoveFromEventList>
 800d752:	4603      	mov	r3, r0
 800d754:	2b00      	cmp	r3, #0
 800d756:	d00e      	beq.n	800d776 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d00b      	beq.n	800d776 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2201      	movs	r2, #1
 800d762:	601a      	str	r2, [r3, #0]
 800d764:	e007      	b.n	800d776 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d766:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d76a:	3301      	adds	r3, #1
 800d76c:	b2db      	uxtb	r3, r3
 800d76e:	b25a      	sxtb	r2, r3
 800d770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d772:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d776:	2301      	movs	r3, #1
 800d778:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d77a:	e001      	b.n	800d780 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d77c:	2300      	movs	r3, #0
 800d77e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d782:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d784:	697b      	ldr	r3, [r7, #20]
 800d786:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d78a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d78c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d78e:	4618      	mov	r0, r3
 800d790:	3740      	adds	r7, #64	; 0x40
 800d792:	46bd      	mov	sp, r7
 800d794:	bd80      	pop	{r7, pc}
	...

0800d798 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b08c      	sub	sp, #48	; 0x30
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	60f8      	str	r0, [r7, #12]
 800d7a0:	60b9      	str	r1, [r7, #8]
 800d7a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d7ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d10a      	bne.n	800d7c8 <xQueueReceive+0x30>
	__asm volatile
 800d7b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7b6:	f383 8811 	msr	BASEPRI, r3
 800d7ba:	f3bf 8f6f 	isb	sy
 800d7be:	f3bf 8f4f 	dsb	sy
 800d7c2:	623b      	str	r3, [r7, #32]
}
 800d7c4:	bf00      	nop
 800d7c6:	e7fe      	b.n	800d7c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d7c8:	68bb      	ldr	r3, [r7, #8]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d103      	bne.n	800d7d6 <xQueueReceive+0x3e>
 800d7ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d101      	bne.n	800d7da <xQueueReceive+0x42>
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	e000      	b.n	800d7dc <xQueueReceive+0x44>
 800d7da:	2300      	movs	r3, #0
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d10a      	bne.n	800d7f6 <xQueueReceive+0x5e>
	__asm volatile
 800d7e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7e4:	f383 8811 	msr	BASEPRI, r3
 800d7e8:	f3bf 8f6f 	isb	sy
 800d7ec:	f3bf 8f4f 	dsb	sy
 800d7f0:	61fb      	str	r3, [r7, #28]
}
 800d7f2:	bf00      	nop
 800d7f4:	e7fe      	b.n	800d7f4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d7f6:	f001 f865 	bl	800e8c4 <xTaskGetSchedulerState>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d102      	bne.n	800d806 <xQueueReceive+0x6e>
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d101      	bne.n	800d80a <xQueueReceive+0x72>
 800d806:	2301      	movs	r3, #1
 800d808:	e000      	b.n	800d80c <xQueueReceive+0x74>
 800d80a:	2300      	movs	r3, #0
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d10a      	bne.n	800d826 <xQueueReceive+0x8e>
	__asm volatile
 800d810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d814:	f383 8811 	msr	BASEPRI, r3
 800d818:	f3bf 8f6f 	isb	sy
 800d81c:	f3bf 8f4f 	dsb	sy
 800d820:	61bb      	str	r3, [r7, #24]
}
 800d822:	bf00      	nop
 800d824:	e7fe      	b.n	800d824 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d826:	f001 fda5 	bl	800f374 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d82a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d82c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d82e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d832:	2b00      	cmp	r3, #0
 800d834:	d01f      	beq.n	800d876 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d836:	68b9      	ldr	r1, [r7, #8]
 800d838:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d83a:	f000 f8f7 	bl	800da2c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d83e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d840:	1e5a      	subs	r2, r3, #1
 800d842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d844:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d848:	691b      	ldr	r3, [r3, #16]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d00f      	beq.n	800d86e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d84e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d850:	3310      	adds	r3, #16
 800d852:	4618      	mov	r0, r3
 800d854:	f000 fe74 	bl	800e540 <xTaskRemoveFromEventList>
 800d858:	4603      	mov	r3, r0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d007      	beq.n	800d86e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d85e:	4b3d      	ldr	r3, [pc, #244]	; (800d954 <xQueueReceive+0x1bc>)
 800d860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d864:	601a      	str	r2, [r3, #0]
 800d866:	f3bf 8f4f 	dsb	sy
 800d86a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d86e:	f001 fdb1 	bl	800f3d4 <vPortExitCritical>
				return pdPASS;
 800d872:	2301      	movs	r3, #1
 800d874:	e069      	b.n	800d94a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d103      	bne.n	800d884 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d87c:	f001 fdaa 	bl	800f3d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d880:	2300      	movs	r3, #0
 800d882:	e062      	b.n	800d94a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d886:	2b00      	cmp	r3, #0
 800d888:	d106      	bne.n	800d898 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d88a:	f107 0310 	add.w	r3, r7, #16
 800d88e:	4618      	mov	r0, r3
 800d890:	f000 feba 	bl	800e608 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d894:	2301      	movs	r3, #1
 800d896:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d898:	f001 fd9c 	bl	800f3d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d89c:	f000 fc26 	bl	800e0ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d8a0:	f001 fd68 	bl	800f374 <vPortEnterCritical>
 800d8a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d8aa:	b25b      	sxtb	r3, r3
 800d8ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8b0:	d103      	bne.n	800d8ba <xQueueReceive+0x122>
 800d8b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d8c0:	b25b      	sxtb	r3, r3
 800d8c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8c6:	d103      	bne.n	800d8d0 <xQueueReceive+0x138>
 800d8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d8d0:	f001 fd80 	bl	800f3d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d8d4:	1d3a      	adds	r2, r7, #4
 800d8d6:	f107 0310 	add.w	r3, r7, #16
 800d8da:	4611      	mov	r1, r2
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f000 fea9 	bl	800e634 <xTaskCheckForTimeOut>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d123      	bne.n	800d930 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d8e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8ea:	f000 f917 	bl	800db1c <prvIsQueueEmpty>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d017      	beq.n	800d924 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8f6:	3324      	adds	r3, #36	; 0x24
 800d8f8:	687a      	ldr	r2, [r7, #4]
 800d8fa:	4611      	mov	r1, r2
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	f000 fdcf 	bl	800e4a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d902:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d904:	f000 f8b8 	bl	800da78 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d908:	f000 fbfe 	bl	800e108 <xTaskResumeAll>
 800d90c:	4603      	mov	r3, r0
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d189      	bne.n	800d826 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d912:	4b10      	ldr	r3, [pc, #64]	; (800d954 <xQueueReceive+0x1bc>)
 800d914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d918:	601a      	str	r2, [r3, #0]
 800d91a:	f3bf 8f4f 	dsb	sy
 800d91e:	f3bf 8f6f 	isb	sy
 800d922:	e780      	b.n	800d826 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d924:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d926:	f000 f8a7 	bl	800da78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d92a:	f000 fbed 	bl	800e108 <xTaskResumeAll>
 800d92e:	e77a      	b.n	800d826 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d932:	f000 f8a1 	bl	800da78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d936:	f000 fbe7 	bl	800e108 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d93a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d93c:	f000 f8ee 	bl	800db1c <prvIsQueueEmpty>
 800d940:	4603      	mov	r3, r0
 800d942:	2b00      	cmp	r3, #0
 800d944:	f43f af6f 	beq.w	800d826 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d948:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d94a:	4618      	mov	r0, r3
 800d94c:	3730      	adds	r7, #48	; 0x30
 800d94e:	46bd      	mov	sp, r7
 800d950:	bd80      	pop	{r7, pc}
 800d952:	bf00      	nop
 800d954:	e000ed04 	.word	0xe000ed04

0800d958 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b086      	sub	sp, #24
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	60f8      	str	r0, [r7, #12]
 800d960:	60b9      	str	r1, [r7, #8]
 800d962:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d964:	2300      	movs	r3, #0
 800d966:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d96c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d972:	2b00      	cmp	r3, #0
 800d974:	d10d      	bne.n	800d992 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d14d      	bne.n	800da1a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	689b      	ldr	r3, [r3, #8]
 800d982:	4618      	mov	r0, r3
 800d984:	f000 ffbc 	bl	800e900 <xTaskPriorityDisinherit>
 800d988:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	2200      	movs	r2, #0
 800d98e:	609a      	str	r2, [r3, #8]
 800d990:	e043      	b.n	800da1a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d119      	bne.n	800d9cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	6858      	ldr	r0, [r3, #4]
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9a0:	461a      	mov	r2, r3
 800d9a2:	68b9      	ldr	r1, [r7, #8]
 800d9a4:	f002 f915 	bl	800fbd2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	685a      	ldr	r2, [r3, #4]
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9b0:	441a      	add	r2, r3
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	685a      	ldr	r2, [r3, #4]
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	689b      	ldr	r3, [r3, #8]
 800d9be:	429a      	cmp	r2, r3
 800d9c0:	d32b      	bcc.n	800da1a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	681a      	ldr	r2, [r3, #0]
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	605a      	str	r2, [r3, #4]
 800d9ca:	e026      	b.n	800da1a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	68d8      	ldr	r0, [r3, #12]
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9d4:	461a      	mov	r2, r3
 800d9d6:	68b9      	ldr	r1, [r7, #8]
 800d9d8:	f002 f8fb 	bl	800fbd2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	68da      	ldr	r2, [r3, #12]
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9e4:	425b      	negs	r3, r3
 800d9e6:	441a      	add	r2, r3
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	68da      	ldr	r2, [r3, #12]
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	429a      	cmp	r2, r3
 800d9f6:	d207      	bcs.n	800da08 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	689a      	ldr	r2, [r3, #8]
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da00:	425b      	negs	r3, r3
 800da02:	441a      	add	r2, r3
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2b02      	cmp	r3, #2
 800da0c:	d105      	bne.n	800da1a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800da0e:	693b      	ldr	r3, [r7, #16]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d002      	beq.n	800da1a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800da14:	693b      	ldr	r3, [r7, #16]
 800da16:	3b01      	subs	r3, #1
 800da18:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	1c5a      	adds	r2, r3, #1
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800da22:	697b      	ldr	r3, [r7, #20]
}
 800da24:	4618      	mov	r0, r3
 800da26:	3718      	adds	r7, #24
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}

0800da2c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b082      	sub	sp, #8
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
 800da34:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d018      	beq.n	800da70 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	68da      	ldr	r2, [r3, #12]
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da46:	441a      	add	r2, r3
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	68da      	ldr	r2, [r3, #12]
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	689b      	ldr	r3, [r3, #8]
 800da54:	429a      	cmp	r2, r3
 800da56:	d303      	bcc.n	800da60 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681a      	ldr	r2, [r3, #0]
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	68d9      	ldr	r1, [r3, #12]
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da68:	461a      	mov	r2, r3
 800da6a:	6838      	ldr	r0, [r7, #0]
 800da6c:	f002 f8b1 	bl	800fbd2 <memcpy>
	}
}
 800da70:	bf00      	nop
 800da72:	3708      	adds	r7, #8
 800da74:	46bd      	mov	sp, r7
 800da76:	bd80      	pop	{r7, pc}

0800da78 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800da78:	b580      	push	{r7, lr}
 800da7a:	b084      	sub	sp, #16
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800da80:	f001 fc78 	bl	800f374 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da8a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800da8c:	e011      	b.n	800dab2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da92:	2b00      	cmp	r3, #0
 800da94:	d012      	beq.n	800dabc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	3324      	adds	r3, #36	; 0x24
 800da9a:	4618      	mov	r0, r3
 800da9c:	f000 fd50 	bl	800e540 <xTaskRemoveFromEventList>
 800daa0:	4603      	mov	r3, r0
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d001      	beq.n	800daaa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800daa6:	f000 fe27 	bl	800e6f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800daaa:	7bfb      	ldrb	r3, [r7, #15]
 800daac:	3b01      	subs	r3, #1
 800daae:	b2db      	uxtb	r3, r3
 800dab0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	dce9      	bgt.n	800da8e <prvUnlockQueue+0x16>
 800daba:	e000      	b.n	800dabe <prvUnlockQueue+0x46>
					break;
 800dabc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	22ff      	movs	r2, #255	; 0xff
 800dac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800dac6:	f001 fc85 	bl	800f3d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800daca:	f001 fc53 	bl	800f374 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dad4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dad6:	e011      	b.n	800dafc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	691b      	ldr	r3, [r3, #16]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d012      	beq.n	800db06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	3310      	adds	r3, #16
 800dae4:	4618      	mov	r0, r3
 800dae6:	f000 fd2b 	bl	800e540 <xTaskRemoveFromEventList>
 800daea:	4603      	mov	r3, r0
 800daec:	2b00      	cmp	r3, #0
 800daee:	d001      	beq.n	800daf4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800daf0:	f000 fe02 	bl	800e6f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800daf4:	7bbb      	ldrb	r3, [r7, #14]
 800daf6:	3b01      	subs	r3, #1
 800daf8:	b2db      	uxtb	r3, r3
 800dafa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dafc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db00:	2b00      	cmp	r3, #0
 800db02:	dce9      	bgt.n	800dad8 <prvUnlockQueue+0x60>
 800db04:	e000      	b.n	800db08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800db06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	22ff      	movs	r2, #255	; 0xff
 800db0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800db10:	f001 fc60 	bl	800f3d4 <vPortExitCritical>
}
 800db14:	bf00      	nop
 800db16:	3710      	adds	r7, #16
 800db18:	46bd      	mov	sp, r7
 800db1a:	bd80      	pop	{r7, pc}

0800db1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b084      	sub	sp, #16
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800db24:	f001 fc26 	bl	800f374 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d102      	bne.n	800db36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800db30:	2301      	movs	r3, #1
 800db32:	60fb      	str	r3, [r7, #12]
 800db34:	e001      	b.n	800db3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800db36:	2300      	movs	r3, #0
 800db38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800db3a:	f001 fc4b 	bl	800f3d4 <vPortExitCritical>

	return xReturn;
 800db3e:	68fb      	ldr	r3, [r7, #12]
}
 800db40:	4618      	mov	r0, r3
 800db42:	3710      	adds	r7, #16
 800db44:	46bd      	mov	sp, r7
 800db46:	bd80      	pop	{r7, pc}

0800db48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b084      	sub	sp, #16
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800db50:	f001 fc10 	bl	800f374 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db5c:	429a      	cmp	r2, r3
 800db5e:	d102      	bne.n	800db66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800db60:	2301      	movs	r3, #1
 800db62:	60fb      	str	r3, [r7, #12]
 800db64:	e001      	b.n	800db6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800db66:	2300      	movs	r3, #0
 800db68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800db6a:	f001 fc33 	bl	800f3d4 <vPortExitCritical>

	return xReturn;
 800db6e:	68fb      	ldr	r3, [r7, #12]
}
 800db70:	4618      	mov	r0, r3
 800db72:	3710      	adds	r7, #16
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}

0800db78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800db78:	b480      	push	{r7}
 800db7a:	b085      	sub	sp, #20
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
 800db80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800db82:	2300      	movs	r3, #0
 800db84:	60fb      	str	r3, [r7, #12]
 800db86:	e014      	b.n	800dbb2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800db88:	4a0f      	ldr	r2, [pc, #60]	; (800dbc8 <vQueueAddToRegistry+0x50>)
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d10b      	bne.n	800dbac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800db94:	490c      	ldr	r1, [pc, #48]	; (800dbc8 <vQueueAddToRegistry+0x50>)
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	683a      	ldr	r2, [r7, #0]
 800db9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800db9e:	4a0a      	ldr	r2, [pc, #40]	; (800dbc8 <vQueueAddToRegistry+0x50>)
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	00db      	lsls	r3, r3, #3
 800dba4:	4413      	add	r3, r2
 800dba6:	687a      	ldr	r2, [r7, #4]
 800dba8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800dbaa:	e006      	b.n	800dbba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	3301      	adds	r3, #1
 800dbb0:	60fb      	str	r3, [r7, #12]
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	2b07      	cmp	r3, #7
 800dbb6:	d9e7      	bls.n	800db88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dbb8:	bf00      	nop
 800dbba:	bf00      	nop
 800dbbc:	3714      	adds	r7, #20
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc4:	4770      	bx	lr
 800dbc6:	bf00      	nop
 800dbc8:	20001468 	.word	0x20001468

0800dbcc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b086      	sub	sp, #24
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	60f8      	str	r0, [r7, #12]
 800dbd4:	60b9      	str	r1, [r7, #8]
 800dbd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800dbdc:	f001 fbca 	bl	800f374 <vPortEnterCritical>
 800dbe0:	697b      	ldr	r3, [r7, #20]
 800dbe2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dbe6:	b25b      	sxtb	r3, r3
 800dbe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbec:	d103      	bne.n	800dbf6 <vQueueWaitForMessageRestricted+0x2a>
 800dbee:	697b      	ldr	r3, [r7, #20]
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dbf6:	697b      	ldr	r3, [r7, #20]
 800dbf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dbfc:	b25b      	sxtb	r3, r3
 800dbfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc02:	d103      	bne.n	800dc0c <vQueueWaitForMessageRestricted+0x40>
 800dc04:	697b      	ldr	r3, [r7, #20]
 800dc06:	2200      	movs	r2, #0
 800dc08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dc0c:	f001 fbe2 	bl	800f3d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800dc10:	697b      	ldr	r3, [r7, #20]
 800dc12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d106      	bne.n	800dc26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800dc18:	697b      	ldr	r3, [r7, #20]
 800dc1a:	3324      	adds	r3, #36	; 0x24
 800dc1c:	687a      	ldr	r2, [r7, #4]
 800dc1e:	68b9      	ldr	r1, [r7, #8]
 800dc20:	4618      	mov	r0, r3
 800dc22:	f000 fc61 	bl	800e4e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800dc26:	6978      	ldr	r0, [r7, #20]
 800dc28:	f7ff ff26 	bl	800da78 <prvUnlockQueue>
	}
 800dc2c:	bf00      	nop
 800dc2e:	3718      	adds	r7, #24
 800dc30:	46bd      	mov	sp, r7
 800dc32:	bd80      	pop	{r7, pc}

0800dc34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b08e      	sub	sp, #56	; 0x38
 800dc38:	af04      	add	r7, sp, #16
 800dc3a:	60f8      	str	r0, [r7, #12]
 800dc3c:	60b9      	str	r1, [r7, #8]
 800dc3e:	607a      	str	r2, [r7, #4]
 800dc40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dc42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d10a      	bne.n	800dc5e <xTaskCreateStatic+0x2a>
	__asm volatile
 800dc48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc4c:	f383 8811 	msr	BASEPRI, r3
 800dc50:	f3bf 8f6f 	isb	sy
 800dc54:	f3bf 8f4f 	dsb	sy
 800dc58:	623b      	str	r3, [r7, #32]
}
 800dc5a:	bf00      	nop
 800dc5c:	e7fe      	b.n	800dc5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dc5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d10a      	bne.n	800dc7a <xTaskCreateStatic+0x46>
	__asm volatile
 800dc64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc68:	f383 8811 	msr	BASEPRI, r3
 800dc6c:	f3bf 8f6f 	isb	sy
 800dc70:	f3bf 8f4f 	dsb	sy
 800dc74:	61fb      	str	r3, [r7, #28]
}
 800dc76:	bf00      	nop
 800dc78:	e7fe      	b.n	800dc78 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dc7a:	23bc      	movs	r3, #188	; 0xbc
 800dc7c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	2bbc      	cmp	r3, #188	; 0xbc
 800dc82:	d00a      	beq.n	800dc9a <xTaskCreateStatic+0x66>
	__asm volatile
 800dc84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc88:	f383 8811 	msr	BASEPRI, r3
 800dc8c:	f3bf 8f6f 	isb	sy
 800dc90:	f3bf 8f4f 	dsb	sy
 800dc94:	61bb      	str	r3, [r7, #24]
}
 800dc96:	bf00      	nop
 800dc98:	e7fe      	b.n	800dc98 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dc9a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dc9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d01e      	beq.n	800dce0 <xTaskCreateStatic+0xac>
 800dca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d01b      	beq.n	800dce0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcaa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dcac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dcb0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dcb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb4:	2202      	movs	r2, #2
 800dcb6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800dcba:	2300      	movs	r3, #0
 800dcbc:	9303      	str	r3, [sp, #12]
 800dcbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcc0:	9302      	str	r3, [sp, #8]
 800dcc2:	f107 0314 	add.w	r3, r7, #20
 800dcc6:	9301      	str	r3, [sp, #4]
 800dcc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcca:	9300      	str	r3, [sp, #0]
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	687a      	ldr	r2, [r7, #4]
 800dcd0:	68b9      	ldr	r1, [r7, #8]
 800dcd2:	68f8      	ldr	r0, [r7, #12]
 800dcd4:	f000 f850 	bl	800dd78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dcd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dcda:	f000 f8f3 	bl	800dec4 <prvAddNewTaskToReadyList>
 800dcde:	e001      	b.n	800dce4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800dce0:	2300      	movs	r3, #0
 800dce2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800dce4:	697b      	ldr	r3, [r7, #20]
	}
 800dce6:	4618      	mov	r0, r3
 800dce8:	3728      	adds	r7, #40	; 0x28
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd80      	pop	{r7, pc}

0800dcee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800dcee:	b580      	push	{r7, lr}
 800dcf0:	b08c      	sub	sp, #48	; 0x30
 800dcf2:	af04      	add	r7, sp, #16
 800dcf4:	60f8      	str	r0, [r7, #12]
 800dcf6:	60b9      	str	r1, [r7, #8]
 800dcf8:	603b      	str	r3, [r7, #0]
 800dcfa:	4613      	mov	r3, r2
 800dcfc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800dcfe:	88fb      	ldrh	r3, [r7, #6]
 800dd00:	009b      	lsls	r3, r3, #2
 800dd02:	4618      	mov	r0, r3
 800dd04:	f001 fc58 	bl	800f5b8 <pvPortMalloc>
 800dd08:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800dd0a:	697b      	ldr	r3, [r7, #20]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d00e      	beq.n	800dd2e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800dd10:	20bc      	movs	r0, #188	; 0xbc
 800dd12:	f001 fc51 	bl	800f5b8 <pvPortMalloc>
 800dd16:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800dd18:	69fb      	ldr	r3, [r7, #28]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d003      	beq.n	800dd26 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800dd1e:	69fb      	ldr	r3, [r7, #28]
 800dd20:	697a      	ldr	r2, [r7, #20]
 800dd22:	631a      	str	r2, [r3, #48]	; 0x30
 800dd24:	e005      	b.n	800dd32 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dd26:	6978      	ldr	r0, [r7, #20]
 800dd28:	f001 fd12 	bl	800f750 <vPortFree>
 800dd2c:	e001      	b.n	800dd32 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dd2e:	2300      	movs	r3, #0
 800dd30:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dd32:	69fb      	ldr	r3, [r7, #28]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d017      	beq.n	800dd68 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dd38:	69fb      	ldr	r3, [r7, #28]
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dd40:	88fa      	ldrh	r2, [r7, #6]
 800dd42:	2300      	movs	r3, #0
 800dd44:	9303      	str	r3, [sp, #12]
 800dd46:	69fb      	ldr	r3, [r7, #28]
 800dd48:	9302      	str	r3, [sp, #8]
 800dd4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd4c:	9301      	str	r3, [sp, #4]
 800dd4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd50:	9300      	str	r3, [sp, #0]
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	68b9      	ldr	r1, [r7, #8]
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f000 f80e 	bl	800dd78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dd5c:	69f8      	ldr	r0, [r7, #28]
 800dd5e:	f000 f8b1 	bl	800dec4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dd62:	2301      	movs	r3, #1
 800dd64:	61bb      	str	r3, [r7, #24]
 800dd66:	e002      	b.n	800dd6e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dd68:	f04f 33ff 	mov.w	r3, #4294967295
 800dd6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dd6e:	69bb      	ldr	r3, [r7, #24]
	}
 800dd70:	4618      	mov	r0, r3
 800dd72:	3720      	adds	r7, #32
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}

0800dd78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b088      	sub	sp, #32
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	60f8      	str	r0, [r7, #12]
 800dd80:	60b9      	str	r1, [r7, #8]
 800dd82:	607a      	str	r2, [r7, #4]
 800dd84:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800dd86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd88:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	009b      	lsls	r3, r3, #2
 800dd8e:	461a      	mov	r2, r3
 800dd90:	21a5      	movs	r1, #165	; 0xa5
 800dd92:	f001 ff2c 	bl	800fbee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dd96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800dda0:	3b01      	subs	r3, #1
 800dda2:	009b      	lsls	r3, r3, #2
 800dda4:	4413      	add	r3, r2
 800dda6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dda8:	69bb      	ldr	r3, [r7, #24]
 800ddaa:	f023 0307 	bic.w	r3, r3, #7
 800ddae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ddb0:	69bb      	ldr	r3, [r7, #24]
 800ddb2:	f003 0307 	and.w	r3, r3, #7
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d00a      	beq.n	800ddd0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ddba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddbe:	f383 8811 	msr	BASEPRI, r3
 800ddc2:	f3bf 8f6f 	isb	sy
 800ddc6:	f3bf 8f4f 	dsb	sy
 800ddca:	617b      	str	r3, [r7, #20]
}
 800ddcc:	bf00      	nop
 800ddce:	e7fe      	b.n	800ddce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d01f      	beq.n	800de16 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	61fb      	str	r3, [r7, #28]
 800ddda:	e012      	b.n	800de02 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dddc:	68ba      	ldr	r2, [r7, #8]
 800ddde:	69fb      	ldr	r3, [r7, #28]
 800dde0:	4413      	add	r3, r2
 800dde2:	7819      	ldrb	r1, [r3, #0]
 800dde4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dde6:	69fb      	ldr	r3, [r7, #28]
 800dde8:	4413      	add	r3, r2
 800ddea:	3334      	adds	r3, #52	; 0x34
 800ddec:	460a      	mov	r2, r1
 800ddee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ddf0:	68ba      	ldr	r2, [r7, #8]
 800ddf2:	69fb      	ldr	r3, [r7, #28]
 800ddf4:	4413      	add	r3, r2
 800ddf6:	781b      	ldrb	r3, [r3, #0]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d006      	beq.n	800de0a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ddfc:	69fb      	ldr	r3, [r7, #28]
 800ddfe:	3301      	adds	r3, #1
 800de00:	61fb      	str	r3, [r7, #28]
 800de02:	69fb      	ldr	r3, [r7, #28]
 800de04:	2b0f      	cmp	r3, #15
 800de06:	d9e9      	bls.n	800dddc <prvInitialiseNewTask+0x64>
 800de08:	e000      	b.n	800de0c <prvInitialiseNewTask+0x94>
			{
				break;
 800de0a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800de0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de0e:	2200      	movs	r2, #0
 800de10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800de14:	e003      	b.n	800de1e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800de16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de18:	2200      	movs	r2, #0
 800de1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800de1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de20:	2b37      	cmp	r3, #55	; 0x37
 800de22:	d901      	bls.n	800de28 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800de24:	2337      	movs	r3, #55	; 0x37
 800de26:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800de28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de2c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800de2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de32:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800de34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de36:	2200      	movs	r2, #0
 800de38:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800de3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de3c:	3304      	adds	r3, #4
 800de3e:	4618      	mov	r0, r3
 800de40:	f7ff f978 	bl	800d134 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800de44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de46:	3318      	adds	r3, #24
 800de48:	4618      	mov	r0, r3
 800de4a:	f7ff f973 	bl	800d134 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800de4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de56:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800de5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800de5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de62:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800de64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de66:	2200      	movs	r2, #0
 800de68:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800de6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de6e:	2200      	movs	r2, #0
 800de70:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800de74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de76:	3354      	adds	r3, #84	; 0x54
 800de78:	2260      	movs	r2, #96	; 0x60
 800de7a:	2100      	movs	r1, #0
 800de7c:	4618      	mov	r0, r3
 800de7e:	f001 feb6 	bl	800fbee <memset>
 800de82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de84:	4a0c      	ldr	r2, [pc, #48]	; (800deb8 <prvInitialiseNewTask+0x140>)
 800de86:	659a      	str	r2, [r3, #88]	; 0x58
 800de88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de8a:	4a0c      	ldr	r2, [pc, #48]	; (800debc <prvInitialiseNewTask+0x144>)
 800de8c:	65da      	str	r2, [r3, #92]	; 0x5c
 800de8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de90:	4a0b      	ldr	r2, [pc, #44]	; (800dec0 <prvInitialiseNewTask+0x148>)
 800de92:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800de94:	683a      	ldr	r2, [r7, #0]
 800de96:	68f9      	ldr	r1, [r7, #12]
 800de98:	69b8      	ldr	r0, [r7, #24]
 800de9a:	f001 f941 	bl	800f120 <pxPortInitialiseStack>
 800de9e:	4602      	mov	r2, r0
 800dea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dea2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800dea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d002      	beq.n	800deb0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800deaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800deae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800deb0:	bf00      	nop
 800deb2:	3720      	adds	r7, #32
 800deb4:	46bd      	mov	sp, r7
 800deb6:	bd80      	pop	{r7, pc}
 800deb8:	08013088 	.word	0x08013088
 800debc:	080130a8 	.word	0x080130a8
 800dec0:	08013068 	.word	0x08013068

0800dec4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b082      	sub	sp, #8
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800decc:	f001 fa52 	bl	800f374 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ded0:	4b2d      	ldr	r3, [pc, #180]	; (800df88 <prvAddNewTaskToReadyList+0xc4>)
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	3301      	adds	r3, #1
 800ded6:	4a2c      	ldr	r2, [pc, #176]	; (800df88 <prvAddNewTaskToReadyList+0xc4>)
 800ded8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800deda:	4b2c      	ldr	r3, [pc, #176]	; (800df8c <prvAddNewTaskToReadyList+0xc8>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d109      	bne.n	800def6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800dee2:	4a2a      	ldr	r2, [pc, #168]	; (800df8c <prvAddNewTaskToReadyList+0xc8>)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800dee8:	4b27      	ldr	r3, [pc, #156]	; (800df88 <prvAddNewTaskToReadyList+0xc4>)
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	2b01      	cmp	r3, #1
 800deee:	d110      	bne.n	800df12 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800def0:	f000 fc26 	bl	800e740 <prvInitialiseTaskLists>
 800def4:	e00d      	b.n	800df12 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800def6:	4b26      	ldr	r3, [pc, #152]	; (800df90 <prvAddNewTaskToReadyList+0xcc>)
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d109      	bne.n	800df12 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800defe:	4b23      	ldr	r3, [pc, #140]	; (800df8c <prvAddNewTaskToReadyList+0xc8>)
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df08:	429a      	cmp	r2, r3
 800df0a:	d802      	bhi.n	800df12 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800df0c:	4a1f      	ldr	r2, [pc, #124]	; (800df8c <prvAddNewTaskToReadyList+0xc8>)
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800df12:	4b20      	ldr	r3, [pc, #128]	; (800df94 <prvAddNewTaskToReadyList+0xd0>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	3301      	adds	r3, #1
 800df18:	4a1e      	ldr	r2, [pc, #120]	; (800df94 <prvAddNewTaskToReadyList+0xd0>)
 800df1a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800df1c:	4b1d      	ldr	r3, [pc, #116]	; (800df94 <prvAddNewTaskToReadyList+0xd0>)
 800df1e:	681a      	ldr	r2, [r3, #0]
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df28:	4b1b      	ldr	r3, [pc, #108]	; (800df98 <prvAddNewTaskToReadyList+0xd4>)
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	429a      	cmp	r2, r3
 800df2e:	d903      	bls.n	800df38 <prvAddNewTaskToReadyList+0x74>
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df34:	4a18      	ldr	r2, [pc, #96]	; (800df98 <prvAddNewTaskToReadyList+0xd4>)
 800df36:	6013      	str	r3, [r2, #0]
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df3c:	4613      	mov	r3, r2
 800df3e:	009b      	lsls	r3, r3, #2
 800df40:	4413      	add	r3, r2
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	4a15      	ldr	r2, [pc, #84]	; (800df9c <prvAddNewTaskToReadyList+0xd8>)
 800df46:	441a      	add	r2, r3
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	3304      	adds	r3, #4
 800df4c:	4619      	mov	r1, r3
 800df4e:	4610      	mov	r0, r2
 800df50:	f7ff f8fd 	bl	800d14e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800df54:	f001 fa3e 	bl	800f3d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800df58:	4b0d      	ldr	r3, [pc, #52]	; (800df90 <prvAddNewTaskToReadyList+0xcc>)
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d00e      	beq.n	800df7e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800df60:	4b0a      	ldr	r3, [pc, #40]	; (800df8c <prvAddNewTaskToReadyList+0xc8>)
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df6a:	429a      	cmp	r2, r3
 800df6c:	d207      	bcs.n	800df7e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800df6e:	4b0c      	ldr	r3, [pc, #48]	; (800dfa0 <prvAddNewTaskToReadyList+0xdc>)
 800df70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df74:	601a      	str	r2, [r3, #0]
 800df76:	f3bf 8f4f 	dsb	sy
 800df7a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800df7e:	bf00      	nop
 800df80:	3708      	adds	r7, #8
 800df82:	46bd      	mov	sp, r7
 800df84:	bd80      	pop	{r7, pc}
 800df86:	bf00      	nop
 800df88:	2000197c 	.word	0x2000197c
 800df8c:	200014a8 	.word	0x200014a8
 800df90:	20001988 	.word	0x20001988
 800df94:	20001998 	.word	0x20001998
 800df98:	20001984 	.word	0x20001984
 800df9c:	200014ac 	.word	0x200014ac
 800dfa0:	e000ed04 	.word	0xe000ed04

0800dfa4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dfac:	2300      	movs	r3, #0
 800dfae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d017      	beq.n	800dfe6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dfb6:	4b13      	ldr	r3, [pc, #76]	; (800e004 <vTaskDelay+0x60>)
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d00a      	beq.n	800dfd4 <vTaskDelay+0x30>
	__asm volatile
 800dfbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfc2:	f383 8811 	msr	BASEPRI, r3
 800dfc6:	f3bf 8f6f 	isb	sy
 800dfca:	f3bf 8f4f 	dsb	sy
 800dfce:	60bb      	str	r3, [r7, #8]
}
 800dfd0:	bf00      	nop
 800dfd2:	e7fe      	b.n	800dfd2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dfd4:	f000 f88a 	bl	800e0ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dfd8:	2100      	movs	r1, #0
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f000 fcfe 	bl	800e9dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dfe0:	f000 f892 	bl	800e108 <xTaskResumeAll>
 800dfe4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d107      	bne.n	800dffc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800dfec:	4b06      	ldr	r3, [pc, #24]	; (800e008 <vTaskDelay+0x64>)
 800dfee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dff2:	601a      	str	r2, [r3, #0]
 800dff4:	f3bf 8f4f 	dsb	sy
 800dff8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dffc:	bf00      	nop
 800dffe:	3710      	adds	r7, #16
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}
 800e004:	200019a4 	.word	0x200019a4
 800e008:	e000ed04 	.word	0xe000ed04

0800e00c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b08a      	sub	sp, #40	; 0x28
 800e010:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e012:	2300      	movs	r3, #0
 800e014:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e016:	2300      	movs	r3, #0
 800e018:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e01a:	463a      	mov	r2, r7
 800e01c:	1d39      	adds	r1, r7, #4
 800e01e:	f107 0308 	add.w	r3, r7, #8
 800e022:	4618      	mov	r0, r3
 800e024:	f7ff f832 	bl	800d08c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e028:	6839      	ldr	r1, [r7, #0]
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	68ba      	ldr	r2, [r7, #8]
 800e02e:	9202      	str	r2, [sp, #8]
 800e030:	9301      	str	r3, [sp, #4]
 800e032:	2300      	movs	r3, #0
 800e034:	9300      	str	r3, [sp, #0]
 800e036:	2300      	movs	r3, #0
 800e038:	460a      	mov	r2, r1
 800e03a:	4924      	ldr	r1, [pc, #144]	; (800e0cc <vTaskStartScheduler+0xc0>)
 800e03c:	4824      	ldr	r0, [pc, #144]	; (800e0d0 <vTaskStartScheduler+0xc4>)
 800e03e:	f7ff fdf9 	bl	800dc34 <xTaskCreateStatic>
 800e042:	4603      	mov	r3, r0
 800e044:	4a23      	ldr	r2, [pc, #140]	; (800e0d4 <vTaskStartScheduler+0xc8>)
 800e046:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e048:	4b22      	ldr	r3, [pc, #136]	; (800e0d4 <vTaskStartScheduler+0xc8>)
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d002      	beq.n	800e056 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e050:	2301      	movs	r3, #1
 800e052:	617b      	str	r3, [r7, #20]
 800e054:	e001      	b.n	800e05a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e056:	2300      	movs	r3, #0
 800e058:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e05a:	697b      	ldr	r3, [r7, #20]
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d102      	bne.n	800e066 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e060:	f000 fd10 	bl	800ea84 <xTimerCreateTimerTask>
 800e064:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e066:	697b      	ldr	r3, [r7, #20]
 800e068:	2b01      	cmp	r3, #1
 800e06a:	d11b      	bne.n	800e0a4 <vTaskStartScheduler+0x98>
	__asm volatile
 800e06c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e070:	f383 8811 	msr	BASEPRI, r3
 800e074:	f3bf 8f6f 	isb	sy
 800e078:	f3bf 8f4f 	dsb	sy
 800e07c:	613b      	str	r3, [r7, #16]
}
 800e07e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e080:	4b15      	ldr	r3, [pc, #84]	; (800e0d8 <vTaskStartScheduler+0xcc>)
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	3354      	adds	r3, #84	; 0x54
 800e086:	4a15      	ldr	r2, [pc, #84]	; (800e0dc <vTaskStartScheduler+0xd0>)
 800e088:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e08a:	4b15      	ldr	r3, [pc, #84]	; (800e0e0 <vTaskStartScheduler+0xd4>)
 800e08c:	f04f 32ff 	mov.w	r2, #4294967295
 800e090:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e092:	4b14      	ldr	r3, [pc, #80]	; (800e0e4 <vTaskStartScheduler+0xd8>)
 800e094:	2201      	movs	r2, #1
 800e096:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e098:	4b13      	ldr	r3, [pc, #76]	; (800e0e8 <vTaskStartScheduler+0xdc>)
 800e09a:	2200      	movs	r2, #0
 800e09c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e09e:	f001 f8c7 	bl	800f230 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e0a2:	e00e      	b.n	800e0c2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e0a4:	697b      	ldr	r3, [r7, #20]
 800e0a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0aa:	d10a      	bne.n	800e0c2 <vTaskStartScheduler+0xb6>
	__asm volatile
 800e0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0b0:	f383 8811 	msr	BASEPRI, r3
 800e0b4:	f3bf 8f6f 	isb	sy
 800e0b8:	f3bf 8f4f 	dsb	sy
 800e0bc:	60fb      	str	r3, [r7, #12]
}
 800e0be:	bf00      	nop
 800e0c0:	e7fe      	b.n	800e0c0 <vTaskStartScheduler+0xb4>
}
 800e0c2:	bf00      	nop
 800e0c4:	3718      	adds	r7, #24
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}
 800e0ca:	bf00      	nop
 800e0cc:	08012fa0 	.word	0x08012fa0
 800e0d0:	0800e711 	.word	0x0800e711
 800e0d4:	200019a0 	.word	0x200019a0
 800e0d8:	200014a8 	.word	0x200014a8
 800e0dc:	20000018 	.word	0x20000018
 800e0e0:	2000199c 	.word	0x2000199c
 800e0e4:	20001988 	.word	0x20001988
 800e0e8:	20001980 	.word	0x20001980

0800e0ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e0ec:	b480      	push	{r7}
 800e0ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e0f0:	4b04      	ldr	r3, [pc, #16]	; (800e104 <vTaskSuspendAll+0x18>)
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	3301      	adds	r3, #1
 800e0f6:	4a03      	ldr	r2, [pc, #12]	; (800e104 <vTaskSuspendAll+0x18>)
 800e0f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e0fa:	bf00      	nop
 800e0fc:	46bd      	mov	sp, r7
 800e0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e102:	4770      	bx	lr
 800e104:	200019a4 	.word	0x200019a4

0800e108 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b084      	sub	sp, #16
 800e10c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e10e:	2300      	movs	r3, #0
 800e110:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e112:	2300      	movs	r3, #0
 800e114:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e116:	4b42      	ldr	r3, [pc, #264]	; (800e220 <xTaskResumeAll+0x118>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d10a      	bne.n	800e134 <xTaskResumeAll+0x2c>
	__asm volatile
 800e11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e122:	f383 8811 	msr	BASEPRI, r3
 800e126:	f3bf 8f6f 	isb	sy
 800e12a:	f3bf 8f4f 	dsb	sy
 800e12e:	603b      	str	r3, [r7, #0]
}
 800e130:	bf00      	nop
 800e132:	e7fe      	b.n	800e132 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e134:	f001 f91e 	bl	800f374 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e138:	4b39      	ldr	r3, [pc, #228]	; (800e220 <xTaskResumeAll+0x118>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	3b01      	subs	r3, #1
 800e13e:	4a38      	ldr	r2, [pc, #224]	; (800e220 <xTaskResumeAll+0x118>)
 800e140:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e142:	4b37      	ldr	r3, [pc, #220]	; (800e220 <xTaskResumeAll+0x118>)
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d162      	bne.n	800e210 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e14a:	4b36      	ldr	r3, [pc, #216]	; (800e224 <xTaskResumeAll+0x11c>)
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d05e      	beq.n	800e210 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e152:	e02f      	b.n	800e1b4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e154:	4b34      	ldr	r3, [pc, #208]	; (800e228 <xTaskResumeAll+0x120>)
 800e156:	68db      	ldr	r3, [r3, #12]
 800e158:	68db      	ldr	r3, [r3, #12]
 800e15a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	3318      	adds	r3, #24
 800e160:	4618      	mov	r0, r3
 800e162:	f7ff f851 	bl	800d208 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	3304      	adds	r3, #4
 800e16a:	4618      	mov	r0, r3
 800e16c:	f7ff f84c 	bl	800d208 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e174:	4b2d      	ldr	r3, [pc, #180]	; (800e22c <xTaskResumeAll+0x124>)
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	429a      	cmp	r2, r3
 800e17a:	d903      	bls.n	800e184 <xTaskResumeAll+0x7c>
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e180:	4a2a      	ldr	r2, [pc, #168]	; (800e22c <xTaskResumeAll+0x124>)
 800e182:	6013      	str	r3, [r2, #0]
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e188:	4613      	mov	r3, r2
 800e18a:	009b      	lsls	r3, r3, #2
 800e18c:	4413      	add	r3, r2
 800e18e:	009b      	lsls	r3, r3, #2
 800e190:	4a27      	ldr	r2, [pc, #156]	; (800e230 <xTaskResumeAll+0x128>)
 800e192:	441a      	add	r2, r3
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	3304      	adds	r3, #4
 800e198:	4619      	mov	r1, r3
 800e19a:	4610      	mov	r0, r2
 800e19c:	f7fe ffd7 	bl	800d14e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1a4:	4b23      	ldr	r3, [pc, #140]	; (800e234 <xTaskResumeAll+0x12c>)
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1aa:	429a      	cmp	r2, r3
 800e1ac:	d302      	bcc.n	800e1b4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e1ae:	4b22      	ldr	r3, [pc, #136]	; (800e238 <xTaskResumeAll+0x130>)
 800e1b0:	2201      	movs	r2, #1
 800e1b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e1b4:	4b1c      	ldr	r3, [pc, #112]	; (800e228 <xTaskResumeAll+0x120>)
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d1cb      	bne.n	800e154 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d001      	beq.n	800e1c6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e1c2:	f000 fb5f 	bl	800e884 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e1c6:	4b1d      	ldr	r3, [pc, #116]	; (800e23c <xTaskResumeAll+0x134>)
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d010      	beq.n	800e1f4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e1d2:	f000 f847 	bl	800e264 <xTaskIncrementTick>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d002      	beq.n	800e1e2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e1dc:	4b16      	ldr	r3, [pc, #88]	; (800e238 <xTaskResumeAll+0x130>)
 800e1de:	2201      	movs	r2, #1
 800e1e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	3b01      	subs	r3, #1
 800e1e6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d1f1      	bne.n	800e1d2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e1ee:	4b13      	ldr	r3, [pc, #76]	; (800e23c <xTaskResumeAll+0x134>)
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e1f4:	4b10      	ldr	r3, [pc, #64]	; (800e238 <xTaskResumeAll+0x130>)
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d009      	beq.n	800e210 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e200:	4b0f      	ldr	r3, [pc, #60]	; (800e240 <xTaskResumeAll+0x138>)
 800e202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e206:	601a      	str	r2, [r3, #0]
 800e208:	f3bf 8f4f 	dsb	sy
 800e20c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e210:	f001 f8e0 	bl	800f3d4 <vPortExitCritical>

	return xAlreadyYielded;
 800e214:	68bb      	ldr	r3, [r7, #8]
}
 800e216:	4618      	mov	r0, r3
 800e218:	3710      	adds	r7, #16
 800e21a:	46bd      	mov	sp, r7
 800e21c:	bd80      	pop	{r7, pc}
 800e21e:	bf00      	nop
 800e220:	200019a4 	.word	0x200019a4
 800e224:	2000197c 	.word	0x2000197c
 800e228:	2000193c 	.word	0x2000193c
 800e22c:	20001984 	.word	0x20001984
 800e230:	200014ac 	.word	0x200014ac
 800e234:	200014a8 	.word	0x200014a8
 800e238:	20001990 	.word	0x20001990
 800e23c:	2000198c 	.word	0x2000198c
 800e240:	e000ed04 	.word	0xe000ed04

0800e244 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e244:	b480      	push	{r7}
 800e246:	b083      	sub	sp, #12
 800e248:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e24a:	4b05      	ldr	r3, [pc, #20]	; (800e260 <xTaskGetTickCount+0x1c>)
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e250:	687b      	ldr	r3, [r7, #4]
}
 800e252:	4618      	mov	r0, r3
 800e254:	370c      	adds	r7, #12
 800e256:	46bd      	mov	sp, r7
 800e258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25c:	4770      	bx	lr
 800e25e:	bf00      	nop
 800e260:	20001980 	.word	0x20001980

0800e264 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b086      	sub	sp, #24
 800e268:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e26a:	2300      	movs	r3, #0
 800e26c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e26e:	4b4f      	ldr	r3, [pc, #316]	; (800e3ac <xTaskIncrementTick+0x148>)
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	2b00      	cmp	r3, #0
 800e274:	f040 808f 	bne.w	800e396 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e278:	4b4d      	ldr	r3, [pc, #308]	; (800e3b0 <xTaskIncrementTick+0x14c>)
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	3301      	adds	r3, #1
 800e27e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e280:	4a4b      	ldr	r2, [pc, #300]	; (800e3b0 <xTaskIncrementTick+0x14c>)
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e286:	693b      	ldr	r3, [r7, #16]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d120      	bne.n	800e2ce <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e28c:	4b49      	ldr	r3, [pc, #292]	; (800e3b4 <xTaskIncrementTick+0x150>)
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d00a      	beq.n	800e2ac <xTaskIncrementTick+0x48>
	__asm volatile
 800e296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e29a:	f383 8811 	msr	BASEPRI, r3
 800e29e:	f3bf 8f6f 	isb	sy
 800e2a2:	f3bf 8f4f 	dsb	sy
 800e2a6:	603b      	str	r3, [r7, #0]
}
 800e2a8:	bf00      	nop
 800e2aa:	e7fe      	b.n	800e2aa <xTaskIncrementTick+0x46>
 800e2ac:	4b41      	ldr	r3, [pc, #260]	; (800e3b4 <xTaskIncrementTick+0x150>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	60fb      	str	r3, [r7, #12]
 800e2b2:	4b41      	ldr	r3, [pc, #260]	; (800e3b8 <xTaskIncrementTick+0x154>)
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	4a3f      	ldr	r2, [pc, #252]	; (800e3b4 <xTaskIncrementTick+0x150>)
 800e2b8:	6013      	str	r3, [r2, #0]
 800e2ba:	4a3f      	ldr	r2, [pc, #252]	; (800e3b8 <xTaskIncrementTick+0x154>)
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6013      	str	r3, [r2, #0]
 800e2c0:	4b3e      	ldr	r3, [pc, #248]	; (800e3bc <xTaskIncrementTick+0x158>)
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	3301      	adds	r3, #1
 800e2c6:	4a3d      	ldr	r2, [pc, #244]	; (800e3bc <xTaskIncrementTick+0x158>)
 800e2c8:	6013      	str	r3, [r2, #0]
 800e2ca:	f000 fadb 	bl	800e884 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e2ce:	4b3c      	ldr	r3, [pc, #240]	; (800e3c0 <xTaskIncrementTick+0x15c>)
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	693a      	ldr	r2, [r7, #16]
 800e2d4:	429a      	cmp	r2, r3
 800e2d6:	d349      	bcc.n	800e36c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e2d8:	4b36      	ldr	r3, [pc, #216]	; (800e3b4 <xTaskIncrementTick+0x150>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d104      	bne.n	800e2ec <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e2e2:	4b37      	ldr	r3, [pc, #220]	; (800e3c0 <xTaskIncrementTick+0x15c>)
 800e2e4:	f04f 32ff 	mov.w	r2, #4294967295
 800e2e8:	601a      	str	r2, [r3, #0]
					break;
 800e2ea:	e03f      	b.n	800e36c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2ec:	4b31      	ldr	r3, [pc, #196]	; (800e3b4 <xTaskIncrementTick+0x150>)
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	68db      	ldr	r3, [r3, #12]
 800e2f2:	68db      	ldr	r3, [r3, #12]
 800e2f4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e2f6:	68bb      	ldr	r3, [r7, #8]
 800e2f8:	685b      	ldr	r3, [r3, #4]
 800e2fa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e2fc:	693a      	ldr	r2, [r7, #16]
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	429a      	cmp	r2, r3
 800e302:	d203      	bcs.n	800e30c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e304:	4a2e      	ldr	r2, [pc, #184]	; (800e3c0 <xTaskIncrementTick+0x15c>)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e30a:	e02f      	b.n	800e36c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e30c:	68bb      	ldr	r3, [r7, #8]
 800e30e:	3304      	adds	r3, #4
 800e310:	4618      	mov	r0, r3
 800e312:	f7fe ff79 	bl	800d208 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e316:	68bb      	ldr	r3, [r7, #8]
 800e318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d004      	beq.n	800e328 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e31e:	68bb      	ldr	r3, [r7, #8]
 800e320:	3318      	adds	r3, #24
 800e322:	4618      	mov	r0, r3
 800e324:	f7fe ff70 	bl	800d208 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e328:	68bb      	ldr	r3, [r7, #8]
 800e32a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e32c:	4b25      	ldr	r3, [pc, #148]	; (800e3c4 <xTaskIncrementTick+0x160>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	429a      	cmp	r2, r3
 800e332:	d903      	bls.n	800e33c <xTaskIncrementTick+0xd8>
 800e334:	68bb      	ldr	r3, [r7, #8]
 800e336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e338:	4a22      	ldr	r2, [pc, #136]	; (800e3c4 <xTaskIncrementTick+0x160>)
 800e33a:	6013      	str	r3, [r2, #0]
 800e33c:	68bb      	ldr	r3, [r7, #8]
 800e33e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e340:	4613      	mov	r3, r2
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	4413      	add	r3, r2
 800e346:	009b      	lsls	r3, r3, #2
 800e348:	4a1f      	ldr	r2, [pc, #124]	; (800e3c8 <xTaskIncrementTick+0x164>)
 800e34a:	441a      	add	r2, r3
 800e34c:	68bb      	ldr	r3, [r7, #8]
 800e34e:	3304      	adds	r3, #4
 800e350:	4619      	mov	r1, r3
 800e352:	4610      	mov	r0, r2
 800e354:	f7fe fefb 	bl	800d14e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e358:	68bb      	ldr	r3, [r7, #8]
 800e35a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e35c:	4b1b      	ldr	r3, [pc, #108]	; (800e3cc <xTaskIncrementTick+0x168>)
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e362:	429a      	cmp	r2, r3
 800e364:	d3b8      	bcc.n	800e2d8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e366:	2301      	movs	r3, #1
 800e368:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e36a:	e7b5      	b.n	800e2d8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e36c:	4b17      	ldr	r3, [pc, #92]	; (800e3cc <xTaskIncrementTick+0x168>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e372:	4915      	ldr	r1, [pc, #84]	; (800e3c8 <xTaskIncrementTick+0x164>)
 800e374:	4613      	mov	r3, r2
 800e376:	009b      	lsls	r3, r3, #2
 800e378:	4413      	add	r3, r2
 800e37a:	009b      	lsls	r3, r3, #2
 800e37c:	440b      	add	r3, r1
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	2b01      	cmp	r3, #1
 800e382:	d901      	bls.n	800e388 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e384:	2301      	movs	r3, #1
 800e386:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e388:	4b11      	ldr	r3, [pc, #68]	; (800e3d0 <xTaskIncrementTick+0x16c>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d007      	beq.n	800e3a0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e390:	2301      	movs	r3, #1
 800e392:	617b      	str	r3, [r7, #20]
 800e394:	e004      	b.n	800e3a0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e396:	4b0f      	ldr	r3, [pc, #60]	; (800e3d4 <xTaskIncrementTick+0x170>)
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	3301      	adds	r3, #1
 800e39c:	4a0d      	ldr	r2, [pc, #52]	; (800e3d4 <xTaskIncrementTick+0x170>)
 800e39e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e3a0:	697b      	ldr	r3, [r7, #20]
}
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	3718      	adds	r7, #24
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	bd80      	pop	{r7, pc}
 800e3aa:	bf00      	nop
 800e3ac:	200019a4 	.word	0x200019a4
 800e3b0:	20001980 	.word	0x20001980
 800e3b4:	20001934 	.word	0x20001934
 800e3b8:	20001938 	.word	0x20001938
 800e3bc:	20001994 	.word	0x20001994
 800e3c0:	2000199c 	.word	0x2000199c
 800e3c4:	20001984 	.word	0x20001984
 800e3c8:	200014ac 	.word	0x200014ac
 800e3cc:	200014a8 	.word	0x200014a8
 800e3d0:	20001990 	.word	0x20001990
 800e3d4:	2000198c 	.word	0x2000198c

0800e3d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e3d8:	b480      	push	{r7}
 800e3da:	b085      	sub	sp, #20
 800e3dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e3de:	4b2a      	ldr	r3, [pc, #168]	; (800e488 <vTaskSwitchContext+0xb0>)
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d003      	beq.n	800e3ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e3e6:	4b29      	ldr	r3, [pc, #164]	; (800e48c <vTaskSwitchContext+0xb4>)
 800e3e8:	2201      	movs	r2, #1
 800e3ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e3ec:	e046      	b.n	800e47c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800e3ee:	4b27      	ldr	r3, [pc, #156]	; (800e48c <vTaskSwitchContext+0xb4>)
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3f4:	4b26      	ldr	r3, [pc, #152]	; (800e490 <vTaskSwitchContext+0xb8>)
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	60fb      	str	r3, [r7, #12]
 800e3fa:	e010      	b.n	800e41e <vTaskSwitchContext+0x46>
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d10a      	bne.n	800e418 <vTaskSwitchContext+0x40>
	__asm volatile
 800e402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e406:	f383 8811 	msr	BASEPRI, r3
 800e40a:	f3bf 8f6f 	isb	sy
 800e40e:	f3bf 8f4f 	dsb	sy
 800e412:	607b      	str	r3, [r7, #4]
}
 800e414:	bf00      	nop
 800e416:	e7fe      	b.n	800e416 <vTaskSwitchContext+0x3e>
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	3b01      	subs	r3, #1
 800e41c:	60fb      	str	r3, [r7, #12]
 800e41e:	491d      	ldr	r1, [pc, #116]	; (800e494 <vTaskSwitchContext+0xbc>)
 800e420:	68fa      	ldr	r2, [r7, #12]
 800e422:	4613      	mov	r3, r2
 800e424:	009b      	lsls	r3, r3, #2
 800e426:	4413      	add	r3, r2
 800e428:	009b      	lsls	r3, r3, #2
 800e42a:	440b      	add	r3, r1
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d0e4      	beq.n	800e3fc <vTaskSwitchContext+0x24>
 800e432:	68fa      	ldr	r2, [r7, #12]
 800e434:	4613      	mov	r3, r2
 800e436:	009b      	lsls	r3, r3, #2
 800e438:	4413      	add	r3, r2
 800e43a:	009b      	lsls	r3, r3, #2
 800e43c:	4a15      	ldr	r2, [pc, #84]	; (800e494 <vTaskSwitchContext+0xbc>)
 800e43e:	4413      	add	r3, r2
 800e440:	60bb      	str	r3, [r7, #8]
 800e442:	68bb      	ldr	r3, [r7, #8]
 800e444:	685b      	ldr	r3, [r3, #4]
 800e446:	685a      	ldr	r2, [r3, #4]
 800e448:	68bb      	ldr	r3, [r7, #8]
 800e44a:	605a      	str	r2, [r3, #4]
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	685a      	ldr	r2, [r3, #4]
 800e450:	68bb      	ldr	r3, [r7, #8]
 800e452:	3308      	adds	r3, #8
 800e454:	429a      	cmp	r2, r3
 800e456:	d104      	bne.n	800e462 <vTaskSwitchContext+0x8a>
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	685b      	ldr	r3, [r3, #4]
 800e45c:	685a      	ldr	r2, [r3, #4]
 800e45e:	68bb      	ldr	r3, [r7, #8]
 800e460:	605a      	str	r2, [r3, #4]
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	685b      	ldr	r3, [r3, #4]
 800e466:	68db      	ldr	r3, [r3, #12]
 800e468:	4a0b      	ldr	r2, [pc, #44]	; (800e498 <vTaskSwitchContext+0xc0>)
 800e46a:	6013      	str	r3, [r2, #0]
 800e46c:	4a08      	ldr	r2, [pc, #32]	; (800e490 <vTaskSwitchContext+0xb8>)
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e472:	4b09      	ldr	r3, [pc, #36]	; (800e498 <vTaskSwitchContext+0xc0>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	3354      	adds	r3, #84	; 0x54
 800e478:	4a08      	ldr	r2, [pc, #32]	; (800e49c <vTaskSwitchContext+0xc4>)
 800e47a:	6013      	str	r3, [r2, #0]
}
 800e47c:	bf00      	nop
 800e47e:	3714      	adds	r7, #20
 800e480:	46bd      	mov	sp, r7
 800e482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e486:	4770      	bx	lr
 800e488:	200019a4 	.word	0x200019a4
 800e48c:	20001990 	.word	0x20001990
 800e490:	20001984 	.word	0x20001984
 800e494:	200014ac 	.word	0x200014ac
 800e498:	200014a8 	.word	0x200014a8
 800e49c:	20000018 	.word	0x20000018

0800e4a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b084      	sub	sp, #16
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
 800e4a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d10a      	bne.n	800e4c6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4b4:	f383 8811 	msr	BASEPRI, r3
 800e4b8:	f3bf 8f6f 	isb	sy
 800e4bc:	f3bf 8f4f 	dsb	sy
 800e4c0:	60fb      	str	r3, [r7, #12]
}
 800e4c2:	bf00      	nop
 800e4c4:	e7fe      	b.n	800e4c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e4c6:	4b07      	ldr	r3, [pc, #28]	; (800e4e4 <vTaskPlaceOnEventList+0x44>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	3318      	adds	r3, #24
 800e4cc:	4619      	mov	r1, r3
 800e4ce:	6878      	ldr	r0, [r7, #4]
 800e4d0:	f7fe fe61 	bl	800d196 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e4d4:	2101      	movs	r1, #1
 800e4d6:	6838      	ldr	r0, [r7, #0]
 800e4d8:	f000 fa80 	bl	800e9dc <prvAddCurrentTaskToDelayedList>
}
 800e4dc:	bf00      	nop
 800e4de:	3710      	adds	r7, #16
 800e4e0:	46bd      	mov	sp, r7
 800e4e2:	bd80      	pop	{r7, pc}
 800e4e4:	200014a8 	.word	0x200014a8

0800e4e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b086      	sub	sp, #24
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	60f8      	str	r0, [r7, #12]
 800e4f0:	60b9      	str	r1, [r7, #8]
 800e4f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d10a      	bne.n	800e510 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4fe:	f383 8811 	msr	BASEPRI, r3
 800e502:	f3bf 8f6f 	isb	sy
 800e506:	f3bf 8f4f 	dsb	sy
 800e50a:	617b      	str	r3, [r7, #20]
}
 800e50c:	bf00      	nop
 800e50e:	e7fe      	b.n	800e50e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e510:	4b0a      	ldr	r3, [pc, #40]	; (800e53c <vTaskPlaceOnEventListRestricted+0x54>)
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	3318      	adds	r3, #24
 800e516:	4619      	mov	r1, r3
 800e518:	68f8      	ldr	r0, [r7, #12]
 800e51a:	f7fe fe18 	bl	800d14e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d002      	beq.n	800e52a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e524:	f04f 33ff 	mov.w	r3, #4294967295
 800e528:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e52a:	6879      	ldr	r1, [r7, #4]
 800e52c:	68b8      	ldr	r0, [r7, #8]
 800e52e:	f000 fa55 	bl	800e9dc <prvAddCurrentTaskToDelayedList>
	}
 800e532:	bf00      	nop
 800e534:	3718      	adds	r7, #24
 800e536:	46bd      	mov	sp, r7
 800e538:	bd80      	pop	{r7, pc}
 800e53a:	bf00      	nop
 800e53c:	200014a8 	.word	0x200014a8

0800e540 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b086      	sub	sp, #24
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	68db      	ldr	r3, [r3, #12]
 800e54c:	68db      	ldr	r3, [r3, #12]
 800e54e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e550:	693b      	ldr	r3, [r7, #16]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d10a      	bne.n	800e56c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e55a:	f383 8811 	msr	BASEPRI, r3
 800e55e:	f3bf 8f6f 	isb	sy
 800e562:	f3bf 8f4f 	dsb	sy
 800e566:	60fb      	str	r3, [r7, #12]
}
 800e568:	bf00      	nop
 800e56a:	e7fe      	b.n	800e56a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e56c:	693b      	ldr	r3, [r7, #16]
 800e56e:	3318      	adds	r3, #24
 800e570:	4618      	mov	r0, r3
 800e572:	f7fe fe49 	bl	800d208 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e576:	4b1e      	ldr	r3, [pc, #120]	; (800e5f0 <xTaskRemoveFromEventList+0xb0>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d11d      	bne.n	800e5ba <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e57e:	693b      	ldr	r3, [r7, #16]
 800e580:	3304      	adds	r3, #4
 800e582:	4618      	mov	r0, r3
 800e584:	f7fe fe40 	bl	800d208 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e588:	693b      	ldr	r3, [r7, #16]
 800e58a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e58c:	4b19      	ldr	r3, [pc, #100]	; (800e5f4 <xTaskRemoveFromEventList+0xb4>)
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	429a      	cmp	r2, r3
 800e592:	d903      	bls.n	800e59c <xTaskRemoveFromEventList+0x5c>
 800e594:	693b      	ldr	r3, [r7, #16]
 800e596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e598:	4a16      	ldr	r2, [pc, #88]	; (800e5f4 <xTaskRemoveFromEventList+0xb4>)
 800e59a:	6013      	str	r3, [r2, #0]
 800e59c:	693b      	ldr	r3, [r7, #16]
 800e59e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5a0:	4613      	mov	r3, r2
 800e5a2:	009b      	lsls	r3, r3, #2
 800e5a4:	4413      	add	r3, r2
 800e5a6:	009b      	lsls	r3, r3, #2
 800e5a8:	4a13      	ldr	r2, [pc, #76]	; (800e5f8 <xTaskRemoveFromEventList+0xb8>)
 800e5aa:	441a      	add	r2, r3
 800e5ac:	693b      	ldr	r3, [r7, #16]
 800e5ae:	3304      	adds	r3, #4
 800e5b0:	4619      	mov	r1, r3
 800e5b2:	4610      	mov	r0, r2
 800e5b4:	f7fe fdcb 	bl	800d14e <vListInsertEnd>
 800e5b8:	e005      	b.n	800e5c6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e5ba:	693b      	ldr	r3, [r7, #16]
 800e5bc:	3318      	adds	r3, #24
 800e5be:	4619      	mov	r1, r3
 800e5c0:	480e      	ldr	r0, [pc, #56]	; (800e5fc <xTaskRemoveFromEventList+0xbc>)
 800e5c2:	f7fe fdc4 	bl	800d14e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e5c6:	693b      	ldr	r3, [r7, #16]
 800e5c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5ca:	4b0d      	ldr	r3, [pc, #52]	; (800e600 <xTaskRemoveFromEventList+0xc0>)
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5d0:	429a      	cmp	r2, r3
 800e5d2:	d905      	bls.n	800e5e0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e5d4:	2301      	movs	r3, #1
 800e5d6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e5d8:	4b0a      	ldr	r3, [pc, #40]	; (800e604 <xTaskRemoveFromEventList+0xc4>)
 800e5da:	2201      	movs	r2, #1
 800e5dc:	601a      	str	r2, [r3, #0]
 800e5de:	e001      	b.n	800e5e4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e5e4:	697b      	ldr	r3, [r7, #20]
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	3718      	adds	r7, #24
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bd80      	pop	{r7, pc}
 800e5ee:	bf00      	nop
 800e5f0:	200019a4 	.word	0x200019a4
 800e5f4:	20001984 	.word	0x20001984
 800e5f8:	200014ac 	.word	0x200014ac
 800e5fc:	2000193c 	.word	0x2000193c
 800e600:	200014a8 	.word	0x200014a8
 800e604:	20001990 	.word	0x20001990

0800e608 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e608:	b480      	push	{r7}
 800e60a:	b083      	sub	sp, #12
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e610:	4b06      	ldr	r3, [pc, #24]	; (800e62c <vTaskInternalSetTimeOutState+0x24>)
 800e612:	681a      	ldr	r2, [r3, #0]
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e618:	4b05      	ldr	r3, [pc, #20]	; (800e630 <vTaskInternalSetTimeOutState+0x28>)
 800e61a:	681a      	ldr	r2, [r3, #0]
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	605a      	str	r2, [r3, #4]
}
 800e620:	bf00      	nop
 800e622:	370c      	adds	r7, #12
 800e624:	46bd      	mov	sp, r7
 800e626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62a:	4770      	bx	lr
 800e62c:	20001994 	.word	0x20001994
 800e630:	20001980 	.word	0x20001980

0800e634 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b088      	sub	sp, #32
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
 800e63c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d10a      	bne.n	800e65a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e648:	f383 8811 	msr	BASEPRI, r3
 800e64c:	f3bf 8f6f 	isb	sy
 800e650:	f3bf 8f4f 	dsb	sy
 800e654:	613b      	str	r3, [r7, #16]
}
 800e656:	bf00      	nop
 800e658:	e7fe      	b.n	800e658 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d10a      	bne.n	800e676 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e660:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e664:	f383 8811 	msr	BASEPRI, r3
 800e668:	f3bf 8f6f 	isb	sy
 800e66c:	f3bf 8f4f 	dsb	sy
 800e670:	60fb      	str	r3, [r7, #12]
}
 800e672:	bf00      	nop
 800e674:	e7fe      	b.n	800e674 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e676:	f000 fe7d 	bl	800f374 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e67a:	4b1d      	ldr	r3, [pc, #116]	; (800e6f0 <xTaskCheckForTimeOut+0xbc>)
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	685b      	ldr	r3, [r3, #4]
 800e684:	69ba      	ldr	r2, [r7, #24]
 800e686:	1ad3      	subs	r3, r2, r3
 800e688:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e692:	d102      	bne.n	800e69a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e694:	2300      	movs	r3, #0
 800e696:	61fb      	str	r3, [r7, #28]
 800e698:	e023      	b.n	800e6e2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681a      	ldr	r2, [r3, #0]
 800e69e:	4b15      	ldr	r3, [pc, #84]	; (800e6f4 <xTaskCheckForTimeOut+0xc0>)
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	429a      	cmp	r2, r3
 800e6a4:	d007      	beq.n	800e6b6 <xTaskCheckForTimeOut+0x82>
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	685b      	ldr	r3, [r3, #4]
 800e6aa:	69ba      	ldr	r2, [r7, #24]
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	d302      	bcc.n	800e6b6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e6b0:	2301      	movs	r3, #1
 800e6b2:	61fb      	str	r3, [r7, #28]
 800e6b4:	e015      	b.n	800e6e2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	697a      	ldr	r2, [r7, #20]
 800e6bc:	429a      	cmp	r2, r3
 800e6be:	d20b      	bcs.n	800e6d8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	681a      	ldr	r2, [r3, #0]
 800e6c4:	697b      	ldr	r3, [r7, #20]
 800e6c6:	1ad2      	subs	r2, r2, r3
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e6cc:	6878      	ldr	r0, [r7, #4]
 800e6ce:	f7ff ff9b 	bl	800e608 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	61fb      	str	r3, [r7, #28]
 800e6d6:	e004      	b.n	800e6e2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	2200      	movs	r2, #0
 800e6dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e6de:	2301      	movs	r3, #1
 800e6e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e6e2:	f000 fe77 	bl	800f3d4 <vPortExitCritical>

	return xReturn;
 800e6e6:	69fb      	ldr	r3, [r7, #28]
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	3720      	adds	r7, #32
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}
 800e6f0:	20001980 	.word	0x20001980
 800e6f4:	20001994 	.word	0x20001994

0800e6f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e6f8:	b480      	push	{r7}
 800e6fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e6fc:	4b03      	ldr	r3, [pc, #12]	; (800e70c <vTaskMissedYield+0x14>)
 800e6fe:	2201      	movs	r2, #1
 800e700:	601a      	str	r2, [r3, #0]
}
 800e702:	bf00      	nop
 800e704:	46bd      	mov	sp, r7
 800e706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70a:	4770      	bx	lr
 800e70c:	20001990 	.word	0x20001990

0800e710 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b082      	sub	sp, #8
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e718:	f000 f852 	bl	800e7c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e71c:	4b06      	ldr	r3, [pc, #24]	; (800e738 <prvIdleTask+0x28>)
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	2b01      	cmp	r3, #1
 800e722:	d9f9      	bls.n	800e718 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e724:	4b05      	ldr	r3, [pc, #20]	; (800e73c <prvIdleTask+0x2c>)
 800e726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e72a:	601a      	str	r2, [r3, #0]
 800e72c:	f3bf 8f4f 	dsb	sy
 800e730:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e734:	e7f0      	b.n	800e718 <prvIdleTask+0x8>
 800e736:	bf00      	nop
 800e738:	200014ac 	.word	0x200014ac
 800e73c:	e000ed04 	.word	0xe000ed04

0800e740 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b082      	sub	sp, #8
 800e744:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e746:	2300      	movs	r3, #0
 800e748:	607b      	str	r3, [r7, #4]
 800e74a:	e00c      	b.n	800e766 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e74c:	687a      	ldr	r2, [r7, #4]
 800e74e:	4613      	mov	r3, r2
 800e750:	009b      	lsls	r3, r3, #2
 800e752:	4413      	add	r3, r2
 800e754:	009b      	lsls	r3, r3, #2
 800e756:	4a12      	ldr	r2, [pc, #72]	; (800e7a0 <prvInitialiseTaskLists+0x60>)
 800e758:	4413      	add	r3, r2
 800e75a:	4618      	mov	r0, r3
 800e75c:	f7fe fcca 	bl	800d0f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	3301      	adds	r3, #1
 800e764:	607b      	str	r3, [r7, #4]
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	2b37      	cmp	r3, #55	; 0x37
 800e76a:	d9ef      	bls.n	800e74c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e76c:	480d      	ldr	r0, [pc, #52]	; (800e7a4 <prvInitialiseTaskLists+0x64>)
 800e76e:	f7fe fcc1 	bl	800d0f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e772:	480d      	ldr	r0, [pc, #52]	; (800e7a8 <prvInitialiseTaskLists+0x68>)
 800e774:	f7fe fcbe 	bl	800d0f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e778:	480c      	ldr	r0, [pc, #48]	; (800e7ac <prvInitialiseTaskLists+0x6c>)
 800e77a:	f7fe fcbb 	bl	800d0f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e77e:	480c      	ldr	r0, [pc, #48]	; (800e7b0 <prvInitialiseTaskLists+0x70>)
 800e780:	f7fe fcb8 	bl	800d0f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e784:	480b      	ldr	r0, [pc, #44]	; (800e7b4 <prvInitialiseTaskLists+0x74>)
 800e786:	f7fe fcb5 	bl	800d0f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e78a:	4b0b      	ldr	r3, [pc, #44]	; (800e7b8 <prvInitialiseTaskLists+0x78>)
 800e78c:	4a05      	ldr	r2, [pc, #20]	; (800e7a4 <prvInitialiseTaskLists+0x64>)
 800e78e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e790:	4b0a      	ldr	r3, [pc, #40]	; (800e7bc <prvInitialiseTaskLists+0x7c>)
 800e792:	4a05      	ldr	r2, [pc, #20]	; (800e7a8 <prvInitialiseTaskLists+0x68>)
 800e794:	601a      	str	r2, [r3, #0]
}
 800e796:	bf00      	nop
 800e798:	3708      	adds	r7, #8
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	200014ac 	.word	0x200014ac
 800e7a4:	2000190c 	.word	0x2000190c
 800e7a8:	20001920 	.word	0x20001920
 800e7ac:	2000193c 	.word	0x2000193c
 800e7b0:	20001950 	.word	0x20001950
 800e7b4:	20001968 	.word	0x20001968
 800e7b8:	20001934 	.word	0x20001934
 800e7bc:	20001938 	.word	0x20001938

0800e7c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b082      	sub	sp, #8
 800e7c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e7c6:	e019      	b.n	800e7fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e7c8:	f000 fdd4 	bl	800f374 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7cc:	4b10      	ldr	r3, [pc, #64]	; (800e810 <prvCheckTasksWaitingTermination+0x50>)
 800e7ce:	68db      	ldr	r3, [r3, #12]
 800e7d0:	68db      	ldr	r3, [r3, #12]
 800e7d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	3304      	adds	r3, #4
 800e7d8:	4618      	mov	r0, r3
 800e7da:	f7fe fd15 	bl	800d208 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e7de:	4b0d      	ldr	r3, [pc, #52]	; (800e814 <prvCheckTasksWaitingTermination+0x54>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	3b01      	subs	r3, #1
 800e7e4:	4a0b      	ldr	r2, [pc, #44]	; (800e814 <prvCheckTasksWaitingTermination+0x54>)
 800e7e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e7e8:	4b0b      	ldr	r3, [pc, #44]	; (800e818 <prvCheckTasksWaitingTermination+0x58>)
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	3b01      	subs	r3, #1
 800e7ee:	4a0a      	ldr	r2, [pc, #40]	; (800e818 <prvCheckTasksWaitingTermination+0x58>)
 800e7f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e7f2:	f000 fdef 	bl	800f3d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f000 f810 	bl	800e81c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e7fc:	4b06      	ldr	r3, [pc, #24]	; (800e818 <prvCheckTasksWaitingTermination+0x58>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d1e1      	bne.n	800e7c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e804:	bf00      	nop
 800e806:	bf00      	nop
 800e808:	3708      	adds	r7, #8
 800e80a:	46bd      	mov	sp, r7
 800e80c:	bd80      	pop	{r7, pc}
 800e80e:	bf00      	nop
 800e810:	20001950 	.word	0x20001950
 800e814:	2000197c 	.word	0x2000197c
 800e818:	20001964 	.word	0x20001964

0800e81c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b084      	sub	sp, #16
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	3354      	adds	r3, #84	; 0x54
 800e828:	4618      	mov	r0, r3
 800e82a:	f001 ff83 	bl	8010734 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e834:	2b00      	cmp	r3, #0
 800e836:	d108      	bne.n	800e84a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e83c:	4618      	mov	r0, r3
 800e83e:	f000 ff87 	bl	800f750 <vPortFree>
				vPortFree( pxTCB );
 800e842:	6878      	ldr	r0, [r7, #4]
 800e844:	f000 ff84 	bl	800f750 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e848:	e018      	b.n	800e87c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e850:	2b01      	cmp	r3, #1
 800e852:	d103      	bne.n	800e85c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e854:	6878      	ldr	r0, [r7, #4]
 800e856:	f000 ff7b 	bl	800f750 <vPortFree>
	}
 800e85a:	e00f      	b.n	800e87c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e862:	2b02      	cmp	r3, #2
 800e864:	d00a      	beq.n	800e87c <prvDeleteTCB+0x60>
	__asm volatile
 800e866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e86a:	f383 8811 	msr	BASEPRI, r3
 800e86e:	f3bf 8f6f 	isb	sy
 800e872:	f3bf 8f4f 	dsb	sy
 800e876:	60fb      	str	r3, [r7, #12]
}
 800e878:	bf00      	nop
 800e87a:	e7fe      	b.n	800e87a <prvDeleteTCB+0x5e>
	}
 800e87c:	bf00      	nop
 800e87e:	3710      	adds	r7, #16
 800e880:	46bd      	mov	sp, r7
 800e882:	bd80      	pop	{r7, pc}

0800e884 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e884:	b480      	push	{r7}
 800e886:	b083      	sub	sp, #12
 800e888:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e88a:	4b0c      	ldr	r3, [pc, #48]	; (800e8bc <prvResetNextTaskUnblockTime+0x38>)
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d104      	bne.n	800e89e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e894:	4b0a      	ldr	r3, [pc, #40]	; (800e8c0 <prvResetNextTaskUnblockTime+0x3c>)
 800e896:	f04f 32ff 	mov.w	r2, #4294967295
 800e89a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e89c:	e008      	b.n	800e8b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e89e:	4b07      	ldr	r3, [pc, #28]	; (800e8bc <prvResetNextTaskUnblockTime+0x38>)
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	68db      	ldr	r3, [r3, #12]
 800e8a4:	68db      	ldr	r3, [r3, #12]
 800e8a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	685b      	ldr	r3, [r3, #4]
 800e8ac:	4a04      	ldr	r2, [pc, #16]	; (800e8c0 <prvResetNextTaskUnblockTime+0x3c>)
 800e8ae:	6013      	str	r3, [r2, #0]
}
 800e8b0:	bf00      	nop
 800e8b2:	370c      	adds	r7, #12
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ba:	4770      	bx	lr
 800e8bc:	20001934 	.word	0x20001934
 800e8c0:	2000199c 	.word	0x2000199c

0800e8c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e8c4:	b480      	push	{r7}
 800e8c6:	b083      	sub	sp, #12
 800e8c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e8ca:	4b0b      	ldr	r3, [pc, #44]	; (800e8f8 <xTaskGetSchedulerState+0x34>)
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d102      	bne.n	800e8d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	607b      	str	r3, [r7, #4]
 800e8d6:	e008      	b.n	800e8ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8d8:	4b08      	ldr	r3, [pc, #32]	; (800e8fc <xTaskGetSchedulerState+0x38>)
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d102      	bne.n	800e8e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e8e0:	2302      	movs	r3, #2
 800e8e2:	607b      	str	r3, [r7, #4]
 800e8e4:	e001      	b.n	800e8ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e8ea:	687b      	ldr	r3, [r7, #4]
	}
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	370c      	adds	r7, #12
 800e8f0:	46bd      	mov	sp, r7
 800e8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f6:	4770      	bx	lr
 800e8f8:	20001988 	.word	0x20001988
 800e8fc:	200019a4 	.word	0x200019a4

0800e900 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e900:	b580      	push	{r7, lr}
 800e902:	b086      	sub	sp, #24
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e90c:	2300      	movs	r3, #0
 800e90e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	2b00      	cmp	r3, #0
 800e914:	d056      	beq.n	800e9c4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e916:	4b2e      	ldr	r3, [pc, #184]	; (800e9d0 <xTaskPriorityDisinherit+0xd0>)
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	693a      	ldr	r2, [r7, #16]
 800e91c:	429a      	cmp	r2, r3
 800e91e:	d00a      	beq.n	800e936 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e924:	f383 8811 	msr	BASEPRI, r3
 800e928:	f3bf 8f6f 	isb	sy
 800e92c:	f3bf 8f4f 	dsb	sy
 800e930:	60fb      	str	r3, [r7, #12]
}
 800e932:	bf00      	nop
 800e934:	e7fe      	b.n	800e934 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e936:	693b      	ldr	r3, [r7, #16]
 800e938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d10a      	bne.n	800e954 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e942:	f383 8811 	msr	BASEPRI, r3
 800e946:	f3bf 8f6f 	isb	sy
 800e94a:	f3bf 8f4f 	dsb	sy
 800e94e:	60bb      	str	r3, [r7, #8]
}
 800e950:	bf00      	nop
 800e952:	e7fe      	b.n	800e952 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e958:	1e5a      	subs	r2, r3, #1
 800e95a:	693b      	ldr	r3, [r7, #16]
 800e95c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e95e:	693b      	ldr	r3, [r7, #16]
 800e960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e962:	693b      	ldr	r3, [r7, #16]
 800e964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e966:	429a      	cmp	r2, r3
 800e968:	d02c      	beq.n	800e9c4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e96a:	693b      	ldr	r3, [r7, #16]
 800e96c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d128      	bne.n	800e9c4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e972:	693b      	ldr	r3, [r7, #16]
 800e974:	3304      	adds	r3, #4
 800e976:	4618      	mov	r0, r3
 800e978:	f7fe fc46 	bl	800d208 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e97c:	693b      	ldr	r3, [r7, #16]
 800e97e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e980:	693b      	ldr	r3, [r7, #16]
 800e982:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e984:	693b      	ldr	r3, [r7, #16]
 800e986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e988:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e98c:	693b      	ldr	r3, [r7, #16]
 800e98e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e990:	693b      	ldr	r3, [r7, #16]
 800e992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e994:	4b0f      	ldr	r3, [pc, #60]	; (800e9d4 <xTaskPriorityDisinherit+0xd4>)
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	429a      	cmp	r2, r3
 800e99a:	d903      	bls.n	800e9a4 <xTaskPriorityDisinherit+0xa4>
 800e99c:	693b      	ldr	r3, [r7, #16]
 800e99e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9a0:	4a0c      	ldr	r2, [pc, #48]	; (800e9d4 <xTaskPriorityDisinherit+0xd4>)
 800e9a2:	6013      	str	r3, [r2, #0]
 800e9a4:	693b      	ldr	r3, [r7, #16]
 800e9a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9a8:	4613      	mov	r3, r2
 800e9aa:	009b      	lsls	r3, r3, #2
 800e9ac:	4413      	add	r3, r2
 800e9ae:	009b      	lsls	r3, r3, #2
 800e9b0:	4a09      	ldr	r2, [pc, #36]	; (800e9d8 <xTaskPriorityDisinherit+0xd8>)
 800e9b2:	441a      	add	r2, r3
 800e9b4:	693b      	ldr	r3, [r7, #16]
 800e9b6:	3304      	adds	r3, #4
 800e9b8:	4619      	mov	r1, r3
 800e9ba:	4610      	mov	r0, r2
 800e9bc:	f7fe fbc7 	bl	800d14e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e9c0:	2301      	movs	r3, #1
 800e9c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e9c4:	697b      	ldr	r3, [r7, #20]
	}
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	3718      	adds	r7, #24
 800e9ca:	46bd      	mov	sp, r7
 800e9cc:	bd80      	pop	{r7, pc}
 800e9ce:	bf00      	nop
 800e9d0:	200014a8 	.word	0x200014a8
 800e9d4:	20001984 	.word	0x20001984
 800e9d8:	200014ac 	.word	0x200014ac

0800e9dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e9dc:	b580      	push	{r7, lr}
 800e9de:	b084      	sub	sp, #16
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	6078      	str	r0, [r7, #4]
 800e9e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e9e6:	4b21      	ldr	r3, [pc, #132]	; (800ea6c <prvAddCurrentTaskToDelayedList+0x90>)
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e9ec:	4b20      	ldr	r3, [pc, #128]	; (800ea70 <prvAddCurrentTaskToDelayedList+0x94>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	3304      	adds	r3, #4
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	f7fe fc08 	bl	800d208 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9fe:	d10a      	bne.n	800ea16 <prvAddCurrentTaskToDelayedList+0x3a>
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d007      	beq.n	800ea16 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea06:	4b1a      	ldr	r3, [pc, #104]	; (800ea70 <prvAddCurrentTaskToDelayedList+0x94>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	3304      	adds	r3, #4
 800ea0c:	4619      	mov	r1, r3
 800ea0e:	4819      	ldr	r0, [pc, #100]	; (800ea74 <prvAddCurrentTaskToDelayedList+0x98>)
 800ea10:	f7fe fb9d 	bl	800d14e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ea14:	e026      	b.n	800ea64 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ea16:	68fa      	ldr	r2, [r7, #12]
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	4413      	add	r3, r2
 800ea1c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ea1e:	4b14      	ldr	r3, [pc, #80]	; (800ea70 <prvAddCurrentTaskToDelayedList+0x94>)
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	68ba      	ldr	r2, [r7, #8]
 800ea24:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ea26:	68ba      	ldr	r2, [r7, #8]
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d209      	bcs.n	800ea42 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea2e:	4b12      	ldr	r3, [pc, #72]	; (800ea78 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ea30:	681a      	ldr	r2, [r3, #0]
 800ea32:	4b0f      	ldr	r3, [pc, #60]	; (800ea70 <prvAddCurrentTaskToDelayedList+0x94>)
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	3304      	adds	r3, #4
 800ea38:	4619      	mov	r1, r3
 800ea3a:	4610      	mov	r0, r2
 800ea3c:	f7fe fbab 	bl	800d196 <vListInsert>
}
 800ea40:	e010      	b.n	800ea64 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea42:	4b0e      	ldr	r3, [pc, #56]	; (800ea7c <prvAddCurrentTaskToDelayedList+0xa0>)
 800ea44:	681a      	ldr	r2, [r3, #0]
 800ea46:	4b0a      	ldr	r3, [pc, #40]	; (800ea70 <prvAddCurrentTaskToDelayedList+0x94>)
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	3304      	adds	r3, #4
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	4610      	mov	r0, r2
 800ea50:	f7fe fba1 	bl	800d196 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ea54:	4b0a      	ldr	r3, [pc, #40]	; (800ea80 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	68ba      	ldr	r2, [r7, #8]
 800ea5a:	429a      	cmp	r2, r3
 800ea5c:	d202      	bcs.n	800ea64 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ea5e:	4a08      	ldr	r2, [pc, #32]	; (800ea80 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ea60:	68bb      	ldr	r3, [r7, #8]
 800ea62:	6013      	str	r3, [r2, #0]
}
 800ea64:	bf00      	nop
 800ea66:	3710      	adds	r7, #16
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	bd80      	pop	{r7, pc}
 800ea6c:	20001980 	.word	0x20001980
 800ea70:	200014a8 	.word	0x200014a8
 800ea74:	20001968 	.word	0x20001968
 800ea78:	20001938 	.word	0x20001938
 800ea7c:	20001934 	.word	0x20001934
 800ea80:	2000199c 	.word	0x2000199c

0800ea84 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b08a      	sub	sp, #40	; 0x28
 800ea88:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ea8e:	f000 fb07 	bl	800f0a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ea92:	4b1c      	ldr	r3, [pc, #112]	; (800eb04 <xTimerCreateTimerTask+0x80>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d021      	beq.n	800eade <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800eaa2:	1d3a      	adds	r2, r7, #4
 800eaa4:	f107 0108 	add.w	r1, r7, #8
 800eaa8:	f107 030c 	add.w	r3, r7, #12
 800eaac:	4618      	mov	r0, r3
 800eaae:	f7fe fb07 	bl	800d0c0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800eab2:	6879      	ldr	r1, [r7, #4]
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	68fa      	ldr	r2, [r7, #12]
 800eab8:	9202      	str	r2, [sp, #8]
 800eaba:	9301      	str	r3, [sp, #4]
 800eabc:	2302      	movs	r3, #2
 800eabe:	9300      	str	r3, [sp, #0]
 800eac0:	2300      	movs	r3, #0
 800eac2:	460a      	mov	r2, r1
 800eac4:	4910      	ldr	r1, [pc, #64]	; (800eb08 <xTimerCreateTimerTask+0x84>)
 800eac6:	4811      	ldr	r0, [pc, #68]	; (800eb0c <xTimerCreateTimerTask+0x88>)
 800eac8:	f7ff f8b4 	bl	800dc34 <xTaskCreateStatic>
 800eacc:	4603      	mov	r3, r0
 800eace:	4a10      	ldr	r2, [pc, #64]	; (800eb10 <xTimerCreateTimerTask+0x8c>)
 800ead0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ead2:	4b0f      	ldr	r3, [pc, #60]	; (800eb10 <xTimerCreateTimerTask+0x8c>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d001      	beq.n	800eade <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800eada:	2301      	movs	r3, #1
 800eadc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800eade:	697b      	ldr	r3, [r7, #20]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d10a      	bne.n	800eafa <xTimerCreateTimerTask+0x76>
	__asm volatile
 800eae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eae8:	f383 8811 	msr	BASEPRI, r3
 800eaec:	f3bf 8f6f 	isb	sy
 800eaf0:	f3bf 8f4f 	dsb	sy
 800eaf4:	613b      	str	r3, [r7, #16]
}
 800eaf6:	bf00      	nop
 800eaf8:	e7fe      	b.n	800eaf8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800eafa:	697b      	ldr	r3, [r7, #20]
}
 800eafc:	4618      	mov	r0, r3
 800eafe:	3718      	adds	r7, #24
 800eb00:	46bd      	mov	sp, r7
 800eb02:	bd80      	pop	{r7, pc}
 800eb04:	200019d8 	.word	0x200019d8
 800eb08:	08012fa8 	.word	0x08012fa8
 800eb0c:	0800ec49 	.word	0x0800ec49
 800eb10:	200019dc 	.word	0x200019dc

0800eb14 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b08a      	sub	sp, #40	; 0x28
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	60f8      	str	r0, [r7, #12]
 800eb1c:	60b9      	str	r1, [r7, #8]
 800eb1e:	607a      	str	r2, [r7, #4]
 800eb20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800eb22:	2300      	movs	r3, #0
 800eb24:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d10a      	bne.n	800eb42 <xTimerGenericCommand+0x2e>
	__asm volatile
 800eb2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb30:	f383 8811 	msr	BASEPRI, r3
 800eb34:	f3bf 8f6f 	isb	sy
 800eb38:	f3bf 8f4f 	dsb	sy
 800eb3c:	623b      	str	r3, [r7, #32]
}
 800eb3e:	bf00      	nop
 800eb40:	e7fe      	b.n	800eb40 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800eb42:	4b1a      	ldr	r3, [pc, #104]	; (800ebac <xTimerGenericCommand+0x98>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d02a      	beq.n	800eba0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800eb4a:	68bb      	ldr	r3, [r7, #8]
 800eb4c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800eb56:	68bb      	ldr	r3, [r7, #8]
 800eb58:	2b05      	cmp	r3, #5
 800eb5a:	dc18      	bgt.n	800eb8e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800eb5c:	f7ff feb2 	bl	800e8c4 <xTaskGetSchedulerState>
 800eb60:	4603      	mov	r3, r0
 800eb62:	2b02      	cmp	r3, #2
 800eb64:	d109      	bne.n	800eb7a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800eb66:	4b11      	ldr	r3, [pc, #68]	; (800ebac <xTimerGenericCommand+0x98>)
 800eb68:	6818      	ldr	r0, [r3, #0]
 800eb6a:	f107 0110 	add.w	r1, r7, #16
 800eb6e:	2300      	movs	r3, #0
 800eb70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb72:	f7fe fc77 	bl	800d464 <xQueueGenericSend>
 800eb76:	6278      	str	r0, [r7, #36]	; 0x24
 800eb78:	e012      	b.n	800eba0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800eb7a:	4b0c      	ldr	r3, [pc, #48]	; (800ebac <xTimerGenericCommand+0x98>)
 800eb7c:	6818      	ldr	r0, [r3, #0]
 800eb7e:	f107 0110 	add.w	r1, r7, #16
 800eb82:	2300      	movs	r3, #0
 800eb84:	2200      	movs	r2, #0
 800eb86:	f7fe fc6d 	bl	800d464 <xQueueGenericSend>
 800eb8a:	6278      	str	r0, [r7, #36]	; 0x24
 800eb8c:	e008      	b.n	800eba0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800eb8e:	4b07      	ldr	r3, [pc, #28]	; (800ebac <xTimerGenericCommand+0x98>)
 800eb90:	6818      	ldr	r0, [r3, #0]
 800eb92:	f107 0110 	add.w	r1, r7, #16
 800eb96:	2300      	movs	r3, #0
 800eb98:	683a      	ldr	r2, [r7, #0]
 800eb9a:	f7fe fd61 	bl	800d660 <xQueueGenericSendFromISR>
 800eb9e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800eba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800eba2:	4618      	mov	r0, r3
 800eba4:	3728      	adds	r7, #40	; 0x28
 800eba6:	46bd      	mov	sp, r7
 800eba8:	bd80      	pop	{r7, pc}
 800ebaa:	bf00      	nop
 800ebac:	200019d8 	.word	0x200019d8

0800ebb0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b088      	sub	sp, #32
 800ebb4:	af02      	add	r7, sp, #8
 800ebb6:	6078      	str	r0, [r7, #4]
 800ebb8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ebba:	4b22      	ldr	r3, [pc, #136]	; (800ec44 <prvProcessExpiredTimer+0x94>)
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	68db      	ldr	r3, [r3, #12]
 800ebc0:	68db      	ldr	r3, [r3, #12]
 800ebc2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ebc4:	697b      	ldr	r3, [r7, #20]
 800ebc6:	3304      	adds	r3, #4
 800ebc8:	4618      	mov	r0, r3
 800ebca:	f7fe fb1d 	bl	800d208 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ebd4:	f003 0304 	and.w	r3, r3, #4
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d022      	beq.n	800ec22 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ebdc:	697b      	ldr	r3, [r7, #20]
 800ebde:	699a      	ldr	r2, [r3, #24]
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	18d1      	adds	r1, r2, r3
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	683a      	ldr	r2, [r7, #0]
 800ebe8:	6978      	ldr	r0, [r7, #20]
 800ebea:	f000 f8d1 	bl	800ed90 <prvInsertTimerInActiveList>
 800ebee:	4603      	mov	r3, r0
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d01f      	beq.n	800ec34 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	9300      	str	r3, [sp, #0]
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	687a      	ldr	r2, [r7, #4]
 800ebfc:	2100      	movs	r1, #0
 800ebfe:	6978      	ldr	r0, [r7, #20]
 800ec00:	f7ff ff88 	bl	800eb14 <xTimerGenericCommand>
 800ec04:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ec06:	693b      	ldr	r3, [r7, #16]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d113      	bne.n	800ec34 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ec0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec10:	f383 8811 	msr	BASEPRI, r3
 800ec14:	f3bf 8f6f 	isb	sy
 800ec18:	f3bf 8f4f 	dsb	sy
 800ec1c:	60fb      	str	r3, [r7, #12]
}
 800ec1e:	bf00      	nop
 800ec20:	e7fe      	b.n	800ec20 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ec22:	697b      	ldr	r3, [r7, #20]
 800ec24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ec28:	f023 0301 	bic.w	r3, r3, #1
 800ec2c:	b2da      	uxtb	r2, r3
 800ec2e:	697b      	ldr	r3, [r7, #20]
 800ec30:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ec34:	697b      	ldr	r3, [r7, #20]
 800ec36:	6a1b      	ldr	r3, [r3, #32]
 800ec38:	6978      	ldr	r0, [r7, #20]
 800ec3a:	4798      	blx	r3
}
 800ec3c:	bf00      	nop
 800ec3e:	3718      	adds	r7, #24
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}
 800ec44:	200019d0 	.word	0x200019d0

0800ec48 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b084      	sub	sp, #16
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ec50:	f107 0308 	add.w	r3, r7, #8
 800ec54:	4618      	mov	r0, r3
 800ec56:	f000 f857 	bl	800ed08 <prvGetNextExpireTime>
 800ec5a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ec5c:	68bb      	ldr	r3, [r7, #8]
 800ec5e:	4619      	mov	r1, r3
 800ec60:	68f8      	ldr	r0, [r7, #12]
 800ec62:	f000 f803 	bl	800ec6c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ec66:	f000 f8d5 	bl	800ee14 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ec6a:	e7f1      	b.n	800ec50 <prvTimerTask+0x8>

0800ec6c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ec6c:	b580      	push	{r7, lr}
 800ec6e:	b084      	sub	sp, #16
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
 800ec74:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ec76:	f7ff fa39 	bl	800e0ec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ec7a:	f107 0308 	add.w	r3, r7, #8
 800ec7e:	4618      	mov	r0, r3
 800ec80:	f000 f866 	bl	800ed50 <prvSampleTimeNow>
 800ec84:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d130      	bne.n	800ecee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d10a      	bne.n	800eca8 <prvProcessTimerOrBlockTask+0x3c>
 800ec92:	687a      	ldr	r2, [r7, #4]
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	429a      	cmp	r2, r3
 800ec98:	d806      	bhi.n	800eca8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ec9a:	f7ff fa35 	bl	800e108 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ec9e:	68f9      	ldr	r1, [r7, #12]
 800eca0:	6878      	ldr	r0, [r7, #4]
 800eca2:	f7ff ff85 	bl	800ebb0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800eca6:	e024      	b.n	800ecf2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d008      	beq.n	800ecc0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ecae:	4b13      	ldr	r3, [pc, #76]	; (800ecfc <prvProcessTimerOrBlockTask+0x90>)
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d101      	bne.n	800ecbc <prvProcessTimerOrBlockTask+0x50>
 800ecb8:	2301      	movs	r3, #1
 800ecba:	e000      	b.n	800ecbe <prvProcessTimerOrBlockTask+0x52>
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ecc0:	4b0f      	ldr	r3, [pc, #60]	; (800ed00 <prvProcessTimerOrBlockTask+0x94>)
 800ecc2:	6818      	ldr	r0, [r3, #0]
 800ecc4:	687a      	ldr	r2, [r7, #4]
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	1ad3      	subs	r3, r2, r3
 800ecca:	683a      	ldr	r2, [r7, #0]
 800eccc:	4619      	mov	r1, r3
 800ecce:	f7fe ff7d 	bl	800dbcc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ecd2:	f7ff fa19 	bl	800e108 <xTaskResumeAll>
 800ecd6:	4603      	mov	r3, r0
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d10a      	bne.n	800ecf2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ecdc:	4b09      	ldr	r3, [pc, #36]	; (800ed04 <prvProcessTimerOrBlockTask+0x98>)
 800ecde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ece2:	601a      	str	r2, [r3, #0]
 800ece4:	f3bf 8f4f 	dsb	sy
 800ece8:	f3bf 8f6f 	isb	sy
}
 800ecec:	e001      	b.n	800ecf2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ecee:	f7ff fa0b 	bl	800e108 <xTaskResumeAll>
}
 800ecf2:	bf00      	nop
 800ecf4:	3710      	adds	r7, #16
 800ecf6:	46bd      	mov	sp, r7
 800ecf8:	bd80      	pop	{r7, pc}
 800ecfa:	bf00      	nop
 800ecfc:	200019d4 	.word	0x200019d4
 800ed00:	200019d8 	.word	0x200019d8
 800ed04:	e000ed04 	.word	0xe000ed04

0800ed08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ed08:	b480      	push	{r7}
 800ed0a:	b085      	sub	sp, #20
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ed10:	4b0e      	ldr	r3, [pc, #56]	; (800ed4c <prvGetNextExpireTime+0x44>)
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d101      	bne.n	800ed1e <prvGetNextExpireTime+0x16>
 800ed1a:	2201      	movs	r2, #1
 800ed1c:	e000      	b.n	800ed20 <prvGetNextExpireTime+0x18>
 800ed1e:	2200      	movs	r2, #0
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d105      	bne.n	800ed38 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ed2c:	4b07      	ldr	r3, [pc, #28]	; (800ed4c <prvGetNextExpireTime+0x44>)
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	68db      	ldr	r3, [r3, #12]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	60fb      	str	r3, [r7, #12]
 800ed36:	e001      	b.n	800ed3c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ed38:	2300      	movs	r3, #0
 800ed3a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
}
 800ed3e:	4618      	mov	r0, r3
 800ed40:	3714      	adds	r7, #20
 800ed42:	46bd      	mov	sp, r7
 800ed44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed48:	4770      	bx	lr
 800ed4a:	bf00      	nop
 800ed4c:	200019d0 	.word	0x200019d0

0800ed50 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ed50:	b580      	push	{r7, lr}
 800ed52:	b084      	sub	sp, #16
 800ed54:	af00      	add	r7, sp, #0
 800ed56:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ed58:	f7ff fa74 	bl	800e244 <xTaskGetTickCount>
 800ed5c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ed5e:	4b0b      	ldr	r3, [pc, #44]	; (800ed8c <prvSampleTimeNow+0x3c>)
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	68fa      	ldr	r2, [r7, #12]
 800ed64:	429a      	cmp	r2, r3
 800ed66:	d205      	bcs.n	800ed74 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ed68:	f000 f936 	bl	800efd8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2201      	movs	r2, #1
 800ed70:	601a      	str	r2, [r3, #0]
 800ed72:	e002      	b.n	800ed7a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	2200      	movs	r2, #0
 800ed78:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ed7a:	4a04      	ldr	r2, [pc, #16]	; (800ed8c <prvSampleTimeNow+0x3c>)
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ed80:	68fb      	ldr	r3, [r7, #12]
}
 800ed82:	4618      	mov	r0, r3
 800ed84:	3710      	adds	r7, #16
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bd80      	pop	{r7, pc}
 800ed8a:	bf00      	nop
 800ed8c:	200019e0 	.word	0x200019e0

0800ed90 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ed90:	b580      	push	{r7, lr}
 800ed92:	b086      	sub	sp, #24
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	60f8      	str	r0, [r7, #12]
 800ed98:	60b9      	str	r1, [r7, #8]
 800ed9a:	607a      	str	r2, [r7, #4]
 800ed9c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	68ba      	ldr	r2, [r7, #8]
 800eda6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	68fa      	ldr	r2, [r7, #12]
 800edac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800edae:	68ba      	ldr	r2, [r7, #8]
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	429a      	cmp	r2, r3
 800edb4:	d812      	bhi.n	800eddc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800edb6:	687a      	ldr	r2, [r7, #4]
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	1ad2      	subs	r2, r2, r3
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	699b      	ldr	r3, [r3, #24]
 800edc0:	429a      	cmp	r2, r3
 800edc2:	d302      	bcc.n	800edca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800edc4:	2301      	movs	r3, #1
 800edc6:	617b      	str	r3, [r7, #20]
 800edc8:	e01b      	b.n	800ee02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800edca:	4b10      	ldr	r3, [pc, #64]	; (800ee0c <prvInsertTimerInActiveList+0x7c>)
 800edcc:	681a      	ldr	r2, [r3, #0]
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	3304      	adds	r3, #4
 800edd2:	4619      	mov	r1, r3
 800edd4:	4610      	mov	r0, r2
 800edd6:	f7fe f9de 	bl	800d196 <vListInsert>
 800edda:	e012      	b.n	800ee02 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800eddc:	687a      	ldr	r2, [r7, #4]
 800edde:	683b      	ldr	r3, [r7, #0]
 800ede0:	429a      	cmp	r2, r3
 800ede2:	d206      	bcs.n	800edf2 <prvInsertTimerInActiveList+0x62>
 800ede4:	68ba      	ldr	r2, [r7, #8]
 800ede6:	683b      	ldr	r3, [r7, #0]
 800ede8:	429a      	cmp	r2, r3
 800edea:	d302      	bcc.n	800edf2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800edec:	2301      	movs	r3, #1
 800edee:	617b      	str	r3, [r7, #20]
 800edf0:	e007      	b.n	800ee02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800edf2:	4b07      	ldr	r3, [pc, #28]	; (800ee10 <prvInsertTimerInActiveList+0x80>)
 800edf4:	681a      	ldr	r2, [r3, #0]
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	3304      	adds	r3, #4
 800edfa:	4619      	mov	r1, r3
 800edfc:	4610      	mov	r0, r2
 800edfe:	f7fe f9ca 	bl	800d196 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ee02:	697b      	ldr	r3, [r7, #20]
}
 800ee04:	4618      	mov	r0, r3
 800ee06:	3718      	adds	r7, #24
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	bd80      	pop	{r7, pc}
 800ee0c:	200019d4 	.word	0x200019d4
 800ee10:	200019d0 	.word	0x200019d0

0800ee14 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b08e      	sub	sp, #56	; 0x38
 800ee18:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ee1a:	e0ca      	b.n	800efb2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	da18      	bge.n	800ee54 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ee22:	1d3b      	adds	r3, r7, #4
 800ee24:	3304      	adds	r3, #4
 800ee26:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ee28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d10a      	bne.n	800ee44 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ee2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee32:	f383 8811 	msr	BASEPRI, r3
 800ee36:	f3bf 8f6f 	isb	sy
 800ee3a:	f3bf 8f4f 	dsb	sy
 800ee3e:	61fb      	str	r3, [r7, #28]
}
 800ee40:	bf00      	nop
 800ee42:	e7fe      	b.n	800ee42 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ee44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee4a:	6850      	ldr	r0, [r2, #4]
 800ee4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee4e:	6892      	ldr	r2, [r2, #8]
 800ee50:	4611      	mov	r1, r2
 800ee52:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	f2c0 80aa 	blt.w	800efb0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ee60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee62:	695b      	ldr	r3, [r3, #20]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d004      	beq.n	800ee72 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee6a:	3304      	adds	r3, #4
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	f7fe f9cb 	bl	800d208 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ee72:	463b      	mov	r3, r7
 800ee74:	4618      	mov	r0, r3
 800ee76:	f7ff ff6b 	bl	800ed50 <prvSampleTimeNow>
 800ee7a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2b09      	cmp	r3, #9
 800ee80:	f200 8097 	bhi.w	800efb2 <prvProcessReceivedCommands+0x19e>
 800ee84:	a201      	add	r2, pc, #4	; (adr r2, 800ee8c <prvProcessReceivedCommands+0x78>)
 800ee86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee8a:	bf00      	nop
 800ee8c:	0800eeb5 	.word	0x0800eeb5
 800ee90:	0800eeb5 	.word	0x0800eeb5
 800ee94:	0800eeb5 	.word	0x0800eeb5
 800ee98:	0800ef29 	.word	0x0800ef29
 800ee9c:	0800ef3d 	.word	0x0800ef3d
 800eea0:	0800ef87 	.word	0x0800ef87
 800eea4:	0800eeb5 	.word	0x0800eeb5
 800eea8:	0800eeb5 	.word	0x0800eeb5
 800eeac:	0800ef29 	.word	0x0800ef29
 800eeb0:	0800ef3d 	.word	0x0800ef3d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800eeb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eeb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eeba:	f043 0301 	orr.w	r3, r3, #1
 800eebe:	b2da      	uxtb	r2, r3
 800eec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eec2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800eec6:	68ba      	ldr	r2, [r7, #8]
 800eec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eeca:	699b      	ldr	r3, [r3, #24]
 800eecc:	18d1      	adds	r1, r2, r3
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eed2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eed4:	f7ff ff5c 	bl	800ed90 <prvInsertTimerInActiveList>
 800eed8:	4603      	mov	r3, r0
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d069      	beq.n	800efb2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eee0:	6a1b      	ldr	r3, [r3, #32]
 800eee2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eee4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eee8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eeec:	f003 0304 	and.w	r3, r3, #4
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d05e      	beq.n	800efb2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800eef4:	68ba      	ldr	r2, [r7, #8]
 800eef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eef8:	699b      	ldr	r3, [r3, #24]
 800eefa:	441a      	add	r2, r3
 800eefc:	2300      	movs	r3, #0
 800eefe:	9300      	str	r3, [sp, #0]
 800ef00:	2300      	movs	r3, #0
 800ef02:	2100      	movs	r1, #0
 800ef04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ef06:	f7ff fe05 	bl	800eb14 <xTimerGenericCommand>
 800ef0a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ef0c:	6a3b      	ldr	r3, [r7, #32]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d14f      	bne.n	800efb2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ef12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef16:	f383 8811 	msr	BASEPRI, r3
 800ef1a:	f3bf 8f6f 	isb	sy
 800ef1e:	f3bf 8f4f 	dsb	sy
 800ef22:	61bb      	str	r3, [r7, #24]
}
 800ef24:	bf00      	nop
 800ef26:	e7fe      	b.n	800ef26 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ef28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ef2e:	f023 0301 	bic.w	r3, r3, #1
 800ef32:	b2da      	uxtb	r2, r3
 800ef34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ef3a:	e03a      	b.n	800efb2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ef3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ef42:	f043 0301 	orr.w	r3, r3, #1
 800ef46:	b2da      	uxtb	r2, r3
 800ef48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ef4e:	68ba      	ldr	r2, [r7, #8]
 800ef50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef52:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ef54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef56:	699b      	ldr	r3, [r3, #24]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d10a      	bne.n	800ef72 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ef5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef60:	f383 8811 	msr	BASEPRI, r3
 800ef64:	f3bf 8f6f 	isb	sy
 800ef68:	f3bf 8f4f 	dsb	sy
 800ef6c:	617b      	str	r3, [r7, #20]
}
 800ef6e:	bf00      	nop
 800ef70:	e7fe      	b.n	800ef70 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ef72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef74:	699a      	ldr	r2, [r3, #24]
 800ef76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef78:	18d1      	adds	r1, r2, r3
 800ef7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ef80:	f7ff ff06 	bl	800ed90 <prvInsertTimerInActiveList>
					break;
 800ef84:	e015      	b.n	800efb2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ef86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ef8c:	f003 0302 	and.w	r3, r3, #2
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d103      	bne.n	800ef9c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ef94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ef96:	f000 fbdb 	bl	800f750 <vPortFree>
 800ef9a:	e00a      	b.n	800efb2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ef9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800efa2:	f023 0301 	bic.w	r3, r3, #1
 800efa6:	b2da      	uxtb	r2, r3
 800efa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800efae:	e000      	b.n	800efb2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800efb0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800efb2:	4b08      	ldr	r3, [pc, #32]	; (800efd4 <prvProcessReceivedCommands+0x1c0>)
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	1d39      	adds	r1, r7, #4
 800efb8:	2200      	movs	r2, #0
 800efba:	4618      	mov	r0, r3
 800efbc:	f7fe fbec 	bl	800d798 <xQueueReceive>
 800efc0:	4603      	mov	r3, r0
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	f47f af2a 	bne.w	800ee1c <prvProcessReceivedCommands+0x8>
	}
}
 800efc8:	bf00      	nop
 800efca:	bf00      	nop
 800efcc:	3730      	adds	r7, #48	; 0x30
 800efce:	46bd      	mov	sp, r7
 800efd0:	bd80      	pop	{r7, pc}
 800efd2:	bf00      	nop
 800efd4:	200019d8 	.word	0x200019d8

0800efd8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b088      	sub	sp, #32
 800efdc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800efde:	e048      	b.n	800f072 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800efe0:	4b2d      	ldr	r3, [pc, #180]	; (800f098 <prvSwitchTimerLists+0xc0>)
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	68db      	ldr	r3, [r3, #12]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efea:	4b2b      	ldr	r3, [pc, #172]	; (800f098 <prvSwitchTimerLists+0xc0>)
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	68db      	ldr	r3, [r3, #12]
 800eff0:	68db      	ldr	r3, [r3, #12]
 800eff2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	3304      	adds	r3, #4
 800eff8:	4618      	mov	r0, r3
 800effa:	f7fe f905 	bl	800d208 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	6a1b      	ldr	r3, [r3, #32]
 800f002:	68f8      	ldr	r0, [r7, #12]
 800f004:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f00c:	f003 0304 	and.w	r3, r3, #4
 800f010:	2b00      	cmp	r3, #0
 800f012:	d02e      	beq.n	800f072 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	699b      	ldr	r3, [r3, #24]
 800f018:	693a      	ldr	r2, [r7, #16]
 800f01a:	4413      	add	r3, r2
 800f01c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f01e:	68ba      	ldr	r2, [r7, #8]
 800f020:	693b      	ldr	r3, [r7, #16]
 800f022:	429a      	cmp	r2, r3
 800f024:	d90e      	bls.n	800f044 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	68ba      	ldr	r2, [r7, #8]
 800f02a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	68fa      	ldr	r2, [r7, #12]
 800f030:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f032:	4b19      	ldr	r3, [pc, #100]	; (800f098 <prvSwitchTimerLists+0xc0>)
 800f034:	681a      	ldr	r2, [r3, #0]
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	3304      	adds	r3, #4
 800f03a:	4619      	mov	r1, r3
 800f03c:	4610      	mov	r0, r2
 800f03e:	f7fe f8aa 	bl	800d196 <vListInsert>
 800f042:	e016      	b.n	800f072 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f044:	2300      	movs	r3, #0
 800f046:	9300      	str	r3, [sp, #0]
 800f048:	2300      	movs	r3, #0
 800f04a:	693a      	ldr	r2, [r7, #16]
 800f04c:	2100      	movs	r1, #0
 800f04e:	68f8      	ldr	r0, [r7, #12]
 800f050:	f7ff fd60 	bl	800eb14 <xTimerGenericCommand>
 800f054:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d10a      	bne.n	800f072 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800f05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f060:	f383 8811 	msr	BASEPRI, r3
 800f064:	f3bf 8f6f 	isb	sy
 800f068:	f3bf 8f4f 	dsb	sy
 800f06c:	603b      	str	r3, [r7, #0]
}
 800f06e:	bf00      	nop
 800f070:	e7fe      	b.n	800f070 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f072:	4b09      	ldr	r3, [pc, #36]	; (800f098 <prvSwitchTimerLists+0xc0>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d1b1      	bne.n	800efe0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f07c:	4b06      	ldr	r3, [pc, #24]	; (800f098 <prvSwitchTimerLists+0xc0>)
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f082:	4b06      	ldr	r3, [pc, #24]	; (800f09c <prvSwitchTimerLists+0xc4>)
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	4a04      	ldr	r2, [pc, #16]	; (800f098 <prvSwitchTimerLists+0xc0>)
 800f088:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f08a:	4a04      	ldr	r2, [pc, #16]	; (800f09c <prvSwitchTimerLists+0xc4>)
 800f08c:	697b      	ldr	r3, [r7, #20]
 800f08e:	6013      	str	r3, [r2, #0]
}
 800f090:	bf00      	nop
 800f092:	3718      	adds	r7, #24
 800f094:	46bd      	mov	sp, r7
 800f096:	bd80      	pop	{r7, pc}
 800f098:	200019d0 	.word	0x200019d0
 800f09c:	200019d4 	.word	0x200019d4

0800f0a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b082      	sub	sp, #8
 800f0a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f0a6:	f000 f965 	bl	800f374 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f0aa:	4b15      	ldr	r3, [pc, #84]	; (800f100 <prvCheckForValidListAndQueue+0x60>)
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d120      	bne.n	800f0f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f0b2:	4814      	ldr	r0, [pc, #80]	; (800f104 <prvCheckForValidListAndQueue+0x64>)
 800f0b4:	f7fe f81e 	bl	800d0f4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f0b8:	4813      	ldr	r0, [pc, #76]	; (800f108 <prvCheckForValidListAndQueue+0x68>)
 800f0ba:	f7fe f81b 	bl	800d0f4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f0be:	4b13      	ldr	r3, [pc, #76]	; (800f10c <prvCheckForValidListAndQueue+0x6c>)
 800f0c0:	4a10      	ldr	r2, [pc, #64]	; (800f104 <prvCheckForValidListAndQueue+0x64>)
 800f0c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f0c4:	4b12      	ldr	r3, [pc, #72]	; (800f110 <prvCheckForValidListAndQueue+0x70>)
 800f0c6:	4a10      	ldr	r2, [pc, #64]	; (800f108 <prvCheckForValidListAndQueue+0x68>)
 800f0c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	9300      	str	r3, [sp, #0]
 800f0ce:	4b11      	ldr	r3, [pc, #68]	; (800f114 <prvCheckForValidListAndQueue+0x74>)
 800f0d0:	4a11      	ldr	r2, [pc, #68]	; (800f118 <prvCheckForValidListAndQueue+0x78>)
 800f0d2:	2110      	movs	r1, #16
 800f0d4:	200a      	movs	r0, #10
 800f0d6:	f7fe f929 	bl	800d32c <xQueueGenericCreateStatic>
 800f0da:	4603      	mov	r3, r0
 800f0dc:	4a08      	ldr	r2, [pc, #32]	; (800f100 <prvCheckForValidListAndQueue+0x60>)
 800f0de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f0e0:	4b07      	ldr	r3, [pc, #28]	; (800f100 <prvCheckForValidListAndQueue+0x60>)
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d005      	beq.n	800f0f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f0e8:	4b05      	ldr	r3, [pc, #20]	; (800f100 <prvCheckForValidListAndQueue+0x60>)
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	490b      	ldr	r1, [pc, #44]	; (800f11c <prvCheckForValidListAndQueue+0x7c>)
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	f7fe fd42 	bl	800db78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f0f4:	f000 f96e 	bl	800f3d4 <vPortExitCritical>
}
 800f0f8:	bf00      	nop
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	bd80      	pop	{r7, pc}
 800f0fe:	bf00      	nop
 800f100:	200019d8 	.word	0x200019d8
 800f104:	200019a8 	.word	0x200019a8
 800f108:	200019bc 	.word	0x200019bc
 800f10c:	200019d0 	.word	0x200019d0
 800f110:	200019d4 	.word	0x200019d4
 800f114:	20001a84 	.word	0x20001a84
 800f118:	200019e4 	.word	0x200019e4
 800f11c:	08012fb0 	.word	0x08012fb0

0800f120 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f120:	b480      	push	{r7}
 800f122:	b085      	sub	sp, #20
 800f124:	af00      	add	r7, sp, #0
 800f126:	60f8      	str	r0, [r7, #12]
 800f128:	60b9      	str	r1, [r7, #8]
 800f12a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	3b04      	subs	r3, #4
 800f130:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f138:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	3b04      	subs	r3, #4
 800f13e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	f023 0201 	bic.w	r2, r3, #1
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	3b04      	subs	r3, #4
 800f14e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f150:	4a0c      	ldr	r2, [pc, #48]	; (800f184 <pxPortInitialiseStack+0x64>)
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	3b14      	subs	r3, #20
 800f15a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f15c:	687a      	ldr	r2, [r7, #4]
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	3b04      	subs	r3, #4
 800f166:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	f06f 0202 	mvn.w	r2, #2
 800f16e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	3b20      	subs	r3, #32
 800f174:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f176:	68fb      	ldr	r3, [r7, #12]
}
 800f178:	4618      	mov	r0, r3
 800f17a:	3714      	adds	r7, #20
 800f17c:	46bd      	mov	sp, r7
 800f17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f182:	4770      	bx	lr
 800f184:	0800f189 	.word	0x0800f189

0800f188 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f188:	b480      	push	{r7}
 800f18a:	b085      	sub	sp, #20
 800f18c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f18e:	2300      	movs	r3, #0
 800f190:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f192:	4b12      	ldr	r3, [pc, #72]	; (800f1dc <prvTaskExitError+0x54>)
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f19a:	d00a      	beq.n	800f1b2 <prvTaskExitError+0x2a>
	__asm volatile
 800f19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1a0:	f383 8811 	msr	BASEPRI, r3
 800f1a4:	f3bf 8f6f 	isb	sy
 800f1a8:	f3bf 8f4f 	dsb	sy
 800f1ac:	60fb      	str	r3, [r7, #12]
}
 800f1ae:	bf00      	nop
 800f1b0:	e7fe      	b.n	800f1b0 <prvTaskExitError+0x28>
	__asm volatile
 800f1b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1b6:	f383 8811 	msr	BASEPRI, r3
 800f1ba:	f3bf 8f6f 	isb	sy
 800f1be:	f3bf 8f4f 	dsb	sy
 800f1c2:	60bb      	str	r3, [r7, #8]
}
 800f1c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f1c6:	bf00      	nop
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d0fc      	beq.n	800f1c8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f1ce:	bf00      	nop
 800f1d0:	bf00      	nop
 800f1d2:	3714      	adds	r7, #20
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1da:	4770      	bx	lr
 800f1dc:	20000014 	.word	0x20000014

0800f1e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f1e0:	4b07      	ldr	r3, [pc, #28]	; (800f200 <pxCurrentTCBConst2>)
 800f1e2:	6819      	ldr	r1, [r3, #0]
 800f1e4:	6808      	ldr	r0, [r1, #0]
 800f1e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1ea:	f380 8809 	msr	PSP, r0
 800f1ee:	f3bf 8f6f 	isb	sy
 800f1f2:	f04f 0000 	mov.w	r0, #0
 800f1f6:	f380 8811 	msr	BASEPRI, r0
 800f1fa:	4770      	bx	lr
 800f1fc:	f3af 8000 	nop.w

0800f200 <pxCurrentTCBConst2>:
 800f200:	200014a8 	.word	0x200014a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f204:	bf00      	nop
 800f206:	bf00      	nop

0800f208 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f208:	4808      	ldr	r0, [pc, #32]	; (800f22c <prvPortStartFirstTask+0x24>)
 800f20a:	6800      	ldr	r0, [r0, #0]
 800f20c:	6800      	ldr	r0, [r0, #0]
 800f20e:	f380 8808 	msr	MSP, r0
 800f212:	f04f 0000 	mov.w	r0, #0
 800f216:	f380 8814 	msr	CONTROL, r0
 800f21a:	b662      	cpsie	i
 800f21c:	b661      	cpsie	f
 800f21e:	f3bf 8f4f 	dsb	sy
 800f222:	f3bf 8f6f 	isb	sy
 800f226:	df00      	svc	0
 800f228:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f22a:	bf00      	nop
 800f22c:	e000ed08 	.word	0xe000ed08

0800f230 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b086      	sub	sp, #24
 800f234:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f236:	4b46      	ldr	r3, [pc, #280]	; (800f350 <xPortStartScheduler+0x120>)
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	4a46      	ldr	r2, [pc, #280]	; (800f354 <xPortStartScheduler+0x124>)
 800f23c:	4293      	cmp	r3, r2
 800f23e:	d10a      	bne.n	800f256 <xPortStartScheduler+0x26>
	__asm volatile
 800f240:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f244:	f383 8811 	msr	BASEPRI, r3
 800f248:	f3bf 8f6f 	isb	sy
 800f24c:	f3bf 8f4f 	dsb	sy
 800f250:	613b      	str	r3, [r7, #16]
}
 800f252:	bf00      	nop
 800f254:	e7fe      	b.n	800f254 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f256:	4b3e      	ldr	r3, [pc, #248]	; (800f350 <xPortStartScheduler+0x120>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	4a3f      	ldr	r2, [pc, #252]	; (800f358 <xPortStartScheduler+0x128>)
 800f25c:	4293      	cmp	r3, r2
 800f25e:	d10a      	bne.n	800f276 <xPortStartScheduler+0x46>
	__asm volatile
 800f260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f264:	f383 8811 	msr	BASEPRI, r3
 800f268:	f3bf 8f6f 	isb	sy
 800f26c:	f3bf 8f4f 	dsb	sy
 800f270:	60fb      	str	r3, [r7, #12]
}
 800f272:	bf00      	nop
 800f274:	e7fe      	b.n	800f274 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f276:	4b39      	ldr	r3, [pc, #228]	; (800f35c <xPortStartScheduler+0x12c>)
 800f278:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	b2db      	uxtb	r3, r3
 800f280:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f282:	697b      	ldr	r3, [r7, #20]
 800f284:	22ff      	movs	r2, #255	; 0xff
 800f286:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f288:	697b      	ldr	r3, [r7, #20]
 800f28a:	781b      	ldrb	r3, [r3, #0]
 800f28c:	b2db      	uxtb	r3, r3
 800f28e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f290:	78fb      	ldrb	r3, [r7, #3]
 800f292:	b2db      	uxtb	r3, r3
 800f294:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f298:	b2da      	uxtb	r2, r3
 800f29a:	4b31      	ldr	r3, [pc, #196]	; (800f360 <xPortStartScheduler+0x130>)
 800f29c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f29e:	4b31      	ldr	r3, [pc, #196]	; (800f364 <xPortStartScheduler+0x134>)
 800f2a0:	2207      	movs	r2, #7
 800f2a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f2a4:	e009      	b.n	800f2ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f2a6:	4b2f      	ldr	r3, [pc, #188]	; (800f364 <xPortStartScheduler+0x134>)
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	3b01      	subs	r3, #1
 800f2ac:	4a2d      	ldr	r2, [pc, #180]	; (800f364 <xPortStartScheduler+0x134>)
 800f2ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f2b0:	78fb      	ldrb	r3, [r7, #3]
 800f2b2:	b2db      	uxtb	r3, r3
 800f2b4:	005b      	lsls	r3, r3, #1
 800f2b6:	b2db      	uxtb	r3, r3
 800f2b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f2ba:	78fb      	ldrb	r3, [r7, #3]
 800f2bc:	b2db      	uxtb	r3, r3
 800f2be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2c2:	2b80      	cmp	r3, #128	; 0x80
 800f2c4:	d0ef      	beq.n	800f2a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f2c6:	4b27      	ldr	r3, [pc, #156]	; (800f364 <xPortStartScheduler+0x134>)
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	f1c3 0307 	rsb	r3, r3, #7
 800f2ce:	2b04      	cmp	r3, #4
 800f2d0:	d00a      	beq.n	800f2e8 <xPortStartScheduler+0xb8>
	__asm volatile
 800f2d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2d6:	f383 8811 	msr	BASEPRI, r3
 800f2da:	f3bf 8f6f 	isb	sy
 800f2de:	f3bf 8f4f 	dsb	sy
 800f2e2:	60bb      	str	r3, [r7, #8]
}
 800f2e4:	bf00      	nop
 800f2e6:	e7fe      	b.n	800f2e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f2e8:	4b1e      	ldr	r3, [pc, #120]	; (800f364 <xPortStartScheduler+0x134>)
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	021b      	lsls	r3, r3, #8
 800f2ee:	4a1d      	ldr	r2, [pc, #116]	; (800f364 <xPortStartScheduler+0x134>)
 800f2f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f2f2:	4b1c      	ldr	r3, [pc, #112]	; (800f364 <xPortStartScheduler+0x134>)
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f2fa:	4a1a      	ldr	r2, [pc, #104]	; (800f364 <xPortStartScheduler+0x134>)
 800f2fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	b2da      	uxtb	r2, r3
 800f302:	697b      	ldr	r3, [r7, #20]
 800f304:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f306:	4b18      	ldr	r3, [pc, #96]	; (800f368 <xPortStartScheduler+0x138>)
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	4a17      	ldr	r2, [pc, #92]	; (800f368 <xPortStartScheduler+0x138>)
 800f30c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f310:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f312:	4b15      	ldr	r3, [pc, #84]	; (800f368 <xPortStartScheduler+0x138>)
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	4a14      	ldr	r2, [pc, #80]	; (800f368 <xPortStartScheduler+0x138>)
 800f318:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f31c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f31e:	f000 f8dd 	bl	800f4dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f322:	4b12      	ldr	r3, [pc, #72]	; (800f36c <xPortStartScheduler+0x13c>)
 800f324:	2200      	movs	r2, #0
 800f326:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f328:	f000 f8fc 	bl	800f524 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f32c:	4b10      	ldr	r3, [pc, #64]	; (800f370 <xPortStartScheduler+0x140>)
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	4a0f      	ldr	r2, [pc, #60]	; (800f370 <xPortStartScheduler+0x140>)
 800f332:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f336:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f338:	f7ff ff66 	bl	800f208 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f33c:	f7ff f84c 	bl	800e3d8 <vTaskSwitchContext>
	prvTaskExitError();
 800f340:	f7ff ff22 	bl	800f188 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f344:	2300      	movs	r3, #0
}
 800f346:	4618      	mov	r0, r3
 800f348:	3718      	adds	r7, #24
 800f34a:	46bd      	mov	sp, r7
 800f34c:	bd80      	pop	{r7, pc}
 800f34e:	bf00      	nop
 800f350:	e000ed00 	.word	0xe000ed00
 800f354:	410fc271 	.word	0x410fc271
 800f358:	410fc270 	.word	0x410fc270
 800f35c:	e000e400 	.word	0xe000e400
 800f360:	20001ad4 	.word	0x20001ad4
 800f364:	20001ad8 	.word	0x20001ad8
 800f368:	e000ed20 	.word	0xe000ed20
 800f36c:	20000014 	.word	0x20000014
 800f370:	e000ef34 	.word	0xe000ef34

0800f374 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f374:	b480      	push	{r7}
 800f376:	b083      	sub	sp, #12
 800f378:	af00      	add	r7, sp, #0
	__asm volatile
 800f37a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f37e:	f383 8811 	msr	BASEPRI, r3
 800f382:	f3bf 8f6f 	isb	sy
 800f386:	f3bf 8f4f 	dsb	sy
 800f38a:	607b      	str	r3, [r7, #4]
}
 800f38c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f38e:	4b0f      	ldr	r3, [pc, #60]	; (800f3cc <vPortEnterCritical+0x58>)
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	3301      	adds	r3, #1
 800f394:	4a0d      	ldr	r2, [pc, #52]	; (800f3cc <vPortEnterCritical+0x58>)
 800f396:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f398:	4b0c      	ldr	r3, [pc, #48]	; (800f3cc <vPortEnterCritical+0x58>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	2b01      	cmp	r3, #1
 800f39e:	d10f      	bne.n	800f3c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f3a0:	4b0b      	ldr	r3, [pc, #44]	; (800f3d0 <vPortEnterCritical+0x5c>)
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	b2db      	uxtb	r3, r3
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d00a      	beq.n	800f3c0 <vPortEnterCritical+0x4c>
	__asm volatile
 800f3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3ae:	f383 8811 	msr	BASEPRI, r3
 800f3b2:	f3bf 8f6f 	isb	sy
 800f3b6:	f3bf 8f4f 	dsb	sy
 800f3ba:	603b      	str	r3, [r7, #0]
}
 800f3bc:	bf00      	nop
 800f3be:	e7fe      	b.n	800f3be <vPortEnterCritical+0x4a>
	}
}
 800f3c0:	bf00      	nop
 800f3c2:	370c      	adds	r7, #12
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ca:	4770      	bx	lr
 800f3cc:	20000014 	.word	0x20000014
 800f3d0:	e000ed04 	.word	0xe000ed04

0800f3d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f3d4:	b480      	push	{r7}
 800f3d6:	b083      	sub	sp, #12
 800f3d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f3da:	4b12      	ldr	r3, [pc, #72]	; (800f424 <vPortExitCritical+0x50>)
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d10a      	bne.n	800f3f8 <vPortExitCritical+0x24>
	__asm volatile
 800f3e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3e6:	f383 8811 	msr	BASEPRI, r3
 800f3ea:	f3bf 8f6f 	isb	sy
 800f3ee:	f3bf 8f4f 	dsb	sy
 800f3f2:	607b      	str	r3, [r7, #4]
}
 800f3f4:	bf00      	nop
 800f3f6:	e7fe      	b.n	800f3f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f3f8:	4b0a      	ldr	r3, [pc, #40]	; (800f424 <vPortExitCritical+0x50>)
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	3b01      	subs	r3, #1
 800f3fe:	4a09      	ldr	r2, [pc, #36]	; (800f424 <vPortExitCritical+0x50>)
 800f400:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f402:	4b08      	ldr	r3, [pc, #32]	; (800f424 <vPortExitCritical+0x50>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d105      	bne.n	800f416 <vPortExitCritical+0x42>
 800f40a:	2300      	movs	r3, #0
 800f40c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	f383 8811 	msr	BASEPRI, r3
}
 800f414:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f416:	bf00      	nop
 800f418:	370c      	adds	r7, #12
 800f41a:	46bd      	mov	sp, r7
 800f41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f420:	4770      	bx	lr
 800f422:	bf00      	nop
 800f424:	20000014 	.word	0x20000014
	...

0800f430 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f430:	f3ef 8009 	mrs	r0, PSP
 800f434:	f3bf 8f6f 	isb	sy
 800f438:	4b15      	ldr	r3, [pc, #84]	; (800f490 <pxCurrentTCBConst>)
 800f43a:	681a      	ldr	r2, [r3, #0]
 800f43c:	f01e 0f10 	tst.w	lr, #16
 800f440:	bf08      	it	eq
 800f442:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f446:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f44a:	6010      	str	r0, [r2, #0]
 800f44c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f450:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f454:	f380 8811 	msr	BASEPRI, r0
 800f458:	f3bf 8f4f 	dsb	sy
 800f45c:	f3bf 8f6f 	isb	sy
 800f460:	f7fe ffba 	bl	800e3d8 <vTaskSwitchContext>
 800f464:	f04f 0000 	mov.w	r0, #0
 800f468:	f380 8811 	msr	BASEPRI, r0
 800f46c:	bc09      	pop	{r0, r3}
 800f46e:	6819      	ldr	r1, [r3, #0]
 800f470:	6808      	ldr	r0, [r1, #0]
 800f472:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f476:	f01e 0f10 	tst.w	lr, #16
 800f47a:	bf08      	it	eq
 800f47c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f480:	f380 8809 	msr	PSP, r0
 800f484:	f3bf 8f6f 	isb	sy
 800f488:	4770      	bx	lr
 800f48a:	bf00      	nop
 800f48c:	f3af 8000 	nop.w

0800f490 <pxCurrentTCBConst>:
 800f490:	200014a8 	.word	0x200014a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f494:	bf00      	nop
 800f496:	bf00      	nop

0800f498 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b082      	sub	sp, #8
 800f49c:	af00      	add	r7, sp, #0
	__asm volatile
 800f49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4a2:	f383 8811 	msr	BASEPRI, r3
 800f4a6:	f3bf 8f6f 	isb	sy
 800f4aa:	f3bf 8f4f 	dsb	sy
 800f4ae:	607b      	str	r3, [r7, #4]
}
 800f4b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f4b2:	f7fe fed7 	bl	800e264 <xTaskIncrementTick>
 800f4b6:	4603      	mov	r3, r0
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d003      	beq.n	800f4c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f4bc:	4b06      	ldr	r3, [pc, #24]	; (800f4d8 <xPortSysTickHandler+0x40>)
 800f4be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f4c2:	601a      	str	r2, [r3, #0]
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	f383 8811 	msr	BASEPRI, r3
}
 800f4ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f4d0:	bf00      	nop
 800f4d2:	3708      	adds	r7, #8
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bd80      	pop	{r7, pc}
 800f4d8:	e000ed04 	.word	0xe000ed04

0800f4dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f4dc:	b480      	push	{r7}
 800f4de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f4e0:	4b0b      	ldr	r3, [pc, #44]	; (800f510 <vPortSetupTimerInterrupt+0x34>)
 800f4e2:	2200      	movs	r2, #0
 800f4e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f4e6:	4b0b      	ldr	r3, [pc, #44]	; (800f514 <vPortSetupTimerInterrupt+0x38>)
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f4ec:	4b0a      	ldr	r3, [pc, #40]	; (800f518 <vPortSetupTimerInterrupt+0x3c>)
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	4a0a      	ldr	r2, [pc, #40]	; (800f51c <vPortSetupTimerInterrupt+0x40>)
 800f4f2:	fba2 2303 	umull	r2, r3, r2, r3
 800f4f6:	099b      	lsrs	r3, r3, #6
 800f4f8:	4a09      	ldr	r2, [pc, #36]	; (800f520 <vPortSetupTimerInterrupt+0x44>)
 800f4fa:	3b01      	subs	r3, #1
 800f4fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f4fe:	4b04      	ldr	r3, [pc, #16]	; (800f510 <vPortSetupTimerInterrupt+0x34>)
 800f500:	2207      	movs	r2, #7
 800f502:	601a      	str	r2, [r3, #0]
}
 800f504:	bf00      	nop
 800f506:	46bd      	mov	sp, r7
 800f508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50c:	4770      	bx	lr
 800f50e:	bf00      	nop
 800f510:	e000e010 	.word	0xe000e010
 800f514:	e000e018 	.word	0xe000e018
 800f518:	20000008 	.word	0x20000008
 800f51c:	10624dd3 	.word	0x10624dd3
 800f520:	e000e014 	.word	0xe000e014

0800f524 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f524:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f534 <vPortEnableVFP+0x10>
 800f528:	6801      	ldr	r1, [r0, #0]
 800f52a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f52e:	6001      	str	r1, [r0, #0]
 800f530:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f532:	bf00      	nop
 800f534:	e000ed88 	.word	0xe000ed88

0800f538 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f538:	b480      	push	{r7}
 800f53a:	b085      	sub	sp, #20
 800f53c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f53e:	f3ef 8305 	mrs	r3, IPSR
 800f542:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	2b0f      	cmp	r3, #15
 800f548:	d914      	bls.n	800f574 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f54a:	4a17      	ldr	r2, [pc, #92]	; (800f5a8 <vPortValidateInterruptPriority+0x70>)
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	4413      	add	r3, r2
 800f550:	781b      	ldrb	r3, [r3, #0]
 800f552:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f554:	4b15      	ldr	r3, [pc, #84]	; (800f5ac <vPortValidateInterruptPriority+0x74>)
 800f556:	781b      	ldrb	r3, [r3, #0]
 800f558:	7afa      	ldrb	r2, [r7, #11]
 800f55a:	429a      	cmp	r2, r3
 800f55c:	d20a      	bcs.n	800f574 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f562:	f383 8811 	msr	BASEPRI, r3
 800f566:	f3bf 8f6f 	isb	sy
 800f56a:	f3bf 8f4f 	dsb	sy
 800f56e:	607b      	str	r3, [r7, #4]
}
 800f570:	bf00      	nop
 800f572:	e7fe      	b.n	800f572 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f574:	4b0e      	ldr	r3, [pc, #56]	; (800f5b0 <vPortValidateInterruptPriority+0x78>)
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f57c:	4b0d      	ldr	r3, [pc, #52]	; (800f5b4 <vPortValidateInterruptPriority+0x7c>)
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	429a      	cmp	r2, r3
 800f582:	d90a      	bls.n	800f59a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f588:	f383 8811 	msr	BASEPRI, r3
 800f58c:	f3bf 8f6f 	isb	sy
 800f590:	f3bf 8f4f 	dsb	sy
 800f594:	603b      	str	r3, [r7, #0]
}
 800f596:	bf00      	nop
 800f598:	e7fe      	b.n	800f598 <vPortValidateInterruptPriority+0x60>
	}
 800f59a:	bf00      	nop
 800f59c:	3714      	adds	r7, #20
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a4:	4770      	bx	lr
 800f5a6:	bf00      	nop
 800f5a8:	e000e3f0 	.word	0xe000e3f0
 800f5ac:	20001ad4 	.word	0x20001ad4
 800f5b0:	e000ed0c 	.word	0xe000ed0c
 800f5b4:	20001ad8 	.word	0x20001ad8

0800f5b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b08a      	sub	sp, #40	; 0x28
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f5c4:	f7fe fd92 	bl	800e0ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f5c8:	4b5b      	ldr	r3, [pc, #364]	; (800f738 <pvPortMalloc+0x180>)
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d101      	bne.n	800f5d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f5d0:	f000 f920 	bl	800f814 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f5d4:	4b59      	ldr	r3, [pc, #356]	; (800f73c <pvPortMalloc+0x184>)
 800f5d6:	681a      	ldr	r2, [r3, #0]
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	4013      	ands	r3, r2
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	f040 8093 	bne.w	800f708 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d01d      	beq.n	800f624 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f5e8:	2208      	movs	r2, #8
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	4413      	add	r3, r2
 800f5ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f003 0307 	and.w	r3, r3, #7
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d014      	beq.n	800f624 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	f023 0307 	bic.w	r3, r3, #7
 800f600:	3308      	adds	r3, #8
 800f602:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	f003 0307 	and.w	r3, r3, #7
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d00a      	beq.n	800f624 <pvPortMalloc+0x6c>
	__asm volatile
 800f60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f612:	f383 8811 	msr	BASEPRI, r3
 800f616:	f3bf 8f6f 	isb	sy
 800f61a:	f3bf 8f4f 	dsb	sy
 800f61e:	617b      	str	r3, [r7, #20]
}
 800f620:	bf00      	nop
 800f622:	e7fe      	b.n	800f622 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	2b00      	cmp	r3, #0
 800f628:	d06e      	beq.n	800f708 <pvPortMalloc+0x150>
 800f62a:	4b45      	ldr	r3, [pc, #276]	; (800f740 <pvPortMalloc+0x188>)
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	687a      	ldr	r2, [r7, #4]
 800f630:	429a      	cmp	r2, r3
 800f632:	d869      	bhi.n	800f708 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f634:	4b43      	ldr	r3, [pc, #268]	; (800f744 <pvPortMalloc+0x18c>)
 800f636:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f638:	4b42      	ldr	r3, [pc, #264]	; (800f744 <pvPortMalloc+0x18c>)
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f63e:	e004      	b.n	800f64a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f642:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f64c:	685b      	ldr	r3, [r3, #4]
 800f64e:	687a      	ldr	r2, [r7, #4]
 800f650:	429a      	cmp	r2, r3
 800f652:	d903      	bls.n	800f65c <pvPortMalloc+0xa4>
 800f654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d1f1      	bne.n	800f640 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f65c:	4b36      	ldr	r3, [pc, #216]	; (800f738 <pvPortMalloc+0x180>)
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f662:	429a      	cmp	r2, r3
 800f664:	d050      	beq.n	800f708 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f666:	6a3b      	ldr	r3, [r7, #32]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	2208      	movs	r2, #8
 800f66c:	4413      	add	r3, r2
 800f66e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f672:	681a      	ldr	r2, [r3, #0]
 800f674:	6a3b      	ldr	r3, [r7, #32]
 800f676:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f67a:	685a      	ldr	r2, [r3, #4]
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	1ad2      	subs	r2, r2, r3
 800f680:	2308      	movs	r3, #8
 800f682:	005b      	lsls	r3, r3, #1
 800f684:	429a      	cmp	r2, r3
 800f686:	d91f      	bls.n	800f6c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	4413      	add	r3, r2
 800f68e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f690:	69bb      	ldr	r3, [r7, #24]
 800f692:	f003 0307 	and.w	r3, r3, #7
 800f696:	2b00      	cmp	r3, #0
 800f698:	d00a      	beq.n	800f6b0 <pvPortMalloc+0xf8>
	__asm volatile
 800f69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f69e:	f383 8811 	msr	BASEPRI, r3
 800f6a2:	f3bf 8f6f 	isb	sy
 800f6a6:	f3bf 8f4f 	dsb	sy
 800f6aa:	613b      	str	r3, [r7, #16]
}
 800f6ac:	bf00      	nop
 800f6ae:	e7fe      	b.n	800f6ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6b2:	685a      	ldr	r2, [r3, #4]
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	1ad2      	subs	r2, r2, r3
 800f6b8:	69bb      	ldr	r3, [r7, #24]
 800f6ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6be:	687a      	ldr	r2, [r7, #4]
 800f6c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f6c2:	69b8      	ldr	r0, [r7, #24]
 800f6c4:	f000 f908 	bl	800f8d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f6c8:	4b1d      	ldr	r3, [pc, #116]	; (800f740 <pvPortMalloc+0x188>)
 800f6ca:	681a      	ldr	r2, [r3, #0]
 800f6cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6ce:	685b      	ldr	r3, [r3, #4]
 800f6d0:	1ad3      	subs	r3, r2, r3
 800f6d2:	4a1b      	ldr	r2, [pc, #108]	; (800f740 <pvPortMalloc+0x188>)
 800f6d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f6d6:	4b1a      	ldr	r3, [pc, #104]	; (800f740 <pvPortMalloc+0x188>)
 800f6d8:	681a      	ldr	r2, [r3, #0]
 800f6da:	4b1b      	ldr	r3, [pc, #108]	; (800f748 <pvPortMalloc+0x190>)
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	429a      	cmp	r2, r3
 800f6e0:	d203      	bcs.n	800f6ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f6e2:	4b17      	ldr	r3, [pc, #92]	; (800f740 <pvPortMalloc+0x188>)
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	4a18      	ldr	r2, [pc, #96]	; (800f748 <pvPortMalloc+0x190>)
 800f6e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6ec:	685a      	ldr	r2, [r3, #4]
 800f6ee:	4b13      	ldr	r3, [pc, #76]	; (800f73c <pvPortMalloc+0x184>)
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	431a      	orrs	r2, r3
 800f6f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f6fe:	4b13      	ldr	r3, [pc, #76]	; (800f74c <pvPortMalloc+0x194>)
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	3301      	adds	r3, #1
 800f704:	4a11      	ldr	r2, [pc, #68]	; (800f74c <pvPortMalloc+0x194>)
 800f706:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f708:	f7fe fcfe 	bl	800e108 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f70c:	69fb      	ldr	r3, [r7, #28]
 800f70e:	f003 0307 	and.w	r3, r3, #7
 800f712:	2b00      	cmp	r3, #0
 800f714:	d00a      	beq.n	800f72c <pvPortMalloc+0x174>
	__asm volatile
 800f716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f71a:	f383 8811 	msr	BASEPRI, r3
 800f71e:	f3bf 8f6f 	isb	sy
 800f722:	f3bf 8f4f 	dsb	sy
 800f726:	60fb      	str	r3, [r7, #12]
}
 800f728:	bf00      	nop
 800f72a:	e7fe      	b.n	800f72a <pvPortMalloc+0x172>
	return pvReturn;
 800f72c:	69fb      	ldr	r3, [r7, #28]
}
 800f72e:	4618      	mov	r0, r3
 800f730:	3728      	adds	r7, #40	; 0x28
 800f732:	46bd      	mov	sp, r7
 800f734:	bd80      	pop	{r7, pc}
 800f736:	bf00      	nop
 800f738:	200056e4 	.word	0x200056e4
 800f73c:	200056f8 	.word	0x200056f8
 800f740:	200056e8 	.word	0x200056e8
 800f744:	200056dc 	.word	0x200056dc
 800f748:	200056ec 	.word	0x200056ec
 800f74c:	200056f0 	.word	0x200056f0

0800f750 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f750:	b580      	push	{r7, lr}
 800f752:	b086      	sub	sp, #24
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d04d      	beq.n	800f7fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f762:	2308      	movs	r3, #8
 800f764:	425b      	negs	r3, r3
 800f766:	697a      	ldr	r2, [r7, #20]
 800f768:	4413      	add	r3, r2
 800f76a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f76c:	697b      	ldr	r3, [r7, #20]
 800f76e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f770:	693b      	ldr	r3, [r7, #16]
 800f772:	685a      	ldr	r2, [r3, #4]
 800f774:	4b24      	ldr	r3, [pc, #144]	; (800f808 <vPortFree+0xb8>)
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	4013      	ands	r3, r2
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d10a      	bne.n	800f794 <vPortFree+0x44>
	__asm volatile
 800f77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f782:	f383 8811 	msr	BASEPRI, r3
 800f786:	f3bf 8f6f 	isb	sy
 800f78a:	f3bf 8f4f 	dsb	sy
 800f78e:	60fb      	str	r3, [r7, #12]
}
 800f790:	bf00      	nop
 800f792:	e7fe      	b.n	800f792 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f794:	693b      	ldr	r3, [r7, #16]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d00a      	beq.n	800f7b2 <vPortFree+0x62>
	__asm volatile
 800f79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7a0:	f383 8811 	msr	BASEPRI, r3
 800f7a4:	f3bf 8f6f 	isb	sy
 800f7a8:	f3bf 8f4f 	dsb	sy
 800f7ac:	60bb      	str	r3, [r7, #8]
}
 800f7ae:	bf00      	nop
 800f7b0:	e7fe      	b.n	800f7b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	685a      	ldr	r2, [r3, #4]
 800f7b6:	4b14      	ldr	r3, [pc, #80]	; (800f808 <vPortFree+0xb8>)
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	4013      	ands	r3, r2
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d01e      	beq.n	800f7fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f7c0:	693b      	ldr	r3, [r7, #16]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d11a      	bne.n	800f7fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f7c8:	693b      	ldr	r3, [r7, #16]
 800f7ca:	685a      	ldr	r2, [r3, #4]
 800f7cc:	4b0e      	ldr	r3, [pc, #56]	; (800f808 <vPortFree+0xb8>)
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	43db      	mvns	r3, r3
 800f7d2:	401a      	ands	r2, r3
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f7d8:	f7fe fc88 	bl	800e0ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f7dc:	693b      	ldr	r3, [r7, #16]
 800f7de:	685a      	ldr	r2, [r3, #4]
 800f7e0:	4b0a      	ldr	r3, [pc, #40]	; (800f80c <vPortFree+0xbc>)
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	4413      	add	r3, r2
 800f7e6:	4a09      	ldr	r2, [pc, #36]	; (800f80c <vPortFree+0xbc>)
 800f7e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f7ea:	6938      	ldr	r0, [r7, #16]
 800f7ec:	f000 f874 	bl	800f8d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f7f0:	4b07      	ldr	r3, [pc, #28]	; (800f810 <vPortFree+0xc0>)
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	3301      	adds	r3, #1
 800f7f6:	4a06      	ldr	r2, [pc, #24]	; (800f810 <vPortFree+0xc0>)
 800f7f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f7fa:	f7fe fc85 	bl	800e108 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f7fe:	bf00      	nop
 800f800:	3718      	adds	r7, #24
 800f802:	46bd      	mov	sp, r7
 800f804:	bd80      	pop	{r7, pc}
 800f806:	bf00      	nop
 800f808:	200056f8 	.word	0x200056f8
 800f80c:	200056e8 	.word	0x200056e8
 800f810:	200056f4 	.word	0x200056f4

0800f814 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f814:	b480      	push	{r7}
 800f816:	b085      	sub	sp, #20
 800f818:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f81a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800f81e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f820:	4b27      	ldr	r3, [pc, #156]	; (800f8c0 <prvHeapInit+0xac>)
 800f822:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	f003 0307 	and.w	r3, r3, #7
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d00c      	beq.n	800f848 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	3307      	adds	r3, #7
 800f832:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	f023 0307 	bic.w	r3, r3, #7
 800f83a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f83c:	68ba      	ldr	r2, [r7, #8]
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	1ad3      	subs	r3, r2, r3
 800f842:	4a1f      	ldr	r2, [pc, #124]	; (800f8c0 <prvHeapInit+0xac>)
 800f844:	4413      	add	r3, r2
 800f846:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f84c:	4a1d      	ldr	r2, [pc, #116]	; (800f8c4 <prvHeapInit+0xb0>)
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f852:	4b1c      	ldr	r3, [pc, #112]	; (800f8c4 <prvHeapInit+0xb0>)
 800f854:	2200      	movs	r2, #0
 800f856:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	68ba      	ldr	r2, [r7, #8]
 800f85c:	4413      	add	r3, r2
 800f85e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f860:	2208      	movs	r2, #8
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	1a9b      	subs	r3, r3, r2
 800f866:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	f023 0307 	bic.w	r3, r3, #7
 800f86e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	4a15      	ldr	r2, [pc, #84]	; (800f8c8 <prvHeapInit+0xb4>)
 800f874:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f876:	4b14      	ldr	r3, [pc, #80]	; (800f8c8 <prvHeapInit+0xb4>)
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	2200      	movs	r2, #0
 800f87c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f87e:	4b12      	ldr	r3, [pc, #72]	; (800f8c8 <prvHeapInit+0xb4>)
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	2200      	movs	r2, #0
 800f884:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f88a:	683b      	ldr	r3, [r7, #0]
 800f88c:	68fa      	ldr	r2, [r7, #12]
 800f88e:	1ad2      	subs	r2, r2, r3
 800f890:	683b      	ldr	r3, [r7, #0]
 800f892:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f894:	4b0c      	ldr	r3, [pc, #48]	; (800f8c8 <prvHeapInit+0xb4>)
 800f896:	681a      	ldr	r2, [r3, #0]
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f89c:	683b      	ldr	r3, [r7, #0]
 800f89e:	685b      	ldr	r3, [r3, #4]
 800f8a0:	4a0a      	ldr	r2, [pc, #40]	; (800f8cc <prvHeapInit+0xb8>)
 800f8a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f8a4:	683b      	ldr	r3, [r7, #0]
 800f8a6:	685b      	ldr	r3, [r3, #4]
 800f8a8:	4a09      	ldr	r2, [pc, #36]	; (800f8d0 <prvHeapInit+0xbc>)
 800f8aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f8ac:	4b09      	ldr	r3, [pc, #36]	; (800f8d4 <prvHeapInit+0xc0>)
 800f8ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f8b2:	601a      	str	r2, [r3, #0]
}
 800f8b4:	bf00      	nop
 800f8b6:	3714      	adds	r7, #20
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8be:	4770      	bx	lr
 800f8c0:	20001adc 	.word	0x20001adc
 800f8c4:	200056dc 	.word	0x200056dc
 800f8c8:	200056e4 	.word	0x200056e4
 800f8cc:	200056ec 	.word	0x200056ec
 800f8d0:	200056e8 	.word	0x200056e8
 800f8d4:	200056f8 	.word	0x200056f8

0800f8d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f8d8:	b480      	push	{r7}
 800f8da:	b085      	sub	sp, #20
 800f8dc:	af00      	add	r7, sp, #0
 800f8de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f8e0:	4b28      	ldr	r3, [pc, #160]	; (800f984 <prvInsertBlockIntoFreeList+0xac>)
 800f8e2:	60fb      	str	r3, [r7, #12]
 800f8e4:	e002      	b.n	800f8ec <prvInsertBlockIntoFreeList+0x14>
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	60fb      	str	r3, [r7, #12]
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	687a      	ldr	r2, [r7, #4]
 800f8f2:	429a      	cmp	r2, r3
 800f8f4:	d8f7      	bhi.n	800f8e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	685b      	ldr	r3, [r3, #4]
 800f8fe:	68ba      	ldr	r2, [r7, #8]
 800f900:	4413      	add	r3, r2
 800f902:	687a      	ldr	r2, [r7, #4]
 800f904:	429a      	cmp	r2, r3
 800f906:	d108      	bne.n	800f91a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	685a      	ldr	r2, [r3, #4]
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	685b      	ldr	r3, [r3, #4]
 800f910:	441a      	add	r2, r3
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	685b      	ldr	r3, [r3, #4]
 800f922:	68ba      	ldr	r2, [r7, #8]
 800f924:	441a      	add	r2, r3
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	429a      	cmp	r2, r3
 800f92c:	d118      	bne.n	800f960 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	681a      	ldr	r2, [r3, #0]
 800f932:	4b15      	ldr	r3, [pc, #84]	; (800f988 <prvInsertBlockIntoFreeList+0xb0>)
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	429a      	cmp	r2, r3
 800f938:	d00d      	beq.n	800f956 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	685a      	ldr	r2, [r3, #4]
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	685b      	ldr	r3, [r3, #4]
 800f944:	441a      	add	r2, r3
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	681a      	ldr	r2, [r3, #0]
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	601a      	str	r2, [r3, #0]
 800f954:	e008      	b.n	800f968 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f956:	4b0c      	ldr	r3, [pc, #48]	; (800f988 <prvInsertBlockIntoFreeList+0xb0>)
 800f958:	681a      	ldr	r2, [r3, #0]
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	601a      	str	r2, [r3, #0]
 800f95e:	e003      	b.n	800f968 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	681a      	ldr	r2, [r3, #0]
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f968:	68fa      	ldr	r2, [r7, #12]
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	429a      	cmp	r2, r3
 800f96e:	d002      	beq.n	800f976 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	687a      	ldr	r2, [r7, #4]
 800f974:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f976:	bf00      	nop
 800f978:	3714      	adds	r7, #20
 800f97a:	46bd      	mov	sp, r7
 800f97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f980:	4770      	bx	lr
 800f982:	bf00      	nop
 800f984:	200056dc 	.word	0x200056dc
 800f988:	200056e4 	.word	0x200056e4

0800f98c <__errno>:
 800f98c:	4b01      	ldr	r3, [pc, #4]	; (800f994 <__errno+0x8>)
 800f98e:	6818      	ldr	r0, [r3, #0]
 800f990:	4770      	bx	lr
 800f992:	bf00      	nop
 800f994:	20000018 	.word	0x20000018

0800f998 <std>:
 800f998:	2300      	movs	r3, #0
 800f99a:	b510      	push	{r4, lr}
 800f99c:	4604      	mov	r4, r0
 800f99e:	e9c0 3300 	strd	r3, r3, [r0]
 800f9a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f9a6:	6083      	str	r3, [r0, #8]
 800f9a8:	8181      	strh	r1, [r0, #12]
 800f9aa:	6643      	str	r3, [r0, #100]	; 0x64
 800f9ac:	81c2      	strh	r2, [r0, #14]
 800f9ae:	6183      	str	r3, [r0, #24]
 800f9b0:	4619      	mov	r1, r3
 800f9b2:	2208      	movs	r2, #8
 800f9b4:	305c      	adds	r0, #92	; 0x5c
 800f9b6:	f000 f91a 	bl	800fbee <memset>
 800f9ba:	4b05      	ldr	r3, [pc, #20]	; (800f9d0 <std+0x38>)
 800f9bc:	6263      	str	r3, [r4, #36]	; 0x24
 800f9be:	4b05      	ldr	r3, [pc, #20]	; (800f9d4 <std+0x3c>)
 800f9c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800f9c2:	4b05      	ldr	r3, [pc, #20]	; (800f9d8 <std+0x40>)
 800f9c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f9c6:	4b05      	ldr	r3, [pc, #20]	; (800f9dc <std+0x44>)
 800f9c8:	6224      	str	r4, [r4, #32]
 800f9ca:	6323      	str	r3, [r4, #48]	; 0x30
 800f9cc:	bd10      	pop	{r4, pc}
 800f9ce:	bf00      	nop
 800f9d0:	0801080d 	.word	0x0801080d
 800f9d4:	0801082f 	.word	0x0801082f
 800f9d8:	08010867 	.word	0x08010867
 800f9dc:	0801088b 	.word	0x0801088b

0800f9e0 <_cleanup_r>:
 800f9e0:	4901      	ldr	r1, [pc, #4]	; (800f9e8 <_cleanup_r+0x8>)
 800f9e2:	f000 b8af 	b.w	800fb44 <_fwalk_reent>
 800f9e6:	bf00      	nop
 800f9e8:	08011859 	.word	0x08011859

0800f9ec <__sfmoreglue>:
 800f9ec:	b570      	push	{r4, r5, r6, lr}
 800f9ee:	2268      	movs	r2, #104	; 0x68
 800f9f0:	1e4d      	subs	r5, r1, #1
 800f9f2:	4355      	muls	r5, r2
 800f9f4:	460e      	mov	r6, r1
 800f9f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f9fa:	f000 f921 	bl	800fc40 <_malloc_r>
 800f9fe:	4604      	mov	r4, r0
 800fa00:	b140      	cbz	r0, 800fa14 <__sfmoreglue+0x28>
 800fa02:	2100      	movs	r1, #0
 800fa04:	e9c0 1600 	strd	r1, r6, [r0]
 800fa08:	300c      	adds	r0, #12
 800fa0a:	60a0      	str	r0, [r4, #8]
 800fa0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fa10:	f000 f8ed 	bl	800fbee <memset>
 800fa14:	4620      	mov	r0, r4
 800fa16:	bd70      	pop	{r4, r5, r6, pc}

0800fa18 <__sfp_lock_acquire>:
 800fa18:	4801      	ldr	r0, [pc, #4]	; (800fa20 <__sfp_lock_acquire+0x8>)
 800fa1a:	f000 b8d8 	b.w	800fbce <__retarget_lock_acquire_recursive>
 800fa1e:	bf00      	nop
 800fa20:	200056fd 	.word	0x200056fd

0800fa24 <__sfp_lock_release>:
 800fa24:	4801      	ldr	r0, [pc, #4]	; (800fa2c <__sfp_lock_release+0x8>)
 800fa26:	f000 b8d3 	b.w	800fbd0 <__retarget_lock_release_recursive>
 800fa2a:	bf00      	nop
 800fa2c:	200056fd 	.word	0x200056fd

0800fa30 <__sinit_lock_acquire>:
 800fa30:	4801      	ldr	r0, [pc, #4]	; (800fa38 <__sinit_lock_acquire+0x8>)
 800fa32:	f000 b8cc 	b.w	800fbce <__retarget_lock_acquire_recursive>
 800fa36:	bf00      	nop
 800fa38:	200056fe 	.word	0x200056fe

0800fa3c <__sinit_lock_release>:
 800fa3c:	4801      	ldr	r0, [pc, #4]	; (800fa44 <__sinit_lock_release+0x8>)
 800fa3e:	f000 b8c7 	b.w	800fbd0 <__retarget_lock_release_recursive>
 800fa42:	bf00      	nop
 800fa44:	200056fe 	.word	0x200056fe

0800fa48 <__sinit>:
 800fa48:	b510      	push	{r4, lr}
 800fa4a:	4604      	mov	r4, r0
 800fa4c:	f7ff fff0 	bl	800fa30 <__sinit_lock_acquire>
 800fa50:	69a3      	ldr	r3, [r4, #24]
 800fa52:	b11b      	cbz	r3, 800fa5c <__sinit+0x14>
 800fa54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa58:	f7ff bff0 	b.w	800fa3c <__sinit_lock_release>
 800fa5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fa60:	6523      	str	r3, [r4, #80]	; 0x50
 800fa62:	4b13      	ldr	r3, [pc, #76]	; (800fab0 <__sinit+0x68>)
 800fa64:	4a13      	ldr	r2, [pc, #76]	; (800fab4 <__sinit+0x6c>)
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	62a2      	str	r2, [r4, #40]	; 0x28
 800fa6a:	42a3      	cmp	r3, r4
 800fa6c:	bf04      	itt	eq
 800fa6e:	2301      	moveq	r3, #1
 800fa70:	61a3      	streq	r3, [r4, #24]
 800fa72:	4620      	mov	r0, r4
 800fa74:	f000 f820 	bl	800fab8 <__sfp>
 800fa78:	6060      	str	r0, [r4, #4]
 800fa7a:	4620      	mov	r0, r4
 800fa7c:	f000 f81c 	bl	800fab8 <__sfp>
 800fa80:	60a0      	str	r0, [r4, #8]
 800fa82:	4620      	mov	r0, r4
 800fa84:	f000 f818 	bl	800fab8 <__sfp>
 800fa88:	2200      	movs	r2, #0
 800fa8a:	60e0      	str	r0, [r4, #12]
 800fa8c:	2104      	movs	r1, #4
 800fa8e:	6860      	ldr	r0, [r4, #4]
 800fa90:	f7ff ff82 	bl	800f998 <std>
 800fa94:	68a0      	ldr	r0, [r4, #8]
 800fa96:	2201      	movs	r2, #1
 800fa98:	2109      	movs	r1, #9
 800fa9a:	f7ff ff7d 	bl	800f998 <std>
 800fa9e:	68e0      	ldr	r0, [r4, #12]
 800faa0:	2202      	movs	r2, #2
 800faa2:	2112      	movs	r1, #18
 800faa4:	f7ff ff78 	bl	800f998 <std>
 800faa8:	2301      	movs	r3, #1
 800faaa:	61a3      	str	r3, [r4, #24]
 800faac:	e7d2      	b.n	800fa54 <__sinit+0xc>
 800faae:	bf00      	nop
 800fab0:	080130c8 	.word	0x080130c8
 800fab4:	0800f9e1 	.word	0x0800f9e1

0800fab8 <__sfp>:
 800fab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faba:	4607      	mov	r7, r0
 800fabc:	f7ff ffac 	bl	800fa18 <__sfp_lock_acquire>
 800fac0:	4b1e      	ldr	r3, [pc, #120]	; (800fb3c <__sfp+0x84>)
 800fac2:	681e      	ldr	r6, [r3, #0]
 800fac4:	69b3      	ldr	r3, [r6, #24]
 800fac6:	b913      	cbnz	r3, 800face <__sfp+0x16>
 800fac8:	4630      	mov	r0, r6
 800faca:	f7ff ffbd 	bl	800fa48 <__sinit>
 800face:	3648      	adds	r6, #72	; 0x48
 800fad0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fad4:	3b01      	subs	r3, #1
 800fad6:	d503      	bpl.n	800fae0 <__sfp+0x28>
 800fad8:	6833      	ldr	r3, [r6, #0]
 800fada:	b30b      	cbz	r3, 800fb20 <__sfp+0x68>
 800fadc:	6836      	ldr	r6, [r6, #0]
 800fade:	e7f7      	b.n	800fad0 <__sfp+0x18>
 800fae0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fae4:	b9d5      	cbnz	r5, 800fb1c <__sfp+0x64>
 800fae6:	4b16      	ldr	r3, [pc, #88]	; (800fb40 <__sfp+0x88>)
 800fae8:	60e3      	str	r3, [r4, #12]
 800faea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800faee:	6665      	str	r5, [r4, #100]	; 0x64
 800faf0:	f000 f86c 	bl	800fbcc <__retarget_lock_init_recursive>
 800faf4:	f7ff ff96 	bl	800fa24 <__sfp_lock_release>
 800faf8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fafc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fb00:	6025      	str	r5, [r4, #0]
 800fb02:	61a5      	str	r5, [r4, #24]
 800fb04:	2208      	movs	r2, #8
 800fb06:	4629      	mov	r1, r5
 800fb08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fb0c:	f000 f86f 	bl	800fbee <memset>
 800fb10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fb14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fb18:	4620      	mov	r0, r4
 800fb1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb1c:	3468      	adds	r4, #104	; 0x68
 800fb1e:	e7d9      	b.n	800fad4 <__sfp+0x1c>
 800fb20:	2104      	movs	r1, #4
 800fb22:	4638      	mov	r0, r7
 800fb24:	f7ff ff62 	bl	800f9ec <__sfmoreglue>
 800fb28:	4604      	mov	r4, r0
 800fb2a:	6030      	str	r0, [r6, #0]
 800fb2c:	2800      	cmp	r0, #0
 800fb2e:	d1d5      	bne.n	800fadc <__sfp+0x24>
 800fb30:	f7ff ff78 	bl	800fa24 <__sfp_lock_release>
 800fb34:	230c      	movs	r3, #12
 800fb36:	603b      	str	r3, [r7, #0]
 800fb38:	e7ee      	b.n	800fb18 <__sfp+0x60>
 800fb3a:	bf00      	nop
 800fb3c:	080130c8 	.word	0x080130c8
 800fb40:	ffff0001 	.word	0xffff0001

0800fb44 <_fwalk_reent>:
 800fb44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb48:	4606      	mov	r6, r0
 800fb4a:	4688      	mov	r8, r1
 800fb4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fb50:	2700      	movs	r7, #0
 800fb52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fb56:	f1b9 0901 	subs.w	r9, r9, #1
 800fb5a:	d505      	bpl.n	800fb68 <_fwalk_reent+0x24>
 800fb5c:	6824      	ldr	r4, [r4, #0]
 800fb5e:	2c00      	cmp	r4, #0
 800fb60:	d1f7      	bne.n	800fb52 <_fwalk_reent+0xe>
 800fb62:	4638      	mov	r0, r7
 800fb64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb68:	89ab      	ldrh	r3, [r5, #12]
 800fb6a:	2b01      	cmp	r3, #1
 800fb6c:	d907      	bls.n	800fb7e <_fwalk_reent+0x3a>
 800fb6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fb72:	3301      	adds	r3, #1
 800fb74:	d003      	beq.n	800fb7e <_fwalk_reent+0x3a>
 800fb76:	4629      	mov	r1, r5
 800fb78:	4630      	mov	r0, r6
 800fb7a:	47c0      	blx	r8
 800fb7c:	4307      	orrs	r7, r0
 800fb7e:	3568      	adds	r5, #104	; 0x68
 800fb80:	e7e9      	b.n	800fb56 <_fwalk_reent+0x12>
	...

0800fb84 <__libc_init_array>:
 800fb84:	b570      	push	{r4, r5, r6, lr}
 800fb86:	4d0d      	ldr	r5, [pc, #52]	; (800fbbc <__libc_init_array+0x38>)
 800fb88:	4c0d      	ldr	r4, [pc, #52]	; (800fbc0 <__libc_init_array+0x3c>)
 800fb8a:	1b64      	subs	r4, r4, r5
 800fb8c:	10a4      	asrs	r4, r4, #2
 800fb8e:	2600      	movs	r6, #0
 800fb90:	42a6      	cmp	r6, r4
 800fb92:	d109      	bne.n	800fba8 <__libc_init_array+0x24>
 800fb94:	4d0b      	ldr	r5, [pc, #44]	; (800fbc4 <__libc_init_array+0x40>)
 800fb96:	4c0c      	ldr	r4, [pc, #48]	; (800fbc8 <__libc_init_array+0x44>)
 800fb98:	f002 fd38 	bl	801260c <_init>
 800fb9c:	1b64      	subs	r4, r4, r5
 800fb9e:	10a4      	asrs	r4, r4, #2
 800fba0:	2600      	movs	r6, #0
 800fba2:	42a6      	cmp	r6, r4
 800fba4:	d105      	bne.n	800fbb2 <__libc_init_array+0x2e>
 800fba6:	bd70      	pop	{r4, r5, r6, pc}
 800fba8:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbac:	4798      	blx	r3
 800fbae:	3601      	adds	r6, #1
 800fbb0:	e7ee      	b.n	800fb90 <__libc_init_array+0xc>
 800fbb2:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbb6:	4798      	blx	r3
 800fbb8:	3601      	adds	r6, #1
 800fbba:	e7f2      	b.n	800fba2 <__libc_init_array+0x1e>
 800fbbc:	0801344c 	.word	0x0801344c
 800fbc0:	0801344c 	.word	0x0801344c
 800fbc4:	0801344c 	.word	0x0801344c
 800fbc8:	08013450 	.word	0x08013450

0800fbcc <__retarget_lock_init_recursive>:
 800fbcc:	4770      	bx	lr

0800fbce <__retarget_lock_acquire_recursive>:
 800fbce:	4770      	bx	lr

0800fbd0 <__retarget_lock_release_recursive>:
 800fbd0:	4770      	bx	lr

0800fbd2 <memcpy>:
 800fbd2:	440a      	add	r2, r1
 800fbd4:	4291      	cmp	r1, r2
 800fbd6:	f100 33ff 	add.w	r3, r0, #4294967295
 800fbda:	d100      	bne.n	800fbde <memcpy+0xc>
 800fbdc:	4770      	bx	lr
 800fbde:	b510      	push	{r4, lr}
 800fbe0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fbe4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fbe8:	4291      	cmp	r1, r2
 800fbea:	d1f9      	bne.n	800fbe0 <memcpy+0xe>
 800fbec:	bd10      	pop	{r4, pc}

0800fbee <memset>:
 800fbee:	4402      	add	r2, r0
 800fbf0:	4603      	mov	r3, r0
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d100      	bne.n	800fbf8 <memset+0xa>
 800fbf6:	4770      	bx	lr
 800fbf8:	f803 1b01 	strb.w	r1, [r3], #1
 800fbfc:	e7f9      	b.n	800fbf2 <memset+0x4>
	...

0800fc00 <sbrk_aligned>:
 800fc00:	b570      	push	{r4, r5, r6, lr}
 800fc02:	4e0e      	ldr	r6, [pc, #56]	; (800fc3c <sbrk_aligned+0x3c>)
 800fc04:	460c      	mov	r4, r1
 800fc06:	6831      	ldr	r1, [r6, #0]
 800fc08:	4605      	mov	r5, r0
 800fc0a:	b911      	cbnz	r1, 800fc12 <sbrk_aligned+0x12>
 800fc0c:	f000 fdee 	bl	80107ec <_sbrk_r>
 800fc10:	6030      	str	r0, [r6, #0]
 800fc12:	4621      	mov	r1, r4
 800fc14:	4628      	mov	r0, r5
 800fc16:	f000 fde9 	bl	80107ec <_sbrk_r>
 800fc1a:	1c43      	adds	r3, r0, #1
 800fc1c:	d00a      	beq.n	800fc34 <sbrk_aligned+0x34>
 800fc1e:	1cc4      	adds	r4, r0, #3
 800fc20:	f024 0403 	bic.w	r4, r4, #3
 800fc24:	42a0      	cmp	r0, r4
 800fc26:	d007      	beq.n	800fc38 <sbrk_aligned+0x38>
 800fc28:	1a21      	subs	r1, r4, r0
 800fc2a:	4628      	mov	r0, r5
 800fc2c:	f000 fdde 	bl	80107ec <_sbrk_r>
 800fc30:	3001      	adds	r0, #1
 800fc32:	d101      	bne.n	800fc38 <sbrk_aligned+0x38>
 800fc34:	f04f 34ff 	mov.w	r4, #4294967295
 800fc38:	4620      	mov	r0, r4
 800fc3a:	bd70      	pop	{r4, r5, r6, pc}
 800fc3c:	20005704 	.word	0x20005704

0800fc40 <_malloc_r>:
 800fc40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc44:	1ccd      	adds	r5, r1, #3
 800fc46:	f025 0503 	bic.w	r5, r5, #3
 800fc4a:	3508      	adds	r5, #8
 800fc4c:	2d0c      	cmp	r5, #12
 800fc4e:	bf38      	it	cc
 800fc50:	250c      	movcc	r5, #12
 800fc52:	2d00      	cmp	r5, #0
 800fc54:	4607      	mov	r7, r0
 800fc56:	db01      	blt.n	800fc5c <_malloc_r+0x1c>
 800fc58:	42a9      	cmp	r1, r5
 800fc5a:	d905      	bls.n	800fc68 <_malloc_r+0x28>
 800fc5c:	230c      	movs	r3, #12
 800fc5e:	603b      	str	r3, [r7, #0]
 800fc60:	2600      	movs	r6, #0
 800fc62:	4630      	mov	r0, r6
 800fc64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc68:	4e2e      	ldr	r6, [pc, #184]	; (800fd24 <_malloc_r+0xe4>)
 800fc6a:	f001 feb5 	bl	80119d8 <__malloc_lock>
 800fc6e:	6833      	ldr	r3, [r6, #0]
 800fc70:	461c      	mov	r4, r3
 800fc72:	bb34      	cbnz	r4, 800fcc2 <_malloc_r+0x82>
 800fc74:	4629      	mov	r1, r5
 800fc76:	4638      	mov	r0, r7
 800fc78:	f7ff ffc2 	bl	800fc00 <sbrk_aligned>
 800fc7c:	1c43      	adds	r3, r0, #1
 800fc7e:	4604      	mov	r4, r0
 800fc80:	d14d      	bne.n	800fd1e <_malloc_r+0xde>
 800fc82:	6834      	ldr	r4, [r6, #0]
 800fc84:	4626      	mov	r6, r4
 800fc86:	2e00      	cmp	r6, #0
 800fc88:	d140      	bne.n	800fd0c <_malloc_r+0xcc>
 800fc8a:	6823      	ldr	r3, [r4, #0]
 800fc8c:	4631      	mov	r1, r6
 800fc8e:	4638      	mov	r0, r7
 800fc90:	eb04 0803 	add.w	r8, r4, r3
 800fc94:	f000 fdaa 	bl	80107ec <_sbrk_r>
 800fc98:	4580      	cmp	r8, r0
 800fc9a:	d13a      	bne.n	800fd12 <_malloc_r+0xd2>
 800fc9c:	6821      	ldr	r1, [r4, #0]
 800fc9e:	3503      	adds	r5, #3
 800fca0:	1a6d      	subs	r5, r5, r1
 800fca2:	f025 0503 	bic.w	r5, r5, #3
 800fca6:	3508      	adds	r5, #8
 800fca8:	2d0c      	cmp	r5, #12
 800fcaa:	bf38      	it	cc
 800fcac:	250c      	movcc	r5, #12
 800fcae:	4629      	mov	r1, r5
 800fcb0:	4638      	mov	r0, r7
 800fcb2:	f7ff ffa5 	bl	800fc00 <sbrk_aligned>
 800fcb6:	3001      	adds	r0, #1
 800fcb8:	d02b      	beq.n	800fd12 <_malloc_r+0xd2>
 800fcba:	6823      	ldr	r3, [r4, #0]
 800fcbc:	442b      	add	r3, r5
 800fcbe:	6023      	str	r3, [r4, #0]
 800fcc0:	e00e      	b.n	800fce0 <_malloc_r+0xa0>
 800fcc2:	6822      	ldr	r2, [r4, #0]
 800fcc4:	1b52      	subs	r2, r2, r5
 800fcc6:	d41e      	bmi.n	800fd06 <_malloc_r+0xc6>
 800fcc8:	2a0b      	cmp	r2, #11
 800fcca:	d916      	bls.n	800fcfa <_malloc_r+0xba>
 800fccc:	1961      	adds	r1, r4, r5
 800fcce:	42a3      	cmp	r3, r4
 800fcd0:	6025      	str	r5, [r4, #0]
 800fcd2:	bf18      	it	ne
 800fcd4:	6059      	strne	r1, [r3, #4]
 800fcd6:	6863      	ldr	r3, [r4, #4]
 800fcd8:	bf08      	it	eq
 800fcda:	6031      	streq	r1, [r6, #0]
 800fcdc:	5162      	str	r2, [r4, r5]
 800fcde:	604b      	str	r3, [r1, #4]
 800fce0:	4638      	mov	r0, r7
 800fce2:	f104 060b 	add.w	r6, r4, #11
 800fce6:	f001 fe7d 	bl	80119e4 <__malloc_unlock>
 800fcea:	f026 0607 	bic.w	r6, r6, #7
 800fcee:	1d23      	adds	r3, r4, #4
 800fcf0:	1af2      	subs	r2, r6, r3
 800fcf2:	d0b6      	beq.n	800fc62 <_malloc_r+0x22>
 800fcf4:	1b9b      	subs	r3, r3, r6
 800fcf6:	50a3      	str	r3, [r4, r2]
 800fcf8:	e7b3      	b.n	800fc62 <_malloc_r+0x22>
 800fcfa:	6862      	ldr	r2, [r4, #4]
 800fcfc:	42a3      	cmp	r3, r4
 800fcfe:	bf0c      	ite	eq
 800fd00:	6032      	streq	r2, [r6, #0]
 800fd02:	605a      	strne	r2, [r3, #4]
 800fd04:	e7ec      	b.n	800fce0 <_malloc_r+0xa0>
 800fd06:	4623      	mov	r3, r4
 800fd08:	6864      	ldr	r4, [r4, #4]
 800fd0a:	e7b2      	b.n	800fc72 <_malloc_r+0x32>
 800fd0c:	4634      	mov	r4, r6
 800fd0e:	6876      	ldr	r6, [r6, #4]
 800fd10:	e7b9      	b.n	800fc86 <_malloc_r+0x46>
 800fd12:	230c      	movs	r3, #12
 800fd14:	603b      	str	r3, [r7, #0]
 800fd16:	4638      	mov	r0, r7
 800fd18:	f001 fe64 	bl	80119e4 <__malloc_unlock>
 800fd1c:	e7a1      	b.n	800fc62 <_malloc_r+0x22>
 800fd1e:	6025      	str	r5, [r4, #0]
 800fd20:	e7de      	b.n	800fce0 <_malloc_r+0xa0>
 800fd22:	bf00      	nop
 800fd24:	20005700 	.word	0x20005700

0800fd28 <__cvt>:
 800fd28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fd2c:	ec55 4b10 	vmov	r4, r5, d0
 800fd30:	2d00      	cmp	r5, #0
 800fd32:	460e      	mov	r6, r1
 800fd34:	4619      	mov	r1, r3
 800fd36:	462b      	mov	r3, r5
 800fd38:	bfbb      	ittet	lt
 800fd3a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fd3e:	461d      	movlt	r5, r3
 800fd40:	2300      	movge	r3, #0
 800fd42:	232d      	movlt	r3, #45	; 0x2d
 800fd44:	700b      	strb	r3, [r1, #0]
 800fd46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd48:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fd4c:	4691      	mov	r9, r2
 800fd4e:	f023 0820 	bic.w	r8, r3, #32
 800fd52:	bfbc      	itt	lt
 800fd54:	4622      	movlt	r2, r4
 800fd56:	4614      	movlt	r4, r2
 800fd58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fd5c:	d005      	beq.n	800fd6a <__cvt+0x42>
 800fd5e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fd62:	d100      	bne.n	800fd66 <__cvt+0x3e>
 800fd64:	3601      	adds	r6, #1
 800fd66:	2102      	movs	r1, #2
 800fd68:	e000      	b.n	800fd6c <__cvt+0x44>
 800fd6a:	2103      	movs	r1, #3
 800fd6c:	ab03      	add	r3, sp, #12
 800fd6e:	9301      	str	r3, [sp, #4]
 800fd70:	ab02      	add	r3, sp, #8
 800fd72:	9300      	str	r3, [sp, #0]
 800fd74:	ec45 4b10 	vmov	d0, r4, r5
 800fd78:	4653      	mov	r3, sl
 800fd7a:	4632      	mov	r2, r6
 800fd7c:	f000 fef8 	bl	8010b70 <_dtoa_r>
 800fd80:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fd84:	4607      	mov	r7, r0
 800fd86:	d102      	bne.n	800fd8e <__cvt+0x66>
 800fd88:	f019 0f01 	tst.w	r9, #1
 800fd8c:	d022      	beq.n	800fdd4 <__cvt+0xac>
 800fd8e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fd92:	eb07 0906 	add.w	r9, r7, r6
 800fd96:	d110      	bne.n	800fdba <__cvt+0x92>
 800fd98:	783b      	ldrb	r3, [r7, #0]
 800fd9a:	2b30      	cmp	r3, #48	; 0x30
 800fd9c:	d10a      	bne.n	800fdb4 <__cvt+0x8c>
 800fd9e:	2200      	movs	r2, #0
 800fda0:	2300      	movs	r3, #0
 800fda2:	4620      	mov	r0, r4
 800fda4:	4629      	mov	r1, r5
 800fda6:	f7f0 fe8f 	bl	8000ac8 <__aeabi_dcmpeq>
 800fdaa:	b918      	cbnz	r0, 800fdb4 <__cvt+0x8c>
 800fdac:	f1c6 0601 	rsb	r6, r6, #1
 800fdb0:	f8ca 6000 	str.w	r6, [sl]
 800fdb4:	f8da 3000 	ldr.w	r3, [sl]
 800fdb8:	4499      	add	r9, r3
 800fdba:	2200      	movs	r2, #0
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	4620      	mov	r0, r4
 800fdc0:	4629      	mov	r1, r5
 800fdc2:	f7f0 fe81 	bl	8000ac8 <__aeabi_dcmpeq>
 800fdc6:	b108      	cbz	r0, 800fdcc <__cvt+0xa4>
 800fdc8:	f8cd 900c 	str.w	r9, [sp, #12]
 800fdcc:	2230      	movs	r2, #48	; 0x30
 800fdce:	9b03      	ldr	r3, [sp, #12]
 800fdd0:	454b      	cmp	r3, r9
 800fdd2:	d307      	bcc.n	800fde4 <__cvt+0xbc>
 800fdd4:	9b03      	ldr	r3, [sp, #12]
 800fdd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fdd8:	1bdb      	subs	r3, r3, r7
 800fdda:	4638      	mov	r0, r7
 800fddc:	6013      	str	r3, [r2, #0]
 800fdde:	b004      	add	sp, #16
 800fde0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fde4:	1c59      	adds	r1, r3, #1
 800fde6:	9103      	str	r1, [sp, #12]
 800fde8:	701a      	strb	r2, [r3, #0]
 800fdea:	e7f0      	b.n	800fdce <__cvt+0xa6>

0800fdec <__exponent>:
 800fdec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fdee:	4603      	mov	r3, r0
 800fdf0:	2900      	cmp	r1, #0
 800fdf2:	bfb8      	it	lt
 800fdf4:	4249      	neglt	r1, r1
 800fdf6:	f803 2b02 	strb.w	r2, [r3], #2
 800fdfa:	bfb4      	ite	lt
 800fdfc:	222d      	movlt	r2, #45	; 0x2d
 800fdfe:	222b      	movge	r2, #43	; 0x2b
 800fe00:	2909      	cmp	r1, #9
 800fe02:	7042      	strb	r2, [r0, #1]
 800fe04:	dd2a      	ble.n	800fe5c <__exponent+0x70>
 800fe06:	f10d 0407 	add.w	r4, sp, #7
 800fe0a:	46a4      	mov	ip, r4
 800fe0c:	270a      	movs	r7, #10
 800fe0e:	46a6      	mov	lr, r4
 800fe10:	460a      	mov	r2, r1
 800fe12:	fb91 f6f7 	sdiv	r6, r1, r7
 800fe16:	fb07 1516 	mls	r5, r7, r6, r1
 800fe1a:	3530      	adds	r5, #48	; 0x30
 800fe1c:	2a63      	cmp	r2, #99	; 0x63
 800fe1e:	f104 34ff 	add.w	r4, r4, #4294967295
 800fe22:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800fe26:	4631      	mov	r1, r6
 800fe28:	dcf1      	bgt.n	800fe0e <__exponent+0x22>
 800fe2a:	3130      	adds	r1, #48	; 0x30
 800fe2c:	f1ae 0502 	sub.w	r5, lr, #2
 800fe30:	f804 1c01 	strb.w	r1, [r4, #-1]
 800fe34:	1c44      	adds	r4, r0, #1
 800fe36:	4629      	mov	r1, r5
 800fe38:	4561      	cmp	r1, ip
 800fe3a:	d30a      	bcc.n	800fe52 <__exponent+0x66>
 800fe3c:	f10d 0209 	add.w	r2, sp, #9
 800fe40:	eba2 020e 	sub.w	r2, r2, lr
 800fe44:	4565      	cmp	r5, ip
 800fe46:	bf88      	it	hi
 800fe48:	2200      	movhi	r2, #0
 800fe4a:	4413      	add	r3, r2
 800fe4c:	1a18      	subs	r0, r3, r0
 800fe4e:	b003      	add	sp, #12
 800fe50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fe56:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fe5a:	e7ed      	b.n	800fe38 <__exponent+0x4c>
 800fe5c:	2330      	movs	r3, #48	; 0x30
 800fe5e:	3130      	adds	r1, #48	; 0x30
 800fe60:	7083      	strb	r3, [r0, #2]
 800fe62:	70c1      	strb	r1, [r0, #3]
 800fe64:	1d03      	adds	r3, r0, #4
 800fe66:	e7f1      	b.n	800fe4c <__exponent+0x60>

0800fe68 <_printf_float>:
 800fe68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe6c:	ed2d 8b02 	vpush	{d8}
 800fe70:	b08d      	sub	sp, #52	; 0x34
 800fe72:	460c      	mov	r4, r1
 800fe74:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800fe78:	4616      	mov	r6, r2
 800fe7a:	461f      	mov	r7, r3
 800fe7c:	4605      	mov	r5, r0
 800fe7e:	f001 fd27 	bl	80118d0 <_localeconv_r>
 800fe82:	f8d0 a000 	ldr.w	sl, [r0]
 800fe86:	4650      	mov	r0, sl
 800fe88:	f7f0 f9a2 	bl	80001d0 <strlen>
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	930a      	str	r3, [sp, #40]	; 0x28
 800fe90:	6823      	ldr	r3, [r4, #0]
 800fe92:	9305      	str	r3, [sp, #20]
 800fe94:	f8d8 3000 	ldr.w	r3, [r8]
 800fe98:	f894 b018 	ldrb.w	fp, [r4, #24]
 800fe9c:	3307      	adds	r3, #7
 800fe9e:	f023 0307 	bic.w	r3, r3, #7
 800fea2:	f103 0208 	add.w	r2, r3, #8
 800fea6:	f8c8 2000 	str.w	r2, [r8]
 800feaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800feb2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800feb6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800feba:	9307      	str	r3, [sp, #28]
 800febc:	f8cd 8018 	str.w	r8, [sp, #24]
 800fec0:	ee08 0a10 	vmov	s16, r0
 800fec4:	4b9f      	ldr	r3, [pc, #636]	; (8010144 <_printf_float+0x2dc>)
 800fec6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800feca:	f04f 32ff 	mov.w	r2, #4294967295
 800fece:	f7f0 fe2d 	bl	8000b2c <__aeabi_dcmpun>
 800fed2:	bb88      	cbnz	r0, 800ff38 <_printf_float+0xd0>
 800fed4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fed8:	4b9a      	ldr	r3, [pc, #616]	; (8010144 <_printf_float+0x2dc>)
 800feda:	f04f 32ff 	mov.w	r2, #4294967295
 800fede:	f7f0 fe07 	bl	8000af0 <__aeabi_dcmple>
 800fee2:	bb48      	cbnz	r0, 800ff38 <_printf_float+0xd0>
 800fee4:	2200      	movs	r2, #0
 800fee6:	2300      	movs	r3, #0
 800fee8:	4640      	mov	r0, r8
 800feea:	4649      	mov	r1, r9
 800feec:	f7f0 fdf6 	bl	8000adc <__aeabi_dcmplt>
 800fef0:	b110      	cbz	r0, 800fef8 <_printf_float+0x90>
 800fef2:	232d      	movs	r3, #45	; 0x2d
 800fef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fef8:	4b93      	ldr	r3, [pc, #588]	; (8010148 <_printf_float+0x2e0>)
 800fefa:	4894      	ldr	r0, [pc, #592]	; (801014c <_printf_float+0x2e4>)
 800fefc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ff00:	bf94      	ite	ls
 800ff02:	4698      	movls	r8, r3
 800ff04:	4680      	movhi	r8, r0
 800ff06:	2303      	movs	r3, #3
 800ff08:	6123      	str	r3, [r4, #16]
 800ff0a:	9b05      	ldr	r3, [sp, #20]
 800ff0c:	f023 0204 	bic.w	r2, r3, #4
 800ff10:	6022      	str	r2, [r4, #0]
 800ff12:	f04f 0900 	mov.w	r9, #0
 800ff16:	9700      	str	r7, [sp, #0]
 800ff18:	4633      	mov	r3, r6
 800ff1a:	aa0b      	add	r2, sp, #44	; 0x2c
 800ff1c:	4621      	mov	r1, r4
 800ff1e:	4628      	mov	r0, r5
 800ff20:	f000 f9d8 	bl	80102d4 <_printf_common>
 800ff24:	3001      	adds	r0, #1
 800ff26:	f040 8090 	bne.w	801004a <_printf_float+0x1e2>
 800ff2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ff2e:	b00d      	add	sp, #52	; 0x34
 800ff30:	ecbd 8b02 	vpop	{d8}
 800ff34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff38:	4642      	mov	r2, r8
 800ff3a:	464b      	mov	r3, r9
 800ff3c:	4640      	mov	r0, r8
 800ff3e:	4649      	mov	r1, r9
 800ff40:	f7f0 fdf4 	bl	8000b2c <__aeabi_dcmpun>
 800ff44:	b140      	cbz	r0, 800ff58 <_printf_float+0xf0>
 800ff46:	464b      	mov	r3, r9
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	bfbc      	itt	lt
 800ff4c:	232d      	movlt	r3, #45	; 0x2d
 800ff4e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ff52:	487f      	ldr	r0, [pc, #508]	; (8010150 <_printf_float+0x2e8>)
 800ff54:	4b7f      	ldr	r3, [pc, #508]	; (8010154 <_printf_float+0x2ec>)
 800ff56:	e7d1      	b.n	800fefc <_printf_float+0x94>
 800ff58:	6863      	ldr	r3, [r4, #4]
 800ff5a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ff5e:	9206      	str	r2, [sp, #24]
 800ff60:	1c5a      	adds	r2, r3, #1
 800ff62:	d13f      	bne.n	800ffe4 <_printf_float+0x17c>
 800ff64:	2306      	movs	r3, #6
 800ff66:	6063      	str	r3, [r4, #4]
 800ff68:	9b05      	ldr	r3, [sp, #20]
 800ff6a:	6861      	ldr	r1, [r4, #4]
 800ff6c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ff70:	2300      	movs	r3, #0
 800ff72:	9303      	str	r3, [sp, #12]
 800ff74:	ab0a      	add	r3, sp, #40	; 0x28
 800ff76:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ff7a:	ab09      	add	r3, sp, #36	; 0x24
 800ff7c:	ec49 8b10 	vmov	d0, r8, r9
 800ff80:	9300      	str	r3, [sp, #0]
 800ff82:	6022      	str	r2, [r4, #0]
 800ff84:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ff88:	4628      	mov	r0, r5
 800ff8a:	f7ff fecd 	bl	800fd28 <__cvt>
 800ff8e:	9b06      	ldr	r3, [sp, #24]
 800ff90:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff92:	2b47      	cmp	r3, #71	; 0x47
 800ff94:	4680      	mov	r8, r0
 800ff96:	d108      	bne.n	800ffaa <_printf_float+0x142>
 800ff98:	1cc8      	adds	r0, r1, #3
 800ff9a:	db02      	blt.n	800ffa2 <_printf_float+0x13a>
 800ff9c:	6863      	ldr	r3, [r4, #4]
 800ff9e:	4299      	cmp	r1, r3
 800ffa0:	dd41      	ble.n	8010026 <_printf_float+0x1be>
 800ffa2:	f1ab 0b02 	sub.w	fp, fp, #2
 800ffa6:	fa5f fb8b 	uxtb.w	fp, fp
 800ffaa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ffae:	d820      	bhi.n	800fff2 <_printf_float+0x18a>
 800ffb0:	3901      	subs	r1, #1
 800ffb2:	465a      	mov	r2, fp
 800ffb4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ffb8:	9109      	str	r1, [sp, #36]	; 0x24
 800ffba:	f7ff ff17 	bl	800fdec <__exponent>
 800ffbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ffc0:	1813      	adds	r3, r2, r0
 800ffc2:	2a01      	cmp	r2, #1
 800ffc4:	4681      	mov	r9, r0
 800ffc6:	6123      	str	r3, [r4, #16]
 800ffc8:	dc02      	bgt.n	800ffd0 <_printf_float+0x168>
 800ffca:	6822      	ldr	r2, [r4, #0]
 800ffcc:	07d2      	lsls	r2, r2, #31
 800ffce:	d501      	bpl.n	800ffd4 <_printf_float+0x16c>
 800ffd0:	3301      	adds	r3, #1
 800ffd2:	6123      	str	r3, [r4, #16]
 800ffd4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d09c      	beq.n	800ff16 <_printf_float+0xae>
 800ffdc:	232d      	movs	r3, #45	; 0x2d
 800ffde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ffe2:	e798      	b.n	800ff16 <_printf_float+0xae>
 800ffe4:	9a06      	ldr	r2, [sp, #24]
 800ffe6:	2a47      	cmp	r2, #71	; 0x47
 800ffe8:	d1be      	bne.n	800ff68 <_printf_float+0x100>
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d1bc      	bne.n	800ff68 <_printf_float+0x100>
 800ffee:	2301      	movs	r3, #1
 800fff0:	e7b9      	b.n	800ff66 <_printf_float+0xfe>
 800fff2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800fff6:	d118      	bne.n	801002a <_printf_float+0x1c2>
 800fff8:	2900      	cmp	r1, #0
 800fffa:	6863      	ldr	r3, [r4, #4]
 800fffc:	dd0b      	ble.n	8010016 <_printf_float+0x1ae>
 800fffe:	6121      	str	r1, [r4, #16]
 8010000:	b913      	cbnz	r3, 8010008 <_printf_float+0x1a0>
 8010002:	6822      	ldr	r2, [r4, #0]
 8010004:	07d0      	lsls	r0, r2, #31
 8010006:	d502      	bpl.n	801000e <_printf_float+0x1a6>
 8010008:	3301      	adds	r3, #1
 801000a:	440b      	add	r3, r1
 801000c:	6123      	str	r3, [r4, #16]
 801000e:	65a1      	str	r1, [r4, #88]	; 0x58
 8010010:	f04f 0900 	mov.w	r9, #0
 8010014:	e7de      	b.n	800ffd4 <_printf_float+0x16c>
 8010016:	b913      	cbnz	r3, 801001e <_printf_float+0x1b6>
 8010018:	6822      	ldr	r2, [r4, #0]
 801001a:	07d2      	lsls	r2, r2, #31
 801001c:	d501      	bpl.n	8010022 <_printf_float+0x1ba>
 801001e:	3302      	adds	r3, #2
 8010020:	e7f4      	b.n	801000c <_printf_float+0x1a4>
 8010022:	2301      	movs	r3, #1
 8010024:	e7f2      	b.n	801000c <_printf_float+0x1a4>
 8010026:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801002a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801002c:	4299      	cmp	r1, r3
 801002e:	db05      	blt.n	801003c <_printf_float+0x1d4>
 8010030:	6823      	ldr	r3, [r4, #0]
 8010032:	6121      	str	r1, [r4, #16]
 8010034:	07d8      	lsls	r0, r3, #31
 8010036:	d5ea      	bpl.n	801000e <_printf_float+0x1a6>
 8010038:	1c4b      	adds	r3, r1, #1
 801003a:	e7e7      	b.n	801000c <_printf_float+0x1a4>
 801003c:	2900      	cmp	r1, #0
 801003e:	bfd4      	ite	le
 8010040:	f1c1 0202 	rsble	r2, r1, #2
 8010044:	2201      	movgt	r2, #1
 8010046:	4413      	add	r3, r2
 8010048:	e7e0      	b.n	801000c <_printf_float+0x1a4>
 801004a:	6823      	ldr	r3, [r4, #0]
 801004c:	055a      	lsls	r2, r3, #21
 801004e:	d407      	bmi.n	8010060 <_printf_float+0x1f8>
 8010050:	6923      	ldr	r3, [r4, #16]
 8010052:	4642      	mov	r2, r8
 8010054:	4631      	mov	r1, r6
 8010056:	4628      	mov	r0, r5
 8010058:	47b8      	blx	r7
 801005a:	3001      	adds	r0, #1
 801005c:	d12c      	bne.n	80100b8 <_printf_float+0x250>
 801005e:	e764      	b.n	800ff2a <_printf_float+0xc2>
 8010060:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010064:	f240 80e0 	bls.w	8010228 <_printf_float+0x3c0>
 8010068:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801006c:	2200      	movs	r2, #0
 801006e:	2300      	movs	r3, #0
 8010070:	f7f0 fd2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8010074:	2800      	cmp	r0, #0
 8010076:	d034      	beq.n	80100e2 <_printf_float+0x27a>
 8010078:	4a37      	ldr	r2, [pc, #220]	; (8010158 <_printf_float+0x2f0>)
 801007a:	2301      	movs	r3, #1
 801007c:	4631      	mov	r1, r6
 801007e:	4628      	mov	r0, r5
 8010080:	47b8      	blx	r7
 8010082:	3001      	adds	r0, #1
 8010084:	f43f af51 	beq.w	800ff2a <_printf_float+0xc2>
 8010088:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801008c:	429a      	cmp	r2, r3
 801008e:	db02      	blt.n	8010096 <_printf_float+0x22e>
 8010090:	6823      	ldr	r3, [r4, #0]
 8010092:	07d8      	lsls	r0, r3, #31
 8010094:	d510      	bpl.n	80100b8 <_printf_float+0x250>
 8010096:	ee18 3a10 	vmov	r3, s16
 801009a:	4652      	mov	r2, sl
 801009c:	4631      	mov	r1, r6
 801009e:	4628      	mov	r0, r5
 80100a0:	47b8      	blx	r7
 80100a2:	3001      	adds	r0, #1
 80100a4:	f43f af41 	beq.w	800ff2a <_printf_float+0xc2>
 80100a8:	f04f 0800 	mov.w	r8, #0
 80100ac:	f104 091a 	add.w	r9, r4, #26
 80100b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100b2:	3b01      	subs	r3, #1
 80100b4:	4543      	cmp	r3, r8
 80100b6:	dc09      	bgt.n	80100cc <_printf_float+0x264>
 80100b8:	6823      	ldr	r3, [r4, #0]
 80100ba:	079b      	lsls	r3, r3, #30
 80100bc:	f100 8105 	bmi.w	80102ca <_printf_float+0x462>
 80100c0:	68e0      	ldr	r0, [r4, #12]
 80100c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80100c4:	4298      	cmp	r0, r3
 80100c6:	bfb8      	it	lt
 80100c8:	4618      	movlt	r0, r3
 80100ca:	e730      	b.n	800ff2e <_printf_float+0xc6>
 80100cc:	2301      	movs	r3, #1
 80100ce:	464a      	mov	r2, r9
 80100d0:	4631      	mov	r1, r6
 80100d2:	4628      	mov	r0, r5
 80100d4:	47b8      	blx	r7
 80100d6:	3001      	adds	r0, #1
 80100d8:	f43f af27 	beq.w	800ff2a <_printf_float+0xc2>
 80100dc:	f108 0801 	add.w	r8, r8, #1
 80100e0:	e7e6      	b.n	80100b0 <_printf_float+0x248>
 80100e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	dc39      	bgt.n	801015c <_printf_float+0x2f4>
 80100e8:	4a1b      	ldr	r2, [pc, #108]	; (8010158 <_printf_float+0x2f0>)
 80100ea:	2301      	movs	r3, #1
 80100ec:	4631      	mov	r1, r6
 80100ee:	4628      	mov	r0, r5
 80100f0:	47b8      	blx	r7
 80100f2:	3001      	adds	r0, #1
 80100f4:	f43f af19 	beq.w	800ff2a <_printf_float+0xc2>
 80100f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80100fc:	4313      	orrs	r3, r2
 80100fe:	d102      	bne.n	8010106 <_printf_float+0x29e>
 8010100:	6823      	ldr	r3, [r4, #0]
 8010102:	07d9      	lsls	r1, r3, #31
 8010104:	d5d8      	bpl.n	80100b8 <_printf_float+0x250>
 8010106:	ee18 3a10 	vmov	r3, s16
 801010a:	4652      	mov	r2, sl
 801010c:	4631      	mov	r1, r6
 801010e:	4628      	mov	r0, r5
 8010110:	47b8      	blx	r7
 8010112:	3001      	adds	r0, #1
 8010114:	f43f af09 	beq.w	800ff2a <_printf_float+0xc2>
 8010118:	f04f 0900 	mov.w	r9, #0
 801011c:	f104 0a1a 	add.w	sl, r4, #26
 8010120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010122:	425b      	negs	r3, r3
 8010124:	454b      	cmp	r3, r9
 8010126:	dc01      	bgt.n	801012c <_printf_float+0x2c4>
 8010128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801012a:	e792      	b.n	8010052 <_printf_float+0x1ea>
 801012c:	2301      	movs	r3, #1
 801012e:	4652      	mov	r2, sl
 8010130:	4631      	mov	r1, r6
 8010132:	4628      	mov	r0, r5
 8010134:	47b8      	blx	r7
 8010136:	3001      	adds	r0, #1
 8010138:	f43f aef7 	beq.w	800ff2a <_printf_float+0xc2>
 801013c:	f109 0901 	add.w	r9, r9, #1
 8010140:	e7ee      	b.n	8010120 <_printf_float+0x2b8>
 8010142:	bf00      	nop
 8010144:	7fefffff 	.word	0x7fefffff
 8010148:	080130cc 	.word	0x080130cc
 801014c:	080130d0 	.word	0x080130d0
 8010150:	080130d8 	.word	0x080130d8
 8010154:	080130d4 	.word	0x080130d4
 8010158:	080130dc 	.word	0x080130dc
 801015c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801015e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010160:	429a      	cmp	r2, r3
 8010162:	bfa8      	it	ge
 8010164:	461a      	movge	r2, r3
 8010166:	2a00      	cmp	r2, #0
 8010168:	4691      	mov	r9, r2
 801016a:	dc37      	bgt.n	80101dc <_printf_float+0x374>
 801016c:	f04f 0b00 	mov.w	fp, #0
 8010170:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010174:	f104 021a 	add.w	r2, r4, #26
 8010178:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801017a:	9305      	str	r3, [sp, #20]
 801017c:	eba3 0309 	sub.w	r3, r3, r9
 8010180:	455b      	cmp	r3, fp
 8010182:	dc33      	bgt.n	80101ec <_printf_float+0x384>
 8010184:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010188:	429a      	cmp	r2, r3
 801018a:	db3b      	blt.n	8010204 <_printf_float+0x39c>
 801018c:	6823      	ldr	r3, [r4, #0]
 801018e:	07da      	lsls	r2, r3, #31
 8010190:	d438      	bmi.n	8010204 <_printf_float+0x39c>
 8010192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010194:	9a05      	ldr	r2, [sp, #20]
 8010196:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010198:	1a9a      	subs	r2, r3, r2
 801019a:	eba3 0901 	sub.w	r9, r3, r1
 801019e:	4591      	cmp	r9, r2
 80101a0:	bfa8      	it	ge
 80101a2:	4691      	movge	r9, r2
 80101a4:	f1b9 0f00 	cmp.w	r9, #0
 80101a8:	dc35      	bgt.n	8010216 <_printf_float+0x3ae>
 80101aa:	f04f 0800 	mov.w	r8, #0
 80101ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80101b2:	f104 0a1a 	add.w	sl, r4, #26
 80101b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80101ba:	1a9b      	subs	r3, r3, r2
 80101bc:	eba3 0309 	sub.w	r3, r3, r9
 80101c0:	4543      	cmp	r3, r8
 80101c2:	f77f af79 	ble.w	80100b8 <_printf_float+0x250>
 80101c6:	2301      	movs	r3, #1
 80101c8:	4652      	mov	r2, sl
 80101ca:	4631      	mov	r1, r6
 80101cc:	4628      	mov	r0, r5
 80101ce:	47b8      	blx	r7
 80101d0:	3001      	adds	r0, #1
 80101d2:	f43f aeaa 	beq.w	800ff2a <_printf_float+0xc2>
 80101d6:	f108 0801 	add.w	r8, r8, #1
 80101da:	e7ec      	b.n	80101b6 <_printf_float+0x34e>
 80101dc:	4613      	mov	r3, r2
 80101de:	4631      	mov	r1, r6
 80101e0:	4642      	mov	r2, r8
 80101e2:	4628      	mov	r0, r5
 80101e4:	47b8      	blx	r7
 80101e6:	3001      	adds	r0, #1
 80101e8:	d1c0      	bne.n	801016c <_printf_float+0x304>
 80101ea:	e69e      	b.n	800ff2a <_printf_float+0xc2>
 80101ec:	2301      	movs	r3, #1
 80101ee:	4631      	mov	r1, r6
 80101f0:	4628      	mov	r0, r5
 80101f2:	9205      	str	r2, [sp, #20]
 80101f4:	47b8      	blx	r7
 80101f6:	3001      	adds	r0, #1
 80101f8:	f43f ae97 	beq.w	800ff2a <_printf_float+0xc2>
 80101fc:	9a05      	ldr	r2, [sp, #20]
 80101fe:	f10b 0b01 	add.w	fp, fp, #1
 8010202:	e7b9      	b.n	8010178 <_printf_float+0x310>
 8010204:	ee18 3a10 	vmov	r3, s16
 8010208:	4652      	mov	r2, sl
 801020a:	4631      	mov	r1, r6
 801020c:	4628      	mov	r0, r5
 801020e:	47b8      	blx	r7
 8010210:	3001      	adds	r0, #1
 8010212:	d1be      	bne.n	8010192 <_printf_float+0x32a>
 8010214:	e689      	b.n	800ff2a <_printf_float+0xc2>
 8010216:	9a05      	ldr	r2, [sp, #20]
 8010218:	464b      	mov	r3, r9
 801021a:	4442      	add	r2, r8
 801021c:	4631      	mov	r1, r6
 801021e:	4628      	mov	r0, r5
 8010220:	47b8      	blx	r7
 8010222:	3001      	adds	r0, #1
 8010224:	d1c1      	bne.n	80101aa <_printf_float+0x342>
 8010226:	e680      	b.n	800ff2a <_printf_float+0xc2>
 8010228:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801022a:	2a01      	cmp	r2, #1
 801022c:	dc01      	bgt.n	8010232 <_printf_float+0x3ca>
 801022e:	07db      	lsls	r3, r3, #31
 8010230:	d538      	bpl.n	80102a4 <_printf_float+0x43c>
 8010232:	2301      	movs	r3, #1
 8010234:	4642      	mov	r2, r8
 8010236:	4631      	mov	r1, r6
 8010238:	4628      	mov	r0, r5
 801023a:	47b8      	blx	r7
 801023c:	3001      	adds	r0, #1
 801023e:	f43f ae74 	beq.w	800ff2a <_printf_float+0xc2>
 8010242:	ee18 3a10 	vmov	r3, s16
 8010246:	4652      	mov	r2, sl
 8010248:	4631      	mov	r1, r6
 801024a:	4628      	mov	r0, r5
 801024c:	47b8      	blx	r7
 801024e:	3001      	adds	r0, #1
 8010250:	f43f ae6b 	beq.w	800ff2a <_printf_float+0xc2>
 8010254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010258:	2200      	movs	r2, #0
 801025a:	2300      	movs	r3, #0
 801025c:	f7f0 fc34 	bl	8000ac8 <__aeabi_dcmpeq>
 8010260:	b9d8      	cbnz	r0, 801029a <_printf_float+0x432>
 8010262:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010264:	f108 0201 	add.w	r2, r8, #1
 8010268:	3b01      	subs	r3, #1
 801026a:	4631      	mov	r1, r6
 801026c:	4628      	mov	r0, r5
 801026e:	47b8      	blx	r7
 8010270:	3001      	adds	r0, #1
 8010272:	d10e      	bne.n	8010292 <_printf_float+0x42a>
 8010274:	e659      	b.n	800ff2a <_printf_float+0xc2>
 8010276:	2301      	movs	r3, #1
 8010278:	4652      	mov	r2, sl
 801027a:	4631      	mov	r1, r6
 801027c:	4628      	mov	r0, r5
 801027e:	47b8      	blx	r7
 8010280:	3001      	adds	r0, #1
 8010282:	f43f ae52 	beq.w	800ff2a <_printf_float+0xc2>
 8010286:	f108 0801 	add.w	r8, r8, #1
 801028a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801028c:	3b01      	subs	r3, #1
 801028e:	4543      	cmp	r3, r8
 8010290:	dcf1      	bgt.n	8010276 <_printf_float+0x40e>
 8010292:	464b      	mov	r3, r9
 8010294:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010298:	e6dc      	b.n	8010054 <_printf_float+0x1ec>
 801029a:	f04f 0800 	mov.w	r8, #0
 801029e:	f104 0a1a 	add.w	sl, r4, #26
 80102a2:	e7f2      	b.n	801028a <_printf_float+0x422>
 80102a4:	2301      	movs	r3, #1
 80102a6:	4642      	mov	r2, r8
 80102a8:	e7df      	b.n	801026a <_printf_float+0x402>
 80102aa:	2301      	movs	r3, #1
 80102ac:	464a      	mov	r2, r9
 80102ae:	4631      	mov	r1, r6
 80102b0:	4628      	mov	r0, r5
 80102b2:	47b8      	blx	r7
 80102b4:	3001      	adds	r0, #1
 80102b6:	f43f ae38 	beq.w	800ff2a <_printf_float+0xc2>
 80102ba:	f108 0801 	add.w	r8, r8, #1
 80102be:	68e3      	ldr	r3, [r4, #12]
 80102c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80102c2:	1a5b      	subs	r3, r3, r1
 80102c4:	4543      	cmp	r3, r8
 80102c6:	dcf0      	bgt.n	80102aa <_printf_float+0x442>
 80102c8:	e6fa      	b.n	80100c0 <_printf_float+0x258>
 80102ca:	f04f 0800 	mov.w	r8, #0
 80102ce:	f104 0919 	add.w	r9, r4, #25
 80102d2:	e7f4      	b.n	80102be <_printf_float+0x456>

080102d4 <_printf_common>:
 80102d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102d8:	4616      	mov	r6, r2
 80102da:	4699      	mov	r9, r3
 80102dc:	688a      	ldr	r2, [r1, #8]
 80102de:	690b      	ldr	r3, [r1, #16]
 80102e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80102e4:	4293      	cmp	r3, r2
 80102e6:	bfb8      	it	lt
 80102e8:	4613      	movlt	r3, r2
 80102ea:	6033      	str	r3, [r6, #0]
 80102ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80102f0:	4607      	mov	r7, r0
 80102f2:	460c      	mov	r4, r1
 80102f4:	b10a      	cbz	r2, 80102fa <_printf_common+0x26>
 80102f6:	3301      	adds	r3, #1
 80102f8:	6033      	str	r3, [r6, #0]
 80102fa:	6823      	ldr	r3, [r4, #0]
 80102fc:	0699      	lsls	r1, r3, #26
 80102fe:	bf42      	ittt	mi
 8010300:	6833      	ldrmi	r3, [r6, #0]
 8010302:	3302      	addmi	r3, #2
 8010304:	6033      	strmi	r3, [r6, #0]
 8010306:	6825      	ldr	r5, [r4, #0]
 8010308:	f015 0506 	ands.w	r5, r5, #6
 801030c:	d106      	bne.n	801031c <_printf_common+0x48>
 801030e:	f104 0a19 	add.w	sl, r4, #25
 8010312:	68e3      	ldr	r3, [r4, #12]
 8010314:	6832      	ldr	r2, [r6, #0]
 8010316:	1a9b      	subs	r3, r3, r2
 8010318:	42ab      	cmp	r3, r5
 801031a:	dc26      	bgt.n	801036a <_printf_common+0x96>
 801031c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010320:	1e13      	subs	r3, r2, #0
 8010322:	6822      	ldr	r2, [r4, #0]
 8010324:	bf18      	it	ne
 8010326:	2301      	movne	r3, #1
 8010328:	0692      	lsls	r2, r2, #26
 801032a:	d42b      	bmi.n	8010384 <_printf_common+0xb0>
 801032c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010330:	4649      	mov	r1, r9
 8010332:	4638      	mov	r0, r7
 8010334:	47c0      	blx	r8
 8010336:	3001      	adds	r0, #1
 8010338:	d01e      	beq.n	8010378 <_printf_common+0xa4>
 801033a:	6823      	ldr	r3, [r4, #0]
 801033c:	68e5      	ldr	r5, [r4, #12]
 801033e:	6832      	ldr	r2, [r6, #0]
 8010340:	f003 0306 	and.w	r3, r3, #6
 8010344:	2b04      	cmp	r3, #4
 8010346:	bf08      	it	eq
 8010348:	1aad      	subeq	r5, r5, r2
 801034a:	68a3      	ldr	r3, [r4, #8]
 801034c:	6922      	ldr	r2, [r4, #16]
 801034e:	bf0c      	ite	eq
 8010350:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010354:	2500      	movne	r5, #0
 8010356:	4293      	cmp	r3, r2
 8010358:	bfc4      	itt	gt
 801035a:	1a9b      	subgt	r3, r3, r2
 801035c:	18ed      	addgt	r5, r5, r3
 801035e:	2600      	movs	r6, #0
 8010360:	341a      	adds	r4, #26
 8010362:	42b5      	cmp	r5, r6
 8010364:	d11a      	bne.n	801039c <_printf_common+0xc8>
 8010366:	2000      	movs	r0, #0
 8010368:	e008      	b.n	801037c <_printf_common+0xa8>
 801036a:	2301      	movs	r3, #1
 801036c:	4652      	mov	r2, sl
 801036e:	4649      	mov	r1, r9
 8010370:	4638      	mov	r0, r7
 8010372:	47c0      	blx	r8
 8010374:	3001      	adds	r0, #1
 8010376:	d103      	bne.n	8010380 <_printf_common+0xac>
 8010378:	f04f 30ff 	mov.w	r0, #4294967295
 801037c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010380:	3501      	adds	r5, #1
 8010382:	e7c6      	b.n	8010312 <_printf_common+0x3e>
 8010384:	18e1      	adds	r1, r4, r3
 8010386:	1c5a      	adds	r2, r3, #1
 8010388:	2030      	movs	r0, #48	; 0x30
 801038a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801038e:	4422      	add	r2, r4
 8010390:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010394:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010398:	3302      	adds	r3, #2
 801039a:	e7c7      	b.n	801032c <_printf_common+0x58>
 801039c:	2301      	movs	r3, #1
 801039e:	4622      	mov	r2, r4
 80103a0:	4649      	mov	r1, r9
 80103a2:	4638      	mov	r0, r7
 80103a4:	47c0      	blx	r8
 80103a6:	3001      	adds	r0, #1
 80103a8:	d0e6      	beq.n	8010378 <_printf_common+0xa4>
 80103aa:	3601      	adds	r6, #1
 80103ac:	e7d9      	b.n	8010362 <_printf_common+0x8e>
	...

080103b0 <_printf_i>:
 80103b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80103b4:	7e0f      	ldrb	r7, [r1, #24]
 80103b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80103b8:	2f78      	cmp	r7, #120	; 0x78
 80103ba:	4691      	mov	r9, r2
 80103bc:	4680      	mov	r8, r0
 80103be:	460c      	mov	r4, r1
 80103c0:	469a      	mov	sl, r3
 80103c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80103c6:	d807      	bhi.n	80103d8 <_printf_i+0x28>
 80103c8:	2f62      	cmp	r7, #98	; 0x62
 80103ca:	d80a      	bhi.n	80103e2 <_printf_i+0x32>
 80103cc:	2f00      	cmp	r7, #0
 80103ce:	f000 80d8 	beq.w	8010582 <_printf_i+0x1d2>
 80103d2:	2f58      	cmp	r7, #88	; 0x58
 80103d4:	f000 80a3 	beq.w	801051e <_printf_i+0x16e>
 80103d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80103dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80103e0:	e03a      	b.n	8010458 <_printf_i+0xa8>
 80103e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80103e6:	2b15      	cmp	r3, #21
 80103e8:	d8f6      	bhi.n	80103d8 <_printf_i+0x28>
 80103ea:	a101      	add	r1, pc, #4	; (adr r1, 80103f0 <_printf_i+0x40>)
 80103ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80103f0:	08010449 	.word	0x08010449
 80103f4:	0801045d 	.word	0x0801045d
 80103f8:	080103d9 	.word	0x080103d9
 80103fc:	080103d9 	.word	0x080103d9
 8010400:	080103d9 	.word	0x080103d9
 8010404:	080103d9 	.word	0x080103d9
 8010408:	0801045d 	.word	0x0801045d
 801040c:	080103d9 	.word	0x080103d9
 8010410:	080103d9 	.word	0x080103d9
 8010414:	080103d9 	.word	0x080103d9
 8010418:	080103d9 	.word	0x080103d9
 801041c:	08010569 	.word	0x08010569
 8010420:	0801048d 	.word	0x0801048d
 8010424:	0801054b 	.word	0x0801054b
 8010428:	080103d9 	.word	0x080103d9
 801042c:	080103d9 	.word	0x080103d9
 8010430:	0801058b 	.word	0x0801058b
 8010434:	080103d9 	.word	0x080103d9
 8010438:	0801048d 	.word	0x0801048d
 801043c:	080103d9 	.word	0x080103d9
 8010440:	080103d9 	.word	0x080103d9
 8010444:	08010553 	.word	0x08010553
 8010448:	682b      	ldr	r3, [r5, #0]
 801044a:	1d1a      	adds	r2, r3, #4
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	602a      	str	r2, [r5, #0]
 8010450:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010454:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010458:	2301      	movs	r3, #1
 801045a:	e0a3      	b.n	80105a4 <_printf_i+0x1f4>
 801045c:	6820      	ldr	r0, [r4, #0]
 801045e:	6829      	ldr	r1, [r5, #0]
 8010460:	0606      	lsls	r6, r0, #24
 8010462:	f101 0304 	add.w	r3, r1, #4
 8010466:	d50a      	bpl.n	801047e <_printf_i+0xce>
 8010468:	680e      	ldr	r6, [r1, #0]
 801046a:	602b      	str	r3, [r5, #0]
 801046c:	2e00      	cmp	r6, #0
 801046e:	da03      	bge.n	8010478 <_printf_i+0xc8>
 8010470:	232d      	movs	r3, #45	; 0x2d
 8010472:	4276      	negs	r6, r6
 8010474:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010478:	485e      	ldr	r0, [pc, #376]	; (80105f4 <_printf_i+0x244>)
 801047a:	230a      	movs	r3, #10
 801047c:	e019      	b.n	80104b2 <_printf_i+0x102>
 801047e:	680e      	ldr	r6, [r1, #0]
 8010480:	602b      	str	r3, [r5, #0]
 8010482:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010486:	bf18      	it	ne
 8010488:	b236      	sxthne	r6, r6
 801048a:	e7ef      	b.n	801046c <_printf_i+0xbc>
 801048c:	682b      	ldr	r3, [r5, #0]
 801048e:	6820      	ldr	r0, [r4, #0]
 8010490:	1d19      	adds	r1, r3, #4
 8010492:	6029      	str	r1, [r5, #0]
 8010494:	0601      	lsls	r1, r0, #24
 8010496:	d501      	bpl.n	801049c <_printf_i+0xec>
 8010498:	681e      	ldr	r6, [r3, #0]
 801049a:	e002      	b.n	80104a2 <_printf_i+0xf2>
 801049c:	0646      	lsls	r6, r0, #25
 801049e:	d5fb      	bpl.n	8010498 <_printf_i+0xe8>
 80104a0:	881e      	ldrh	r6, [r3, #0]
 80104a2:	4854      	ldr	r0, [pc, #336]	; (80105f4 <_printf_i+0x244>)
 80104a4:	2f6f      	cmp	r7, #111	; 0x6f
 80104a6:	bf0c      	ite	eq
 80104a8:	2308      	moveq	r3, #8
 80104aa:	230a      	movne	r3, #10
 80104ac:	2100      	movs	r1, #0
 80104ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80104b2:	6865      	ldr	r5, [r4, #4]
 80104b4:	60a5      	str	r5, [r4, #8]
 80104b6:	2d00      	cmp	r5, #0
 80104b8:	bfa2      	ittt	ge
 80104ba:	6821      	ldrge	r1, [r4, #0]
 80104bc:	f021 0104 	bicge.w	r1, r1, #4
 80104c0:	6021      	strge	r1, [r4, #0]
 80104c2:	b90e      	cbnz	r6, 80104c8 <_printf_i+0x118>
 80104c4:	2d00      	cmp	r5, #0
 80104c6:	d04d      	beq.n	8010564 <_printf_i+0x1b4>
 80104c8:	4615      	mov	r5, r2
 80104ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80104ce:	fb03 6711 	mls	r7, r3, r1, r6
 80104d2:	5dc7      	ldrb	r7, [r0, r7]
 80104d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80104d8:	4637      	mov	r7, r6
 80104da:	42bb      	cmp	r3, r7
 80104dc:	460e      	mov	r6, r1
 80104de:	d9f4      	bls.n	80104ca <_printf_i+0x11a>
 80104e0:	2b08      	cmp	r3, #8
 80104e2:	d10b      	bne.n	80104fc <_printf_i+0x14c>
 80104e4:	6823      	ldr	r3, [r4, #0]
 80104e6:	07de      	lsls	r6, r3, #31
 80104e8:	d508      	bpl.n	80104fc <_printf_i+0x14c>
 80104ea:	6923      	ldr	r3, [r4, #16]
 80104ec:	6861      	ldr	r1, [r4, #4]
 80104ee:	4299      	cmp	r1, r3
 80104f0:	bfde      	ittt	le
 80104f2:	2330      	movle	r3, #48	; 0x30
 80104f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80104f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80104fc:	1b52      	subs	r2, r2, r5
 80104fe:	6122      	str	r2, [r4, #16]
 8010500:	f8cd a000 	str.w	sl, [sp]
 8010504:	464b      	mov	r3, r9
 8010506:	aa03      	add	r2, sp, #12
 8010508:	4621      	mov	r1, r4
 801050a:	4640      	mov	r0, r8
 801050c:	f7ff fee2 	bl	80102d4 <_printf_common>
 8010510:	3001      	adds	r0, #1
 8010512:	d14c      	bne.n	80105ae <_printf_i+0x1fe>
 8010514:	f04f 30ff 	mov.w	r0, #4294967295
 8010518:	b004      	add	sp, #16
 801051a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801051e:	4835      	ldr	r0, [pc, #212]	; (80105f4 <_printf_i+0x244>)
 8010520:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010524:	6829      	ldr	r1, [r5, #0]
 8010526:	6823      	ldr	r3, [r4, #0]
 8010528:	f851 6b04 	ldr.w	r6, [r1], #4
 801052c:	6029      	str	r1, [r5, #0]
 801052e:	061d      	lsls	r5, r3, #24
 8010530:	d514      	bpl.n	801055c <_printf_i+0x1ac>
 8010532:	07df      	lsls	r7, r3, #31
 8010534:	bf44      	itt	mi
 8010536:	f043 0320 	orrmi.w	r3, r3, #32
 801053a:	6023      	strmi	r3, [r4, #0]
 801053c:	b91e      	cbnz	r6, 8010546 <_printf_i+0x196>
 801053e:	6823      	ldr	r3, [r4, #0]
 8010540:	f023 0320 	bic.w	r3, r3, #32
 8010544:	6023      	str	r3, [r4, #0]
 8010546:	2310      	movs	r3, #16
 8010548:	e7b0      	b.n	80104ac <_printf_i+0xfc>
 801054a:	6823      	ldr	r3, [r4, #0]
 801054c:	f043 0320 	orr.w	r3, r3, #32
 8010550:	6023      	str	r3, [r4, #0]
 8010552:	2378      	movs	r3, #120	; 0x78
 8010554:	4828      	ldr	r0, [pc, #160]	; (80105f8 <_printf_i+0x248>)
 8010556:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801055a:	e7e3      	b.n	8010524 <_printf_i+0x174>
 801055c:	0659      	lsls	r1, r3, #25
 801055e:	bf48      	it	mi
 8010560:	b2b6      	uxthmi	r6, r6
 8010562:	e7e6      	b.n	8010532 <_printf_i+0x182>
 8010564:	4615      	mov	r5, r2
 8010566:	e7bb      	b.n	80104e0 <_printf_i+0x130>
 8010568:	682b      	ldr	r3, [r5, #0]
 801056a:	6826      	ldr	r6, [r4, #0]
 801056c:	6961      	ldr	r1, [r4, #20]
 801056e:	1d18      	adds	r0, r3, #4
 8010570:	6028      	str	r0, [r5, #0]
 8010572:	0635      	lsls	r5, r6, #24
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	d501      	bpl.n	801057c <_printf_i+0x1cc>
 8010578:	6019      	str	r1, [r3, #0]
 801057a:	e002      	b.n	8010582 <_printf_i+0x1d2>
 801057c:	0670      	lsls	r0, r6, #25
 801057e:	d5fb      	bpl.n	8010578 <_printf_i+0x1c8>
 8010580:	8019      	strh	r1, [r3, #0]
 8010582:	2300      	movs	r3, #0
 8010584:	6123      	str	r3, [r4, #16]
 8010586:	4615      	mov	r5, r2
 8010588:	e7ba      	b.n	8010500 <_printf_i+0x150>
 801058a:	682b      	ldr	r3, [r5, #0]
 801058c:	1d1a      	adds	r2, r3, #4
 801058e:	602a      	str	r2, [r5, #0]
 8010590:	681d      	ldr	r5, [r3, #0]
 8010592:	6862      	ldr	r2, [r4, #4]
 8010594:	2100      	movs	r1, #0
 8010596:	4628      	mov	r0, r5
 8010598:	f7ef fe22 	bl	80001e0 <memchr>
 801059c:	b108      	cbz	r0, 80105a2 <_printf_i+0x1f2>
 801059e:	1b40      	subs	r0, r0, r5
 80105a0:	6060      	str	r0, [r4, #4]
 80105a2:	6863      	ldr	r3, [r4, #4]
 80105a4:	6123      	str	r3, [r4, #16]
 80105a6:	2300      	movs	r3, #0
 80105a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80105ac:	e7a8      	b.n	8010500 <_printf_i+0x150>
 80105ae:	6923      	ldr	r3, [r4, #16]
 80105b0:	462a      	mov	r2, r5
 80105b2:	4649      	mov	r1, r9
 80105b4:	4640      	mov	r0, r8
 80105b6:	47d0      	blx	sl
 80105b8:	3001      	adds	r0, #1
 80105ba:	d0ab      	beq.n	8010514 <_printf_i+0x164>
 80105bc:	6823      	ldr	r3, [r4, #0]
 80105be:	079b      	lsls	r3, r3, #30
 80105c0:	d413      	bmi.n	80105ea <_printf_i+0x23a>
 80105c2:	68e0      	ldr	r0, [r4, #12]
 80105c4:	9b03      	ldr	r3, [sp, #12]
 80105c6:	4298      	cmp	r0, r3
 80105c8:	bfb8      	it	lt
 80105ca:	4618      	movlt	r0, r3
 80105cc:	e7a4      	b.n	8010518 <_printf_i+0x168>
 80105ce:	2301      	movs	r3, #1
 80105d0:	4632      	mov	r2, r6
 80105d2:	4649      	mov	r1, r9
 80105d4:	4640      	mov	r0, r8
 80105d6:	47d0      	blx	sl
 80105d8:	3001      	adds	r0, #1
 80105da:	d09b      	beq.n	8010514 <_printf_i+0x164>
 80105dc:	3501      	adds	r5, #1
 80105de:	68e3      	ldr	r3, [r4, #12]
 80105e0:	9903      	ldr	r1, [sp, #12]
 80105e2:	1a5b      	subs	r3, r3, r1
 80105e4:	42ab      	cmp	r3, r5
 80105e6:	dcf2      	bgt.n	80105ce <_printf_i+0x21e>
 80105e8:	e7eb      	b.n	80105c2 <_printf_i+0x212>
 80105ea:	2500      	movs	r5, #0
 80105ec:	f104 0619 	add.w	r6, r4, #25
 80105f0:	e7f5      	b.n	80105de <_printf_i+0x22e>
 80105f2:	bf00      	nop
 80105f4:	080130de 	.word	0x080130de
 80105f8:	080130ef 	.word	0x080130ef

080105fc <iprintf>:
 80105fc:	b40f      	push	{r0, r1, r2, r3}
 80105fe:	4b0a      	ldr	r3, [pc, #40]	; (8010628 <iprintf+0x2c>)
 8010600:	b513      	push	{r0, r1, r4, lr}
 8010602:	681c      	ldr	r4, [r3, #0]
 8010604:	b124      	cbz	r4, 8010610 <iprintf+0x14>
 8010606:	69a3      	ldr	r3, [r4, #24]
 8010608:	b913      	cbnz	r3, 8010610 <iprintf+0x14>
 801060a:	4620      	mov	r0, r4
 801060c:	f7ff fa1c 	bl	800fa48 <__sinit>
 8010610:	ab05      	add	r3, sp, #20
 8010612:	9a04      	ldr	r2, [sp, #16]
 8010614:	68a1      	ldr	r1, [r4, #8]
 8010616:	9301      	str	r3, [sp, #4]
 8010618:	4620      	mov	r0, r4
 801061a:	f001 fdf9 	bl	8012210 <_vfiprintf_r>
 801061e:	b002      	add	sp, #8
 8010620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010624:	b004      	add	sp, #16
 8010626:	4770      	bx	lr
 8010628:	20000018 	.word	0x20000018

0801062c <_puts_r>:
 801062c:	b570      	push	{r4, r5, r6, lr}
 801062e:	460e      	mov	r6, r1
 8010630:	4605      	mov	r5, r0
 8010632:	b118      	cbz	r0, 801063c <_puts_r+0x10>
 8010634:	6983      	ldr	r3, [r0, #24]
 8010636:	b90b      	cbnz	r3, 801063c <_puts_r+0x10>
 8010638:	f7ff fa06 	bl	800fa48 <__sinit>
 801063c:	69ab      	ldr	r3, [r5, #24]
 801063e:	68ac      	ldr	r4, [r5, #8]
 8010640:	b913      	cbnz	r3, 8010648 <_puts_r+0x1c>
 8010642:	4628      	mov	r0, r5
 8010644:	f7ff fa00 	bl	800fa48 <__sinit>
 8010648:	4b2c      	ldr	r3, [pc, #176]	; (80106fc <_puts_r+0xd0>)
 801064a:	429c      	cmp	r4, r3
 801064c:	d120      	bne.n	8010690 <_puts_r+0x64>
 801064e:	686c      	ldr	r4, [r5, #4]
 8010650:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010652:	07db      	lsls	r3, r3, #31
 8010654:	d405      	bmi.n	8010662 <_puts_r+0x36>
 8010656:	89a3      	ldrh	r3, [r4, #12]
 8010658:	0598      	lsls	r0, r3, #22
 801065a:	d402      	bmi.n	8010662 <_puts_r+0x36>
 801065c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801065e:	f7ff fab6 	bl	800fbce <__retarget_lock_acquire_recursive>
 8010662:	89a3      	ldrh	r3, [r4, #12]
 8010664:	0719      	lsls	r1, r3, #28
 8010666:	d51d      	bpl.n	80106a4 <_puts_r+0x78>
 8010668:	6923      	ldr	r3, [r4, #16]
 801066a:	b1db      	cbz	r3, 80106a4 <_puts_r+0x78>
 801066c:	3e01      	subs	r6, #1
 801066e:	68a3      	ldr	r3, [r4, #8]
 8010670:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010674:	3b01      	subs	r3, #1
 8010676:	60a3      	str	r3, [r4, #8]
 8010678:	bb39      	cbnz	r1, 80106ca <_puts_r+0x9e>
 801067a:	2b00      	cmp	r3, #0
 801067c:	da38      	bge.n	80106f0 <_puts_r+0xc4>
 801067e:	4622      	mov	r2, r4
 8010680:	210a      	movs	r1, #10
 8010682:	4628      	mov	r0, r5
 8010684:	f000 f906 	bl	8010894 <__swbuf_r>
 8010688:	3001      	adds	r0, #1
 801068a:	d011      	beq.n	80106b0 <_puts_r+0x84>
 801068c:	250a      	movs	r5, #10
 801068e:	e011      	b.n	80106b4 <_puts_r+0x88>
 8010690:	4b1b      	ldr	r3, [pc, #108]	; (8010700 <_puts_r+0xd4>)
 8010692:	429c      	cmp	r4, r3
 8010694:	d101      	bne.n	801069a <_puts_r+0x6e>
 8010696:	68ac      	ldr	r4, [r5, #8]
 8010698:	e7da      	b.n	8010650 <_puts_r+0x24>
 801069a:	4b1a      	ldr	r3, [pc, #104]	; (8010704 <_puts_r+0xd8>)
 801069c:	429c      	cmp	r4, r3
 801069e:	bf08      	it	eq
 80106a0:	68ec      	ldreq	r4, [r5, #12]
 80106a2:	e7d5      	b.n	8010650 <_puts_r+0x24>
 80106a4:	4621      	mov	r1, r4
 80106a6:	4628      	mov	r0, r5
 80106a8:	f000 f958 	bl	801095c <__swsetup_r>
 80106ac:	2800      	cmp	r0, #0
 80106ae:	d0dd      	beq.n	801066c <_puts_r+0x40>
 80106b0:	f04f 35ff 	mov.w	r5, #4294967295
 80106b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80106b6:	07da      	lsls	r2, r3, #31
 80106b8:	d405      	bmi.n	80106c6 <_puts_r+0x9a>
 80106ba:	89a3      	ldrh	r3, [r4, #12]
 80106bc:	059b      	lsls	r3, r3, #22
 80106be:	d402      	bmi.n	80106c6 <_puts_r+0x9a>
 80106c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80106c2:	f7ff fa85 	bl	800fbd0 <__retarget_lock_release_recursive>
 80106c6:	4628      	mov	r0, r5
 80106c8:	bd70      	pop	{r4, r5, r6, pc}
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	da04      	bge.n	80106d8 <_puts_r+0xac>
 80106ce:	69a2      	ldr	r2, [r4, #24]
 80106d0:	429a      	cmp	r2, r3
 80106d2:	dc06      	bgt.n	80106e2 <_puts_r+0xb6>
 80106d4:	290a      	cmp	r1, #10
 80106d6:	d004      	beq.n	80106e2 <_puts_r+0xb6>
 80106d8:	6823      	ldr	r3, [r4, #0]
 80106da:	1c5a      	adds	r2, r3, #1
 80106dc:	6022      	str	r2, [r4, #0]
 80106de:	7019      	strb	r1, [r3, #0]
 80106e0:	e7c5      	b.n	801066e <_puts_r+0x42>
 80106e2:	4622      	mov	r2, r4
 80106e4:	4628      	mov	r0, r5
 80106e6:	f000 f8d5 	bl	8010894 <__swbuf_r>
 80106ea:	3001      	adds	r0, #1
 80106ec:	d1bf      	bne.n	801066e <_puts_r+0x42>
 80106ee:	e7df      	b.n	80106b0 <_puts_r+0x84>
 80106f0:	6823      	ldr	r3, [r4, #0]
 80106f2:	250a      	movs	r5, #10
 80106f4:	1c5a      	adds	r2, r3, #1
 80106f6:	6022      	str	r2, [r4, #0]
 80106f8:	701d      	strb	r5, [r3, #0]
 80106fa:	e7db      	b.n	80106b4 <_puts_r+0x88>
 80106fc:	08013088 	.word	0x08013088
 8010700:	080130a8 	.word	0x080130a8
 8010704:	08013068 	.word	0x08013068

08010708 <puts>:
 8010708:	4b02      	ldr	r3, [pc, #8]	; (8010714 <puts+0xc>)
 801070a:	4601      	mov	r1, r0
 801070c:	6818      	ldr	r0, [r3, #0]
 801070e:	f7ff bf8d 	b.w	801062c <_puts_r>
 8010712:	bf00      	nop
 8010714:	20000018 	.word	0x20000018

08010718 <cleanup_glue>:
 8010718:	b538      	push	{r3, r4, r5, lr}
 801071a:	460c      	mov	r4, r1
 801071c:	6809      	ldr	r1, [r1, #0]
 801071e:	4605      	mov	r5, r0
 8010720:	b109      	cbz	r1, 8010726 <cleanup_glue+0xe>
 8010722:	f7ff fff9 	bl	8010718 <cleanup_glue>
 8010726:	4621      	mov	r1, r4
 8010728:	4628      	mov	r0, r5
 801072a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801072e:	f001 bcf9 	b.w	8012124 <_free_r>
	...

08010734 <_reclaim_reent>:
 8010734:	4b2c      	ldr	r3, [pc, #176]	; (80107e8 <_reclaim_reent+0xb4>)
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	4283      	cmp	r3, r0
 801073a:	b570      	push	{r4, r5, r6, lr}
 801073c:	4604      	mov	r4, r0
 801073e:	d051      	beq.n	80107e4 <_reclaim_reent+0xb0>
 8010740:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8010742:	b143      	cbz	r3, 8010756 <_reclaim_reent+0x22>
 8010744:	68db      	ldr	r3, [r3, #12]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d14a      	bne.n	80107e0 <_reclaim_reent+0xac>
 801074a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801074c:	6819      	ldr	r1, [r3, #0]
 801074e:	b111      	cbz	r1, 8010756 <_reclaim_reent+0x22>
 8010750:	4620      	mov	r0, r4
 8010752:	f001 fce7 	bl	8012124 <_free_r>
 8010756:	6961      	ldr	r1, [r4, #20]
 8010758:	b111      	cbz	r1, 8010760 <_reclaim_reent+0x2c>
 801075a:	4620      	mov	r0, r4
 801075c:	f001 fce2 	bl	8012124 <_free_r>
 8010760:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8010762:	b111      	cbz	r1, 801076a <_reclaim_reent+0x36>
 8010764:	4620      	mov	r0, r4
 8010766:	f001 fcdd 	bl	8012124 <_free_r>
 801076a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801076c:	b111      	cbz	r1, 8010774 <_reclaim_reent+0x40>
 801076e:	4620      	mov	r0, r4
 8010770:	f001 fcd8 	bl	8012124 <_free_r>
 8010774:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8010776:	b111      	cbz	r1, 801077e <_reclaim_reent+0x4a>
 8010778:	4620      	mov	r0, r4
 801077a:	f001 fcd3 	bl	8012124 <_free_r>
 801077e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8010780:	b111      	cbz	r1, 8010788 <_reclaim_reent+0x54>
 8010782:	4620      	mov	r0, r4
 8010784:	f001 fcce 	bl	8012124 <_free_r>
 8010788:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801078a:	b111      	cbz	r1, 8010792 <_reclaim_reent+0x5e>
 801078c:	4620      	mov	r0, r4
 801078e:	f001 fcc9 	bl	8012124 <_free_r>
 8010792:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8010794:	b111      	cbz	r1, 801079c <_reclaim_reent+0x68>
 8010796:	4620      	mov	r0, r4
 8010798:	f001 fcc4 	bl	8012124 <_free_r>
 801079c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801079e:	b111      	cbz	r1, 80107a6 <_reclaim_reent+0x72>
 80107a0:	4620      	mov	r0, r4
 80107a2:	f001 fcbf 	bl	8012124 <_free_r>
 80107a6:	69a3      	ldr	r3, [r4, #24]
 80107a8:	b1e3      	cbz	r3, 80107e4 <_reclaim_reent+0xb0>
 80107aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80107ac:	4620      	mov	r0, r4
 80107ae:	4798      	blx	r3
 80107b0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80107b2:	b1b9      	cbz	r1, 80107e4 <_reclaim_reent+0xb0>
 80107b4:	4620      	mov	r0, r4
 80107b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80107ba:	f7ff bfad 	b.w	8010718 <cleanup_glue>
 80107be:	5949      	ldr	r1, [r1, r5]
 80107c0:	b941      	cbnz	r1, 80107d4 <_reclaim_reent+0xa0>
 80107c2:	3504      	adds	r5, #4
 80107c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80107c6:	2d80      	cmp	r5, #128	; 0x80
 80107c8:	68d9      	ldr	r1, [r3, #12]
 80107ca:	d1f8      	bne.n	80107be <_reclaim_reent+0x8a>
 80107cc:	4620      	mov	r0, r4
 80107ce:	f001 fca9 	bl	8012124 <_free_r>
 80107d2:	e7ba      	b.n	801074a <_reclaim_reent+0x16>
 80107d4:	680e      	ldr	r6, [r1, #0]
 80107d6:	4620      	mov	r0, r4
 80107d8:	f001 fca4 	bl	8012124 <_free_r>
 80107dc:	4631      	mov	r1, r6
 80107de:	e7ef      	b.n	80107c0 <_reclaim_reent+0x8c>
 80107e0:	2500      	movs	r5, #0
 80107e2:	e7ef      	b.n	80107c4 <_reclaim_reent+0x90>
 80107e4:	bd70      	pop	{r4, r5, r6, pc}
 80107e6:	bf00      	nop
 80107e8:	20000018 	.word	0x20000018

080107ec <_sbrk_r>:
 80107ec:	b538      	push	{r3, r4, r5, lr}
 80107ee:	4d06      	ldr	r5, [pc, #24]	; (8010808 <_sbrk_r+0x1c>)
 80107f0:	2300      	movs	r3, #0
 80107f2:	4604      	mov	r4, r0
 80107f4:	4608      	mov	r0, r1
 80107f6:	602b      	str	r3, [r5, #0]
 80107f8:	f7f2 fb20 	bl	8002e3c <_sbrk>
 80107fc:	1c43      	adds	r3, r0, #1
 80107fe:	d102      	bne.n	8010806 <_sbrk_r+0x1a>
 8010800:	682b      	ldr	r3, [r5, #0]
 8010802:	b103      	cbz	r3, 8010806 <_sbrk_r+0x1a>
 8010804:	6023      	str	r3, [r4, #0]
 8010806:	bd38      	pop	{r3, r4, r5, pc}
 8010808:	20005708 	.word	0x20005708

0801080c <__sread>:
 801080c:	b510      	push	{r4, lr}
 801080e:	460c      	mov	r4, r1
 8010810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010814:	f001 fe2c 	bl	8012470 <_read_r>
 8010818:	2800      	cmp	r0, #0
 801081a:	bfab      	itete	ge
 801081c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801081e:	89a3      	ldrhlt	r3, [r4, #12]
 8010820:	181b      	addge	r3, r3, r0
 8010822:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010826:	bfac      	ite	ge
 8010828:	6563      	strge	r3, [r4, #84]	; 0x54
 801082a:	81a3      	strhlt	r3, [r4, #12]
 801082c:	bd10      	pop	{r4, pc}

0801082e <__swrite>:
 801082e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010832:	461f      	mov	r7, r3
 8010834:	898b      	ldrh	r3, [r1, #12]
 8010836:	05db      	lsls	r3, r3, #23
 8010838:	4605      	mov	r5, r0
 801083a:	460c      	mov	r4, r1
 801083c:	4616      	mov	r6, r2
 801083e:	d505      	bpl.n	801084c <__swrite+0x1e>
 8010840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010844:	2302      	movs	r3, #2
 8010846:	2200      	movs	r2, #0
 8010848:	f001 f846 	bl	80118d8 <_lseek_r>
 801084c:	89a3      	ldrh	r3, [r4, #12]
 801084e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010852:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010856:	81a3      	strh	r3, [r4, #12]
 8010858:	4632      	mov	r2, r6
 801085a:	463b      	mov	r3, r7
 801085c:	4628      	mov	r0, r5
 801085e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010862:	f000 b869 	b.w	8010938 <_write_r>

08010866 <__sseek>:
 8010866:	b510      	push	{r4, lr}
 8010868:	460c      	mov	r4, r1
 801086a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801086e:	f001 f833 	bl	80118d8 <_lseek_r>
 8010872:	1c43      	adds	r3, r0, #1
 8010874:	89a3      	ldrh	r3, [r4, #12]
 8010876:	bf15      	itete	ne
 8010878:	6560      	strne	r0, [r4, #84]	; 0x54
 801087a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801087e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010882:	81a3      	strheq	r3, [r4, #12]
 8010884:	bf18      	it	ne
 8010886:	81a3      	strhne	r3, [r4, #12]
 8010888:	bd10      	pop	{r4, pc}

0801088a <__sclose>:
 801088a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801088e:	f000 b8d3 	b.w	8010a38 <_close_r>
	...

08010894 <__swbuf_r>:
 8010894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010896:	460e      	mov	r6, r1
 8010898:	4614      	mov	r4, r2
 801089a:	4605      	mov	r5, r0
 801089c:	b118      	cbz	r0, 80108a6 <__swbuf_r+0x12>
 801089e:	6983      	ldr	r3, [r0, #24]
 80108a0:	b90b      	cbnz	r3, 80108a6 <__swbuf_r+0x12>
 80108a2:	f7ff f8d1 	bl	800fa48 <__sinit>
 80108a6:	4b21      	ldr	r3, [pc, #132]	; (801092c <__swbuf_r+0x98>)
 80108a8:	429c      	cmp	r4, r3
 80108aa:	d12b      	bne.n	8010904 <__swbuf_r+0x70>
 80108ac:	686c      	ldr	r4, [r5, #4]
 80108ae:	69a3      	ldr	r3, [r4, #24]
 80108b0:	60a3      	str	r3, [r4, #8]
 80108b2:	89a3      	ldrh	r3, [r4, #12]
 80108b4:	071a      	lsls	r2, r3, #28
 80108b6:	d52f      	bpl.n	8010918 <__swbuf_r+0x84>
 80108b8:	6923      	ldr	r3, [r4, #16]
 80108ba:	b36b      	cbz	r3, 8010918 <__swbuf_r+0x84>
 80108bc:	6923      	ldr	r3, [r4, #16]
 80108be:	6820      	ldr	r0, [r4, #0]
 80108c0:	1ac0      	subs	r0, r0, r3
 80108c2:	6963      	ldr	r3, [r4, #20]
 80108c4:	b2f6      	uxtb	r6, r6
 80108c6:	4283      	cmp	r3, r0
 80108c8:	4637      	mov	r7, r6
 80108ca:	dc04      	bgt.n	80108d6 <__swbuf_r+0x42>
 80108cc:	4621      	mov	r1, r4
 80108ce:	4628      	mov	r0, r5
 80108d0:	f000 ffc2 	bl	8011858 <_fflush_r>
 80108d4:	bb30      	cbnz	r0, 8010924 <__swbuf_r+0x90>
 80108d6:	68a3      	ldr	r3, [r4, #8]
 80108d8:	3b01      	subs	r3, #1
 80108da:	60a3      	str	r3, [r4, #8]
 80108dc:	6823      	ldr	r3, [r4, #0]
 80108de:	1c5a      	adds	r2, r3, #1
 80108e0:	6022      	str	r2, [r4, #0]
 80108e2:	701e      	strb	r6, [r3, #0]
 80108e4:	6963      	ldr	r3, [r4, #20]
 80108e6:	3001      	adds	r0, #1
 80108e8:	4283      	cmp	r3, r0
 80108ea:	d004      	beq.n	80108f6 <__swbuf_r+0x62>
 80108ec:	89a3      	ldrh	r3, [r4, #12]
 80108ee:	07db      	lsls	r3, r3, #31
 80108f0:	d506      	bpl.n	8010900 <__swbuf_r+0x6c>
 80108f2:	2e0a      	cmp	r6, #10
 80108f4:	d104      	bne.n	8010900 <__swbuf_r+0x6c>
 80108f6:	4621      	mov	r1, r4
 80108f8:	4628      	mov	r0, r5
 80108fa:	f000 ffad 	bl	8011858 <_fflush_r>
 80108fe:	b988      	cbnz	r0, 8010924 <__swbuf_r+0x90>
 8010900:	4638      	mov	r0, r7
 8010902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010904:	4b0a      	ldr	r3, [pc, #40]	; (8010930 <__swbuf_r+0x9c>)
 8010906:	429c      	cmp	r4, r3
 8010908:	d101      	bne.n	801090e <__swbuf_r+0x7a>
 801090a:	68ac      	ldr	r4, [r5, #8]
 801090c:	e7cf      	b.n	80108ae <__swbuf_r+0x1a>
 801090e:	4b09      	ldr	r3, [pc, #36]	; (8010934 <__swbuf_r+0xa0>)
 8010910:	429c      	cmp	r4, r3
 8010912:	bf08      	it	eq
 8010914:	68ec      	ldreq	r4, [r5, #12]
 8010916:	e7ca      	b.n	80108ae <__swbuf_r+0x1a>
 8010918:	4621      	mov	r1, r4
 801091a:	4628      	mov	r0, r5
 801091c:	f000 f81e 	bl	801095c <__swsetup_r>
 8010920:	2800      	cmp	r0, #0
 8010922:	d0cb      	beq.n	80108bc <__swbuf_r+0x28>
 8010924:	f04f 37ff 	mov.w	r7, #4294967295
 8010928:	e7ea      	b.n	8010900 <__swbuf_r+0x6c>
 801092a:	bf00      	nop
 801092c:	08013088 	.word	0x08013088
 8010930:	080130a8 	.word	0x080130a8
 8010934:	08013068 	.word	0x08013068

08010938 <_write_r>:
 8010938:	b538      	push	{r3, r4, r5, lr}
 801093a:	4d07      	ldr	r5, [pc, #28]	; (8010958 <_write_r+0x20>)
 801093c:	4604      	mov	r4, r0
 801093e:	4608      	mov	r0, r1
 8010940:	4611      	mov	r1, r2
 8010942:	2200      	movs	r2, #0
 8010944:	602a      	str	r2, [r5, #0]
 8010946:	461a      	mov	r2, r3
 8010948:	f7f2 fa27 	bl	8002d9a <_write>
 801094c:	1c43      	adds	r3, r0, #1
 801094e:	d102      	bne.n	8010956 <_write_r+0x1e>
 8010950:	682b      	ldr	r3, [r5, #0]
 8010952:	b103      	cbz	r3, 8010956 <_write_r+0x1e>
 8010954:	6023      	str	r3, [r4, #0]
 8010956:	bd38      	pop	{r3, r4, r5, pc}
 8010958:	20005708 	.word	0x20005708

0801095c <__swsetup_r>:
 801095c:	4b32      	ldr	r3, [pc, #200]	; (8010a28 <__swsetup_r+0xcc>)
 801095e:	b570      	push	{r4, r5, r6, lr}
 8010960:	681d      	ldr	r5, [r3, #0]
 8010962:	4606      	mov	r6, r0
 8010964:	460c      	mov	r4, r1
 8010966:	b125      	cbz	r5, 8010972 <__swsetup_r+0x16>
 8010968:	69ab      	ldr	r3, [r5, #24]
 801096a:	b913      	cbnz	r3, 8010972 <__swsetup_r+0x16>
 801096c:	4628      	mov	r0, r5
 801096e:	f7ff f86b 	bl	800fa48 <__sinit>
 8010972:	4b2e      	ldr	r3, [pc, #184]	; (8010a2c <__swsetup_r+0xd0>)
 8010974:	429c      	cmp	r4, r3
 8010976:	d10f      	bne.n	8010998 <__swsetup_r+0x3c>
 8010978:	686c      	ldr	r4, [r5, #4]
 801097a:	89a3      	ldrh	r3, [r4, #12]
 801097c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010980:	0719      	lsls	r1, r3, #28
 8010982:	d42c      	bmi.n	80109de <__swsetup_r+0x82>
 8010984:	06dd      	lsls	r5, r3, #27
 8010986:	d411      	bmi.n	80109ac <__swsetup_r+0x50>
 8010988:	2309      	movs	r3, #9
 801098a:	6033      	str	r3, [r6, #0]
 801098c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010990:	81a3      	strh	r3, [r4, #12]
 8010992:	f04f 30ff 	mov.w	r0, #4294967295
 8010996:	e03e      	b.n	8010a16 <__swsetup_r+0xba>
 8010998:	4b25      	ldr	r3, [pc, #148]	; (8010a30 <__swsetup_r+0xd4>)
 801099a:	429c      	cmp	r4, r3
 801099c:	d101      	bne.n	80109a2 <__swsetup_r+0x46>
 801099e:	68ac      	ldr	r4, [r5, #8]
 80109a0:	e7eb      	b.n	801097a <__swsetup_r+0x1e>
 80109a2:	4b24      	ldr	r3, [pc, #144]	; (8010a34 <__swsetup_r+0xd8>)
 80109a4:	429c      	cmp	r4, r3
 80109a6:	bf08      	it	eq
 80109a8:	68ec      	ldreq	r4, [r5, #12]
 80109aa:	e7e6      	b.n	801097a <__swsetup_r+0x1e>
 80109ac:	0758      	lsls	r0, r3, #29
 80109ae:	d512      	bpl.n	80109d6 <__swsetup_r+0x7a>
 80109b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80109b2:	b141      	cbz	r1, 80109c6 <__swsetup_r+0x6a>
 80109b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80109b8:	4299      	cmp	r1, r3
 80109ba:	d002      	beq.n	80109c2 <__swsetup_r+0x66>
 80109bc:	4630      	mov	r0, r6
 80109be:	f001 fbb1 	bl	8012124 <_free_r>
 80109c2:	2300      	movs	r3, #0
 80109c4:	6363      	str	r3, [r4, #52]	; 0x34
 80109c6:	89a3      	ldrh	r3, [r4, #12]
 80109c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80109cc:	81a3      	strh	r3, [r4, #12]
 80109ce:	2300      	movs	r3, #0
 80109d0:	6063      	str	r3, [r4, #4]
 80109d2:	6923      	ldr	r3, [r4, #16]
 80109d4:	6023      	str	r3, [r4, #0]
 80109d6:	89a3      	ldrh	r3, [r4, #12]
 80109d8:	f043 0308 	orr.w	r3, r3, #8
 80109dc:	81a3      	strh	r3, [r4, #12]
 80109de:	6923      	ldr	r3, [r4, #16]
 80109e0:	b94b      	cbnz	r3, 80109f6 <__swsetup_r+0x9a>
 80109e2:	89a3      	ldrh	r3, [r4, #12]
 80109e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80109e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80109ec:	d003      	beq.n	80109f6 <__swsetup_r+0x9a>
 80109ee:	4621      	mov	r1, r4
 80109f0:	4630      	mov	r0, r6
 80109f2:	f000 ffa9 	bl	8011948 <__smakebuf_r>
 80109f6:	89a0      	ldrh	r0, [r4, #12]
 80109f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80109fc:	f010 0301 	ands.w	r3, r0, #1
 8010a00:	d00a      	beq.n	8010a18 <__swsetup_r+0xbc>
 8010a02:	2300      	movs	r3, #0
 8010a04:	60a3      	str	r3, [r4, #8]
 8010a06:	6963      	ldr	r3, [r4, #20]
 8010a08:	425b      	negs	r3, r3
 8010a0a:	61a3      	str	r3, [r4, #24]
 8010a0c:	6923      	ldr	r3, [r4, #16]
 8010a0e:	b943      	cbnz	r3, 8010a22 <__swsetup_r+0xc6>
 8010a10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010a14:	d1ba      	bne.n	801098c <__swsetup_r+0x30>
 8010a16:	bd70      	pop	{r4, r5, r6, pc}
 8010a18:	0781      	lsls	r1, r0, #30
 8010a1a:	bf58      	it	pl
 8010a1c:	6963      	ldrpl	r3, [r4, #20]
 8010a1e:	60a3      	str	r3, [r4, #8]
 8010a20:	e7f4      	b.n	8010a0c <__swsetup_r+0xb0>
 8010a22:	2000      	movs	r0, #0
 8010a24:	e7f7      	b.n	8010a16 <__swsetup_r+0xba>
 8010a26:	bf00      	nop
 8010a28:	20000018 	.word	0x20000018
 8010a2c:	08013088 	.word	0x08013088
 8010a30:	080130a8 	.word	0x080130a8
 8010a34:	08013068 	.word	0x08013068

08010a38 <_close_r>:
 8010a38:	b538      	push	{r3, r4, r5, lr}
 8010a3a:	4d06      	ldr	r5, [pc, #24]	; (8010a54 <_close_r+0x1c>)
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	4604      	mov	r4, r0
 8010a40:	4608      	mov	r0, r1
 8010a42:	602b      	str	r3, [r5, #0]
 8010a44:	f7f2 f9c5 	bl	8002dd2 <_close>
 8010a48:	1c43      	adds	r3, r0, #1
 8010a4a:	d102      	bne.n	8010a52 <_close_r+0x1a>
 8010a4c:	682b      	ldr	r3, [r5, #0]
 8010a4e:	b103      	cbz	r3, 8010a52 <_close_r+0x1a>
 8010a50:	6023      	str	r3, [r4, #0]
 8010a52:	bd38      	pop	{r3, r4, r5, pc}
 8010a54:	20005708 	.word	0x20005708

08010a58 <quorem>:
 8010a58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a5c:	6903      	ldr	r3, [r0, #16]
 8010a5e:	690c      	ldr	r4, [r1, #16]
 8010a60:	42a3      	cmp	r3, r4
 8010a62:	4607      	mov	r7, r0
 8010a64:	f2c0 8081 	blt.w	8010b6a <quorem+0x112>
 8010a68:	3c01      	subs	r4, #1
 8010a6a:	f101 0814 	add.w	r8, r1, #20
 8010a6e:	f100 0514 	add.w	r5, r0, #20
 8010a72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a76:	9301      	str	r3, [sp, #4]
 8010a78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010a7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a80:	3301      	adds	r3, #1
 8010a82:	429a      	cmp	r2, r3
 8010a84:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010a88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010a8c:	fbb2 f6f3 	udiv	r6, r2, r3
 8010a90:	d331      	bcc.n	8010af6 <quorem+0x9e>
 8010a92:	f04f 0e00 	mov.w	lr, #0
 8010a96:	4640      	mov	r0, r8
 8010a98:	46ac      	mov	ip, r5
 8010a9a:	46f2      	mov	sl, lr
 8010a9c:	f850 2b04 	ldr.w	r2, [r0], #4
 8010aa0:	b293      	uxth	r3, r2
 8010aa2:	fb06 e303 	mla	r3, r6, r3, lr
 8010aa6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010aaa:	b29b      	uxth	r3, r3
 8010aac:	ebaa 0303 	sub.w	r3, sl, r3
 8010ab0:	f8dc a000 	ldr.w	sl, [ip]
 8010ab4:	0c12      	lsrs	r2, r2, #16
 8010ab6:	fa13 f38a 	uxtah	r3, r3, sl
 8010aba:	fb06 e202 	mla	r2, r6, r2, lr
 8010abe:	9300      	str	r3, [sp, #0]
 8010ac0:	9b00      	ldr	r3, [sp, #0]
 8010ac2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010ac6:	b292      	uxth	r2, r2
 8010ac8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010acc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010ad0:	f8bd 3000 	ldrh.w	r3, [sp]
 8010ad4:	4581      	cmp	r9, r0
 8010ad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010ada:	f84c 3b04 	str.w	r3, [ip], #4
 8010ade:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010ae2:	d2db      	bcs.n	8010a9c <quorem+0x44>
 8010ae4:	f855 300b 	ldr.w	r3, [r5, fp]
 8010ae8:	b92b      	cbnz	r3, 8010af6 <quorem+0x9e>
 8010aea:	9b01      	ldr	r3, [sp, #4]
 8010aec:	3b04      	subs	r3, #4
 8010aee:	429d      	cmp	r5, r3
 8010af0:	461a      	mov	r2, r3
 8010af2:	d32e      	bcc.n	8010b52 <quorem+0xfa>
 8010af4:	613c      	str	r4, [r7, #16]
 8010af6:	4638      	mov	r0, r7
 8010af8:	f001 f9fc 	bl	8011ef4 <__mcmp>
 8010afc:	2800      	cmp	r0, #0
 8010afe:	db24      	blt.n	8010b4a <quorem+0xf2>
 8010b00:	3601      	adds	r6, #1
 8010b02:	4628      	mov	r0, r5
 8010b04:	f04f 0c00 	mov.w	ip, #0
 8010b08:	f858 2b04 	ldr.w	r2, [r8], #4
 8010b0c:	f8d0 e000 	ldr.w	lr, [r0]
 8010b10:	b293      	uxth	r3, r2
 8010b12:	ebac 0303 	sub.w	r3, ip, r3
 8010b16:	0c12      	lsrs	r2, r2, #16
 8010b18:	fa13 f38e 	uxtah	r3, r3, lr
 8010b1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010b20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010b24:	b29b      	uxth	r3, r3
 8010b26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010b2a:	45c1      	cmp	r9, r8
 8010b2c:	f840 3b04 	str.w	r3, [r0], #4
 8010b30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010b34:	d2e8      	bcs.n	8010b08 <quorem+0xb0>
 8010b36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010b3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b3e:	b922      	cbnz	r2, 8010b4a <quorem+0xf2>
 8010b40:	3b04      	subs	r3, #4
 8010b42:	429d      	cmp	r5, r3
 8010b44:	461a      	mov	r2, r3
 8010b46:	d30a      	bcc.n	8010b5e <quorem+0x106>
 8010b48:	613c      	str	r4, [r7, #16]
 8010b4a:	4630      	mov	r0, r6
 8010b4c:	b003      	add	sp, #12
 8010b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b52:	6812      	ldr	r2, [r2, #0]
 8010b54:	3b04      	subs	r3, #4
 8010b56:	2a00      	cmp	r2, #0
 8010b58:	d1cc      	bne.n	8010af4 <quorem+0x9c>
 8010b5a:	3c01      	subs	r4, #1
 8010b5c:	e7c7      	b.n	8010aee <quorem+0x96>
 8010b5e:	6812      	ldr	r2, [r2, #0]
 8010b60:	3b04      	subs	r3, #4
 8010b62:	2a00      	cmp	r2, #0
 8010b64:	d1f0      	bne.n	8010b48 <quorem+0xf0>
 8010b66:	3c01      	subs	r4, #1
 8010b68:	e7eb      	b.n	8010b42 <quorem+0xea>
 8010b6a:	2000      	movs	r0, #0
 8010b6c:	e7ee      	b.n	8010b4c <quorem+0xf4>
	...

08010b70 <_dtoa_r>:
 8010b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b74:	ed2d 8b04 	vpush	{d8-d9}
 8010b78:	ec57 6b10 	vmov	r6, r7, d0
 8010b7c:	b093      	sub	sp, #76	; 0x4c
 8010b7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010b80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010b84:	9106      	str	r1, [sp, #24]
 8010b86:	ee10 aa10 	vmov	sl, s0
 8010b8a:	4604      	mov	r4, r0
 8010b8c:	9209      	str	r2, [sp, #36]	; 0x24
 8010b8e:	930c      	str	r3, [sp, #48]	; 0x30
 8010b90:	46bb      	mov	fp, r7
 8010b92:	b975      	cbnz	r5, 8010bb2 <_dtoa_r+0x42>
 8010b94:	2010      	movs	r0, #16
 8010b96:	f000 ff17 	bl	80119c8 <malloc>
 8010b9a:	4602      	mov	r2, r0
 8010b9c:	6260      	str	r0, [r4, #36]	; 0x24
 8010b9e:	b920      	cbnz	r0, 8010baa <_dtoa_r+0x3a>
 8010ba0:	4ba7      	ldr	r3, [pc, #668]	; (8010e40 <_dtoa_r+0x2d0>)
 8010ba2:	21ea      	movs	r1, #234	; 0xea
 8010ba4:	48a7      	ldr	r0, [pc, #668]	; (8010e44 <_dtoa_r+0x2d4>)
 8010ba6:	f001 fc75 	bl	8012494 <__assert_func>
 8010baa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010bae:	6005      	str	r5, [r0, #0]
 8010bb0:	60c5      	str	r5, [r0, #12]
 8010bb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bb4:	6819      	ldr	r1, [r3, #0]
 8010bb6:	b151      	cbz	r1, 8010bce <_dtoa_r+0x5e>
 8010bb8:	685a      	ldr	r2, [r3, #4]
 8010bba:	604a      	str	r2, [r1, #4]
 8010bbc:	2301      	movs	r3, #1
 8010bbe:	4093      	lsls	r3, r2
 8010bc0:	608b      	str	r3, [r1, #8]
 8010bc2:	4620      	mov	r0, r4
 8010bc4:	f000 ff54 	bl	8011a70 <_Bfree>
 8010bc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bca:	2200      	movs	r2, #0
 8010bcc:	601a      	str	r2, [r3, #0]
 8010bce:	1e3b      	subs	r3, r7, #0
 8010bd0:	bfaa      	itet	ge
 8010bd2:	2300      	movge	r3, #0
 8010bd4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010bd8:	f8c8 3000 	strge.w	r3, [r8]
 8010bdc:	4b9a      	ldr	r3, [pc, #616]	; (8010e48 <_dtoa_r+0x2d8>)
 8010bde:	bfbc      	itt	lt
 8010be0:	2201      	movlt	r2, #1
 8010be2:	f8c8 2000 	strlt.w	r2, [r8]
 8010be6:	ea33 030b 	bics.w	r3, r3, fp
 8010bea:	d11b      	bne.n	8010c24 <_dtoa_r+0xb4>
 8010bec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010bee:	f242 730f 	movw	r3, #9999	; 0x270f
 8010bf2:	6013      	str	r3, [r2, #0]
 8010bf4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010bf8:	4333      	orrs	r3, r6
 8010bfa:	f000 8592 	beq.w	8011722 <_dtoa_r+0xbb2>
 8010bfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c00:	b963      	cbnz	r3, 8010c1c <_dtoa_r+0xac>
 8010c02:	4b92      	ldr	r3, [pc, #584]	; (8010e4c <_dtoa_r+0x2dc>)
 8010c04:	e022      	b.n	8010c4c <_dtoa_r+0xdc>
 8010c06:	4b92      	ldr	r3, [pc, #584]	; (8010e50 <_dtoa_r+0x2e0>)
 8010c08:	9301      	str	r3, [sp, #4]
 8010c0a:	3308      	adds	r3, #8
 8010c0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010c0e:	6013      	str	r3, [r2, #0]
 8010c10:	9801      	ldr	r0, [sp, #4]
 8010c12:	b013      	add	sp, #76	; 0x4c
 8010c14:	ecbd 8b04 	vpop	{d8-d9}
 8010c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c1c:	4b8b      	ldr	r3, [pc, #556]	; (8010e4c <_dtoa_r+0x2dc>)
 8010c1e:	9301      	str	r3, [sp, #4]
 8010c20:	3303      	adds	r3, #3
 8010c22:	e7f3      	b.n	8010c0c <_dtoa_r+0x9c>
 8010c24:	2200      	movs	r2, #0
 8010c26:	2300      	movs	r3, #0
 8010c28:	4650      	mov	r0, sl
 8010c2a:	4659      	mov	r1, fp
 8010c2c:	f7ef ff4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8010c30:	ec4b ab19 	vmov	d9, sl, fp
 8010c34:	4680      	mov	r8, r0
 8010c36:	b158      	cbz	r0, 8010c50 <_dtoa_r+0xe0>
 8010c38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c3a:	2301      	movs	r3, #1
 8010c3c:	6013      	str	r3, [r2, #0]
 8010c3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	f000 856b 	beq.w	801171c <_dtoa_r+0xbac>
 8010c46:	4883      	ldr	r0, [pc, #524]	; (8010e54 <_dtoa_r+0x2e4>)
 8010c48:	6018      	str	r0, [r3, #0]
 8010c4a:	1e43      	subs	r3, r0, #1
 8010c4c:	9301      	str	r3, [sp, #4]
 8010c4e:	e7df      	b.n	8010c10 <_dtoa_r+0xa0>
 8010c50:	ec4b ab10 	vmov	d0, sl, fp
 8010c54:	aa10      	add	r2, sp, #64	; 0x40
 8010c56:	a911      	add	r1, sp, #68	; 0x44
 8010c58:	4620      	mov	r0, r4
 8010c5a:	f001 f9f1 	bl	8012040 <__d2b>
 8010c5e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010c62:	ee08 0a10 	vmov	s16, r0
 8010c66:	2d00      	cmp	r5, #0
 8010c68:	f000 8084 	beq.w	8010d74 <_dtoa_r+0x204>
 8010c6c:	ee19 3a90 	vmov	r3, s19
 8010c70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010c74:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010c78:	4656      	mov	r6, sl
 8010c7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010c7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010c82:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010c86:	4b74      	ldr	r3, [pc, #464]	; (8010e58 <_dtoa_r+0x2e8>)
 8010c88:	2200      	movs	r2, #0
 8010c8a:	4630      	mov	r0, r6
 8010c8c:	4639      	mov	r1, r7
 8010c8e:	f7ef fafb 	bl	8000288 <__aeabi_dsub>
 8010c92:	a365      	add	r3, pc, #404	; (adr r3, 8010e28 <_dtoa_r+0x2b8>)
 8010c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c98:	f7ef fcae 	bl	80005f8 <__aeabi_dmul>
 8010c9c:	a364      	add	r3, pc, #400	; (adr r3, 8010e30 <_dtoa_r+0x2c0>)
 8010c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca2:	f7ef faf3 	bl	800028c <__adddf3>
 8010ca6:	4606      	mov	r6, r0
 8010ca8:	4628      	mov	r0, r5
 8010caa:	460f      	mov	r7, r1
 8010cac:	f7ef fc3a 	bl	8000524 <__aeabi_i2d>
 8010cb0:	a361      	add	r3, pc, #388	; (adr r3, 8010e38 <_dtoa_r+0x2c8>)
 8010cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cb6:	f7ef fc9f 	bl	80005f8 <__aeabi_dmul>
 8010cba:	4602      	mov	r2, r0
 8010cbc:	460b      	mov	r3, r1
 8010cbe:	4630      	mov	r0, r6
 8010cc0:	4639      	mov	r1, r7
 8010cc2:	f7ef fae3 	bl	800028c <__adddf3>
 8010cc6:	4606      	mov	r6, r0
 8010cc8:	460f      	mov	r7, r1
 8010cca:	f7ef ff45 	bl	8000b58 <__aeabi_d2iz>
 8010cce:	2200      	movs	r2, #0
 8010cd0:	9000      	str	r0, [sp, #0]
 8010cd2:	2300      	movs	r3, #0
 8010cd4:	4630      	mov	r0, r6
 8010cd6:	4639      	mov	r1, r7
 8010cd8:	f7ef ff00 	bl	8000adc <__aeabi_dcmplt>
 8010cdc:	b150      	cbz	r0, 8010cf4 <_dtoa_r+0x184>
 8010cde:	9800      	ldr	r0, [sp, #0]
 8010ce0:	f7ef fc20 	bl	8000524 <__aeabi_i2d>
 8010ce4:	4632      	mov	r2, r6
 8010ce6:	463b      	mov	r3, r7
 8010ce8:	f7ef feee 	bl	8000ac8 <__aeabi_dcmpeq>
 8010cec:	b910      	cbnz	r0, 8010cf4 <_dtoa_r+0x184>
 8010cee:	9b00      	ldr	r3, [sp, #0]
 8010cf0:	3b01      	subs	r3, #1
 8010cf2:	9300      	str	r3, [sp, #0]
 8010cf4:	9b00      	ldr	r3, [sp, #0]
 8010cf6:	2b16      	cmp	r3, #22
 8010cf8:	d85a      	bhi.n	8010db0 <_dtoa_r+0x240>
 8010cfa:	9a00      	ldr	r2, [sp, #0]
 8010cfc:	4b57      	ldr	r3, [pc, #348]	; (8010e5c <_dtoa_r+0x2ec>)
 8010cfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d06:	ec51 0b19 	vmov	r0, r1, d9
 8010d0a:	f7ef fee7 	bl	8000adc <__aeabi_dcmplt>
 8010d0e:	2800      	cmp	r0, #0
 8010d10:	d050      	beq.n	8010db4 <_dtoa_r+0x244>
 8010d12:	9b00      	ldr	r3, [sp, #0]
 8010d14:	3b01      	subs	r3, #1
 8010d16:	9300      	str	r3, [sp, #0]
 8010d18:	2300      	movs	r3, #0
 8010d1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8010d1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010d1e:	1b5d      	subs	r5, r3, r5
 8010d20:	1e6b      	subs	r3, r5, #1
 8010d22:	9305      	str	r3, [sp, #20]
 8010d24:	bf45      	ittet	mi
 8010d26:	f1c5 0301 	rsbmi	r3, r5, #1
 8010d2a:	9304      	strmi	r3, [sp, #16]
 8010d2c:	2300      	movpl	r3, #0
 8010d2e:	2300      	movmi	r3, #0
 8010d30:	bf4c      	ite	mi
 8010d32:	9305      	strmi	r3, [sp, #20]
 8010d34:	9304      	strpl	r3, [sp, #16]
 8010d36:	9b00      	ldr	r3, [sp, #0]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	db3d      	blt.n	8010db8 <_dtoa_r+0x248>
 8010d3c:	9b05      	ldr	r3, [sp, #20]
 8010d3e:	9a00      	ldr	r2, [sp, #0]
 8010d40:	920a      	str	r2, [sp, #40]	; 0x28
 8010d42:	4413      	add	r3, r2
 8010d44:	9305      	str	r3, [sp, #20]
 8010d46:	2300      	movs	r3, #0
 8010d48:	9307      	str	r3, [sp, #28]
 8010d4a:	9b06      	ldr	r3, [sp, #24]
 8010d4c:	2b09      	cmp	r3, #9
 8010d4e:	f200 8089 	bhi.w	8010e64 <_dtoa_r+0x2f4>
 8010d52:	2b05      	cmp	r3, #5
 8010d54:	bfc4      	itt	gt
 8010d56:	3b04      	subgt	r3, #4
 8010d58:	9306      	strgt	r3, [sp, #24]
 8010d5a:	9b06      	ldr	r3, [sp, #24]
 8010d5c:	f1a3 0302 	sub.w	r3, r3, #2
 8010d60:	bfcc      	ite	gt
 8010d62:	2500      	movgt	r5, #0
 8010d64:	2501      	movle	r5, #1
 8010d66:	2b03      	cmp	r3, #3
 8010d68:	f200 8087 	bhi.w	8010e7a <_dtoa_r+0x30a>
 8010d6c:	e8df f003 	tbb	[pc, r3]
 8010d70:	59383a2d 	.word	0x59383a2d
 8010d74:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010d78:	441d      	add	r5, r3
 8010d7a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010d7e:	2b20      	cmp	r3, #32
 8010d80:	bfc1      	itttt	gt
 8010d82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010d86:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010d8a:	fa0b f303 	lslgt.w	r3, fp, r3
 8010d8e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010d92:	bfda      	itte	le
 8010d94:	f1c3 0320 	rsble	r3, r3, #32
 8010d98:	fa06 f003 	lslle.w	r0, r6, r3
 8010d9c:	4318      	orrgt	r0, r3
 8010d9e:	f7ef fbb1 	bl	8000504 <__aeabi_ui2d>
 8010da2:	2301      	movs	r3, #1
 8010da4:	4606      	mov	r6, r0
 8010da6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010daa:	3d01      	subs	r5, #1
 8010dac:	930e      	str	r3, [sp, #56]	; 0x38
 8010dae:	e76a      	b.n	8010c86 <_dtoa_r+0x116>
 8010db0:	2301      	movs	r3, #1
 8010db2:	e7b2      	b.n	8010d1a <_dtoa_r+0x1aa>
 8010db4:	900b      	str	r0, [sp, #44]	; 0x2c
 8010db6:	e7b1      	b.n	8010d1c <_dtoa_r+0x1ac>
 8010db8:	9b04      	ldr	r3, [sp, #16]
 8010dba:	9a00      	ldr	r2, [sp, #0]
 8010dbc:	1a9b      	subs	r3, r3, r2
 8010dbe:	9304      	str	r3, [sp, #16]
 8010dc0:	4253      	negs	r3, r2
 8010dc2:	9307      	str	r3, [sp, #28]
 8010dc4:	2300      	movs	r3, #0
 8010dc6:	930a      	str	r3, [sp, #40]	; 0x28
 8010dc8:	e7bf      	b.n	8010d4a <_dtoa_r+0x1da>
 8010dca:	2300      	movs	r3, #0
 8010dcc:	9308      	str	r3, [sp, #32]
 8010dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	dc55      	bgt.n	8010e80 <_dtoa_r+0x310>
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010dda:	461a      	mov	r2, r3
 8010ddc:	9209      	str	r2, [sp, #36]	; 0x24
 8010dde:	e00c      	b.n	8010dfa <_dtoa_r+0x28a>
 8010de0:	2301      	movs	r3, #1
 8010de2:	e7f3      	b.n	8010dcc <_dtoa_r+0x25c>
 8010de4:	2300      	movs	r3, #0
 8010de6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010de8:	9308      	str	r3, [sp, #32]
 8010dea:	9b00      	ldr	r3, [sp, #0]
 8010dec:	4413      	add	r3, r2
 8010dee:	9302      	str	r3, [sp, #8]
 8010df0:	3301      	adds	r3, #1
 8010df2:	2b01      	cmp	r3, #1
 8010df4:	9303      	str	r3, [sp, #12]
 8010df6:	bfb8      	it	lt
 8010df8:	2301      	movlt	r3, #1
 8010dfa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010dfc:	2200      	movs	r2, #0
 8010dfe:	6042      	str	r2, [r0, #4]
 8010e00:	2204      	movs	r2, #4
 8010e02:	f102 0614 	add.w	r6, r2, #20
 8010e06:	429e      	cmp	r6, r3
 8010e08:	6841      	ldr	r1, [r0, #4]
 8010e0a:	d93d      	bls.n	8010e88 <_dtoa_r+0x318>
 8010e0c:	4620      	mov	r0, r4
 8010e0e:	f000 fdef 	bl	80119f0 <_Balloc>
 8010e12:	9001      	str	r0, [sp, #4]
 8010e14:	2800      	cmp	r0, #0
 8010e16:	d13b      	bne.n	8010e90 <_dtoa_r+0x320>
 8010e18:	4b11      	ldr	r3, [pc, #68]	; (8010e60 <_dtoa_r+0x2f0>)
 8010e1a:	4602      	mov	r2, r0
 8010e1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010e20:	e6c0      	b.n	8010ba4 <_dtoa_r+0x34>
 8010e22:	2301      	movs	r3, #1
 8010e24:	e7df      	b.n	8010de6 <_dtoa_r+0x276>
 8010e26:	bf00      	nop
 8010e28:	636f4361 	.word	0x636f4361
 8010e2c:	3fd287a7 	.word	0x3fd287a7
 8010e30:	8b60c8b3 	.word	0x8b60c8b3
 8010e34:	3fc68a28 	.word	0x3fc68a28
 8010e38:	509f79fb 	.word	0x509f79fb
 8010e3c:	3fd34413 	.word	0x3fd34413
 8010e40:	0801310d 	.word	0x0801310d
 8010e44:	08013124 	.word	0x08013124
 8010e48:	7ff00000 	.word	0x7ff00000
 8010e4c:	08013109 	.word	0x08013109
 8010e50:	08013100 	.word	0x08013100
 8010e54:	080130dd 	.word	0x080130dd
 8010e58:	3ff80000 	.word	0x3ff80000
 8010e5c:	08013218 	.word	0x08013218
 8010e60:	0801317f 	.word	0x0801317f
 8010e64:	2501      	movs	r5, #1
 8010e66:	2300      	movs	r3, #0
 8010e68:	9306      	str	r3, [sp, #24]
 8010e6a:	9508      	str	r5, [sp, #32]
 8010e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8010e70:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e74:	2200      	movs	r2, #0
 8010e76:	2312      	movs	r3, #18
 8010e78:	e7b0      	b.n	8010ddc <_dtoa_r+0x26c>
 8010e7a:	2301      	movs	r3, #1
 8010e7c:	9308      	str	r3, [sp, #32]
 8010e7e:	e7f5      	b.n	8010e6c <_dtoa_r+0x2fc>
 8010e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e82:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e86:	e7b8      	b.n	8010dfa <_dtoa_r+0x28a>
 8010e88:	3101      	adds	r1, #1
 8010e8a:	6041      	str	r1, [r0, #4]
 8010e8c:	0052      	lsls	r2, r2, #1
 8010e8e:	e7b8      	b.n	8010e02 <_dtoa_r+0x292>
 8010e90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010e92:	9a01      	ldr	r2, [sp, #4]
 8010e94:	601a      	str	r2, [r3, #0]
 8010e96:	9b03      	ldr	r3, [sp, #12]
 8010e98:	2b0e      	cmp	r3, #14
 8010e9a:	f200 809d 	bhi.w	8010fd8 <_dtoa_r+0x468>
 8010e9e:	2d00      	cmp	r5, #0
 8010ea0:	f000 809a 	beq.w	8010fd8 <_dtoa_r+0x468>
 8010ea4:	9b00      	ldr	r3, [sp, #0]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	dd32      	ble.n	8010f10 <_dtoa_r+0x3a0>
 8010eaa:	4ab7      	ldr	r2, [pc, #732]	; (8011188 <_dtoa_r+0x618>)
 8010eac:	f003 030f 	and.w	r3, r3, #15
 8010eb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010eb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010eb8:	9b00      	ldr	r3, [sp, #0]
 8010eba:	05d8      	lsls	r0, r3, #23
 8010ebc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010ec0:	d516      	bpl.n	8010ef0 <_dtoa_r+0x380>
 8010ec2:	4bb2      	ldr	r3, [pc, #712]	; (801118c <_dtoa_r+0x61c>)
 8010ec4:	ec51 0b19 	vmov	r0, r1, d9
 8010ec8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010ecc:	f7ef fcbe 	bl	800084c <__aeabi_ddiv>
 8010ed0:	f007 070f 	and.w	r7, r7, #15
 8010ed4:	4682      	mov	sl, r0
 8010ed6:	468b      	mov	fp, r1
 8010ed8:	2503      	movs	r5, #3
 8010eda:	4eac      	ldr	r6, [pc, #688]	; (801118c <_dtoa_r+0x61c>)
 8010edc:	b957      	cbnz	r7, 8010ef4 <_dtoa_r+0x384>
 8010ede:	4642      	mov	r2, r8
 8010ee0:	464b      	mov	r3, r9
 8010ee2:	4650      	mov	r0, sl
 8010ee4:	4659      	mov	r1, fp
 8010ee6:	f7ef fcb1 	bl	800084c <__aeabi_ddiv>
 8010eea:	4682      	mov	sl, r0
 8010eec:	468b      	mov	fp, r1
 8010eee:	e028      	b.n	8010f42 <_dtoa_r+0x3d2>
 8010ef0:	2502      	movs	r5, #2
 8010ef2:	e7f2      	b.n	8010eda <_dtoa_r+0x36a>
 8010ef4:	07f9      	lsls	r1, r7, #31
 8010ef6:	d508      	bpl.n	8010f0a <_dtoa_r+0x39a>
 8010ef8:	4640      	mov	r0, r8
 8010efa:	4649      	mov	r1, r9
 8010efc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010f00:	f7ef fb7a 	bl	80005f8 <__aeabi_dmul>
 8010f04:	3501      	adds	r5, #1
 8010f06:	4680      	mov	r8, r0
 8010f08:	4689      	mov	r9, r1
 8010f0a:	107f      	asrs	r7, r7, #1
 8010f0c:	3608      	adds	r6, #8
 8010f0e:	e7e5      	b.n	8010edc <_dtoa_r+0x36c>
 8010f10:	f000 809b 	beq.w	801104a <_dtoa_r+0x4da>
 8010f14:	9b00      	ldr	r3, [sp, #0]
 8010f16:	4f9d      	ldr	r7, [pc, #628]	; (801118c <_dtoa_r+0x61c>)
 8010f18:	425e      	negs	r6, r3
 8010f1a:	4b9b      	ldr	r3, [pc, #620]	; (8011188 <_dtoa_r+0x618>)
 8010f1c:	f006 020f 	and.w	r2, r6, #15
 8010f20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f28:	ec51 0b19 	vmov	r0, r1, d9
 8010f2c:	f7ef fb64 	bl	80005f8 <__aeabi_dmul>
 8010f30:	1136      	asrs	r6, r6, #4
 8010f32:	4682      	mov	sl, r0
 8010f34:	468b      	mov	fp, r1
 8010f36:	2300      	movs	r3, #0
 8010f38:	2502      	movs	r5, #2
 8010f3a:	2e00      	cmp	r6, #0
 8010f3c:	d17a      	bne.n	8011034 <_dtoa_r+0x4c4>
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d1d3      	bne.n	8010eea <_dtoa_r+0x37a>
 8010f42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	f000 8082 	beq.w	801104e <_dtoa_r+0x4de>
 8010f4a:	4b91      	ldr	r3, [pc, #580]	; (8011190 <_dtoa_r+0x620>)
 8010f4c:	2200      	movs	r2, #0
 8010f4e:	4650      	mov	r0, sl
 8010f50:	4659      	mov	r1, fp
 8010f52:	f7ef fdc3 	bl	8000adc <__aeabi_dcmplt>
 8010f56:	2800      	cmp	r0, #0
 8010f58:	d079      	beq.n	801104e <_dtoa_r+0x4de>
 8010f5a:	9b03      	ldr	r3, [sp, #12]
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d076      	beq.n	801104e <_dtoa_r+0x4de>
 8010f60:	9b02      	ldr	r3, [sp, #8]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	dd36      	ble.n	8010fd4 <_dtoa_r+0x464>
 8010f66:	9b00      	ldr	r3, [sp, #0]
 8010f68:	4650      	mov	r0, sl
 8010f6a:	4659      	mov	r1, fp
 8010f6c:	1e5f      	subs	r7, r3, #1
 8010f6e:	2200      	movs	r2, #0
 8010f70:	4b88      	ldr	r3, [pc, #544]	; (8011194 <_dtoa_r+0x624>)
 8010f72:	f7ef fb41 	bl	80005f8 <__aeabi_dmul>
 8010f76:	9e02      	ldr	r6, [sp, #8]
 8010f78:	4682      	mov	sl, r0
 8010f7a:	468b      	mov	fp, r1
 8010f7c:	3501      	adds	r5, #1
 8010f7e:	4628      	mov	r0, r5
 8010f80:	f7ef fad0 	bl	8000524 <__aeabi_i2d>
 8010f84:	4652      	mov	r2, sl
 8010f86:	465b      	mov	r3, fp
 8010f88:	f7ef fb36 	bl	80005f8 <__aeabi_dmul>
 8010f8c:	4b82      	ldr	r3, [pc, #520]	; (8011198 <_dtoa_r+0x628>)
 8010f8e:	2200      	movs	r2, #0
 8010f90:	f7ef f97c 	bl	800028c <__adddf3>
 8010f94:	46d0      	mov	r8, sl
 8010f96:	46d9      	mov	r9, fp
 8010f98:	4682      	mov	sl, r0
 8010f9a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010f9e:	2e00      	cmp	r6, #0
 8010fa0:	d158      	bne.n	8011054 <_dtoa_r+0x4e4>
 8010fa2:	4b7e      	ldr	r3, [pc, #504]	; (801119c <_dtoa_r+0x62c>)
 8010fa4:	2200      	movs	r2, #0
 8010fa6:	4640      	mov	r0, r8
 8010fa8:	4649      	mov	r1, r9
 8010faa:	f7ef f96d 	bl	8000288 <__aeabi_dsub>
 8010fae:	4652      	mov	r2, sl
 8010fb0:	465b      	mov	r3, fp
 8010fb2:	4680      	mov	r8, r0
 8010fb4:	4689      	mov	r9, r1
 8010fb6:	f7ef fdaf 	bl	8000b18 <__aeabi_dcmpgt>
 8010fba:	2800      	cmp	r0, #0
 8010fbc:	f040 8295 	bne.w	80114ea <_dtoa_r+0x97a>
 8010fc0:	4652      	mov	r2, sl
 8010fc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010fc6:	4640      	mov	r0, r8
 8010fc8:	4649      	mov	r1, r9
 8010fca:	f7ef fd87 	bl	8000adc <__aeabi_dcmplt>
 8010fce:	2800      	cmp	r0, #0
 8010fd0:	f040 8289 	bne.w	80114e6 <_dtoa_r+0x976>
 8010fd4:	ec5b ab19 	vmov	sl, fp, d9
 8010fd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	f2c0 8148 	blt.w	8011270 <_dtoa_r+0x700>
 8010fe0:	9a00      	ldr	r2, [sp, #0]
 8010fe2:	2a0e      	cmp	r2, #14
 8010fe4:	f300 8144 	bgt.w	8011270 <_dtoa_r+0x700>
 8010fe8:	4b67      	ldr	r3, [pc, #412]	; (8011188 <_dtoa_r+0x618>)
 8010fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010fee:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010ff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	f280 80d5 	bge.w	80111a4 <_dtoa_r+0x634>
 8010ffa:	9b03      	ldr	r3, [sp, #12]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	f300 80d1 	bgt.w	80111a4 <_dtoa_r+0x634>
 8011002:	f040 826f 	bne.w	80114e4 <_dtoa_r+0x974>
 8011006:	4b65      	ldr	r3, [pc, #404]	; (801119c <_dtoa_r+0x62c>)
 8011008:	2200      	movs	r2, #0
 801100a:	4640      	mov	r0, r8
 801100c:	4649      	mov	r1, r9
 801100e:	f7ef faf3 	bl	80005f8 <__aeabi_dmul>
 8011012:	4652      	mov	r2, sl
 8011014:	465b      	mov	r3, fp
 8011016:	f7ef fd75 	bl	8000b04 <__aeabi_dcmpge>
 801101a:	9e03      	ldr	r6, [sp, #12]
 801101c:	4637      	mov	r7, r6
 801101e:	2800      	cmp	r0, #0
 8011020:	f040 8245 	bne.w	80114ae <_dtoa_r+0x93e>
 8011024:	9d01      	ldr	r5, [sp, #4]
 8011026:	2331      	movs	r3, #49	; 0x31
 8011028:	f805 3b01 	strb.w	r3, [r5], #1
 801102c:	9b00      	ldr	r3, [sp, #0]
 801102e:	3301      	adds	r3, #1
 8011030:	9300      	str	r3, [sp, #0]
 8011032:	e240      	b.n	80114b6 <_dtoa_r+0x946>
 8011034:	07f2      	lsls	r2, r6, #31
 8011036:	d505      	bpl.n	8011044 <_dtoa_r+0x4d4>
 8011038:	e9d7 2300 	ldrd	r2, r3, [r7]
 801103c:	f7ef fadc 	bl	80005f8 <__aeabi_dmul>
 8011040:	3501      	adds	r5, #1
 8011042:	2301      	movs	r3, #1
 8011044:	1076      	asrs	r6, r6, #1
 8011046:	3708      	adds	r7, #8
 8011048:	e777      	b.n	8010f3a <_dtoa_r+0x3ca>
 801104a:	2502      	movs	r5, #2
 801104c:	e779      	b.n	8010f42 <_dtoa_r+0x3d2>
 801104e:	9f00      	ldr	r7, [sp, #0]
 8011050:	9e03      	ldr	r6, [sp, #12]
 8011052:	e794      	b.n	8010f7e <_dtoa_r+0x40e>
 8011054:	9901      	ldr	r1, [sp, #4]
 8011056:	4b4c      	ldr	r3, [pc, #304]	; (8011188 <_dtoa_r+0x618>)
 8011058:	4431      	add	r1, r6
 801105a:	910d      	str	r1, [sp, #52]	; 0x34
 801105c:	9908      	ldr	r1, [sp, #32]
 801105e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011062:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011066:	2900      	cmp	r1, #0
 8011068:	d043      	beq.n	80110f2 <_dtoa_r+0x582>
 801106a:	494d      	ldr	r1, [pc, #308]	; (80111a0 <_dtoa_r+0x630>)
 801106c:	2000      	movs	r0, #0
 801106e:	f7ef fbed 	bl	800084c <__aeabi_ddiv>
 8011072:	4652      	mov	r2, sl
 8011074:	465b      	mov	r3, fp
 8011076:	f7ef f907 	bl	8000288 <__aeabi_dsub>
 801107a:	9d01      	ldr	r5, [sp, #4]
 801107c:	4682      	mov	sl, r0
 801107e:	468b      	mov	fp, r1
 8011080:	4649      	mov	r1, r9
 8011082:	4640      	mov	r0, r8
 8011084:	f7ef fd68 	bl	8000b58 <__aeabi_d2iz>
 8011088:	4606      	mov	r6, r0
 801108a:	f7ef fa4b 	bl	8000524 <__aeabi_i2d>
 801108e:	4602      	mov	r2, r0
 8011090:	460b      	mov	r3, r1
 8011092:	4640      	mov	r0, r8
 8011094:	4649      	mov	r1, r9
 8011096:	f7ef f8f7 	bl	8000288 <__aeabi_dsub>
 801109a:	3630      	adds	r6, #48	; 0x30
 801109c:	f805 6b01 	strb.w	r6, [r5], #1
 80110a0:	4652      	mov	r2, sl
 80110a2:	465b      	mov	r3, fp
 80110a4:	4680      	mov	r8, r0
 80110a6:	4689      	mov	r9, r1
 80110a8:	f7ef fd18 	bl	8000adc <__aeabi_dcmplt>
 80110ac:	2800      	cmp	r0, #0
 80110ae:	d163      	bne.n	8011178 <_dtoa_r+0x608>
 80110b0:	4642      	mov	r2, r8
 80110b2:	464b      	mov	r3, r9
 80110b4:	4936      	ldr	r1, [pc, #216]	; (8011190 <_dtoa_r+0x620>)
 80110b6:	2000      	movs	r0, #0
 80110b8:	f7ef f8e6 	bl	8000288 <__aeabi_dsub>
 80110bc:	4652      	mov	r2, sl
 80110be:	465b      	mov	r3, fp
 80110c0:	f7ef fd0c 	bl	8000adc <__aeabi_dcmplt>
 80110c4:	2800      	cmp	r0, #0
 80110c6:	f040 80b5 	bne.w	8011234 <_dtoa_r+0x6c4>
 80110ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110cc:	429d      	cmp	r5, r3
 80110ce:	d081      	beq.n	8010fd4 <_dtoa_r+0x464>
 80110d0:	4b30      	ldr	r3, [pc, #192]	; (8011194 <_dtoa_r+0x624>)
 80110d2:	2200      	movs	r2, #0
 80110d4:	4650      	mov	r0, sl
 80110d6:	4659      	mov	r1, fp
 80110d8:	f7ef fa8e 	bl	80005f8 <__aeabi_dmul>
 80110dc:	4b2d      	ldr	r3, [pc, #180]	; (8011194 <_dtoa_r+0x624>)
 80110de:	4682      	mov	sl, r0
 80110e0:	468b      	mov	fp, r1
 80110e2:	4640      	mov	r0, r8
 80110e4:	4649      	mov	r1, r9
 80110e6:	2200      	movs	r2, #0
 80110e8:	f7ef fa86 	bl	80005f8 <__aeabi_dmul>
 80110ec:	4680      	mov	r8, r0
 80110ee:	4689      	mov	r9, r1
 80110f0:	e7c6      	b.n	8011080 <_dtoa_r+0x510>
 80110f2:	4650      	mov	r0, sl
 80110f4:	4659      	mov	r1, fp
 80110f6:	f7ef fa7f 	bl	80005f8 <__aeabi_dmul>
 80110fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110fc:	9d01      	ldr	r5, [sp, #4]
 80110fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8011100:	4682      	mov	sl, r0
 8011102:	468b      	mov	fp, r1
 8011104:	4649      	mov	r1, r9
 8011106:	4640      	mov	r0, r8
 8011108:	f7ef fd26 	bl	8000b58 <__aeabi_d2iz>
 801110c:	4606      	mov	r6, r0
 801110e:	f7ef fa09 	bl	8000524 <__aeabi_i2d>
 8011112:	3630      	adds	r6, #48	; 0x30
 8011114:	4602      	mov	r2, r0
 8011116:	460b      	mov	r3, r1
 8011118:	4640      	mov	r0, r8
 801111a:	4649      	mov	r1, r9
 801111c:	f7ef f8b4 	bl	8000288 <__aeabi_dsub>
 8011120:	f805 6b01 	strb.w	r6, [r5], #1
 8011124:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011126:	429d      	cmp	r5, r3
 8011128:	4680      	mov	r8, r0
 801112a:	4689      	mov	r9, r1
 801112c:	f04f 0200 	mov.w	r2, #0
 8011130:	d124      	bne.n	801117c <_dtoa_r+0x60c>
 8011132:	4b1b      	ldr	r3, [pc, #108]	; (80111a0 <_dtoa_r+0x630>)
 8011134:	4650      	mov	r0, sl
 8011136:	4659      	mov	r1, fp
 8011138:	f7ef f8a8 	bl	800028c <__adddf3>
 801113c:	4602      	mov	r2, r0
 801113e:	460b      	mov	r3, r1
 8011140:	4640      	mov	r0, r8
 8011142:	4649      	mov	r1, r9
 8011144:	f7ef fce8 	bl	8000b18 <__aeabi_dcmpgt>
 8011148:	2800      	cmp	r0, #0
 801114a:	d173      	bne.n	8011234 <_dtoa_r+0x6c4>
 801114c:	4652      	mov	r2, sl
 801114e:	465b      	mov	r3, fp
 8011150:	4913      	ldr	r1, [pc, #76]	; (80111a0 <_dtoa_r+0x630>)
 8011152:	2000      	movs	r0, #0
 8011154:	f7ef f898 	bl	8000288 <__aeabi_dsub>
 8011158:	4602      	mov	r2, r0
 801115a:	460b      	mov	r3, r1
 801115c:	4640      	mov	r0, r8
 801115e:	4649      	mov	r1, r9
 8011160:	f7ef fcbc 	bl	8000adc <__aeabi_dcmplt>
 8011164:	2800      	cmp	r0, #0
 8011166:	f43f af35 	beq.w	8010fd4 <_dtoa_r+0x464>
 801116a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801116c:	1e6b      	subs	r3, r5, #1
 801116e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011170:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011174:	2b30      	cmp	r3, #48	; 0x30
 8011176:	d0f8      	beq.n	801116a <_dtoa_r+0x5fa>
 8011178:	9700      	str	r7, [sp, #0]
 801117a:	e049      	b.n	8011210 <_dtoa_r+0x6a0>
 801117c:	4b05      	ldr	r3, [pc, #20]	; (8011194 <_dtoa_r+0x624>)
 801117e:	f7ef fa3b 	bl	80005f8 <__aeabi_dmul>
 8011182:	4680      	mov	r8, r0
 8011184:	4689      	mov	r9, r1
 8011186:	e7bd      	b.n	8011104 <_dtoa_r+0x594>
 8011188:	08013218 	.word	0x08013218
 801118c:	080131f0 	.word	0x080131f0
 8011190:	3ff00000 	.word	0x3ff00000
 8011194:	40240000 	.word	0x40240000
 8011198:	401c0000 	.word	0x401c0000
 801119c:	40140000 	.word	0x40140000
 80111a0:	3fe00000 	.word	0x3fe00000
 80111a4:	9d01      	ldr	r5, [sp, #4]
 80111a6:	4656      	mov	r6, sl
 80111a8:	465f      	mov	r7, fp
 80111aa:	4642      	mov	r2, r8
 80111ac:	464b      	mov	r3, r9
 80111ae:	4630      	mov	r0, r6
 80111b0:	4639      	mov	r1, r7
 80111b2:	f7ef fb4b 	bl	800084c <__aeabi_ddiv>
 80111b6:	f7ef fccf 	bl	8000b58 <__aeabi_d2iz>
 80111ba:	4682      	mov	sl, r0
 80111bc:	f7ef f9b2 	bl	8000524 <__aeabi_i2d>
 80111c0:	4642      	mov	r2, r8
 80111c2:	464b      	mov	r3, r9
 80111c4:	f7ef fa18 	bl	80005f8 <__aeabi_dmul>
 80111c8:	4602      	mov	r2, r0
 80111ca:	460b      	mov	r3, r1
 80111cc:	4630      	mov	r0, r6
 80111ce:	4639      	mov	r1, r7
 80111d0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80111d4:	f7ef f858 	bl	8000288 <__aeabi_dsub>
 80111d8:	f805 6b01 	strb.w	r6, [r5], #1
 80111dc:	9e01      	ldr	r6, [sp, #4]
 80111de:	9f03      	ldr	r7, [sp, #12]
 80111e0:	1bae      	subs	r6, r5, r6
 80111e2:	42b7      	cmp	r7, r6
 80111e4:	4602      	mov	r2, r0
 80111e6:	460b      	mov	r3, r1
 80111e8:	d135      	bne.n	8011256 <_dtoa_r+0x6e6>
 80111ea:	f7ef f84f 	bl	800028c <__adddf3>
 80111ee:	4642      	mov	r2, r8
 80111f0:	464b      	mov	r3, r9
 80111f2:	4606      	mov	r6, r0
 80111f4:	460f      	mov	r7, r1
 80111f6:	f7ef fc8f 	bl	8000b18 <__aeabi_dcmpgt>
 80111fa:	b9d0      	cbnz	r0, 8011232 <_dtoa_r+0x6c2>
 80111fc:	4642      	mov	r2, r8
 80111fe:	464b      	mov	r3, r9
 8011200:	4630      	mov	r0, r6
 8011202:	4639      	mov	r1, r7
 8011204:	f7ef fc60 	bl	8000ac8 <__aeabi_dcmpeq>
 8011208:	b110      	cbz	r0, 8011210 <_dtoa_r+0x6a0>
 801120a:	f01a 0f01 	tst.w	sl, #1
 801120e:	d110      	bne.n	8011232 <_dtoa_r+0x6c2>
 8011210:	4620      	mov	r0, r4
 8011212:	ee18 1a10 	vmov	r1, s16
 8011216:	f000 fc2b 	bl	8011a70 <_Bfree>
 801121a:	2300      	movs	r3, #0
 801121c:	9800      	ldr	r0, [sp, #0]
 801121e:	702b      	strb	r3, [r5, #0]
 8011220:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011222:	3001      	adds	r0, #1
 8011224:	6018      	str	r0, [r3, #0]
 8011226:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011228:	2b00      	cmp	r3, #0
 801122a:	f43f acf1 	beq.w	8010c10 <_dtoa_r+0xa0>
 801122e:	601d      	str	r5, [r3, #0]
 8011230:	e4ee      	b.n	8010c10 <_dtoa_r+0xa0>
 8011232:	9f00      	ldr	r7, [sp, #0]
 8011234:	462b      	mov	r3, r5
 8011236:	461d      	mov	r5, r3
 8011238:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801123c:	2a39      	cmp	r2, #57	; 0x39
 801123e:	d106      	bne.n	801124e <_dtoa_r+0x6de>
 8011240:	9a01      	ldr	r2, [sp, #4]
 8011242:	429a      	cmp	r2, r3
 8011244:	d1f7      	bne.n	8011236 <_dtoa_r+0x6c6>
 8011246:	9901      	ldr	r1, [sp, #4]
 8011248:	2230      	movs	r2, #48	; 0x30
 801124a:	3701      	adds	r7, #1
 801124c:	700a      	strb	r2, [r1, #0]
 801124e:	781a      	ldrb	r2, [r3, #0]
 8011250:	3201      	adds	r2, #1
 8011252:	701a      	strb	r2, [r3, #0]
 8011254:	e790      	b.n	8011178 <_dtoa_r+0x608>
 8011256:	4ba6      	ldr	r3, [pc, #664]	; (80114f0 <_dtoa_r+0x980>)
 8011258:	2200      	movs	r2, #0
 801125a:	f7ef f9cd 	bl	80005f8 <__aeabi_dmul>
 801125e:	2200      	movs	r2, #0
 8011260:	2300      	movs	r3, #0
 8011262:	4606      	mov	r6, r0
 8011264:	460f      	mov	r7, r1
 8011266:	f7ef fc2f 	bl	8000ac8 <__aeabi_dcmpeq>
 801126a:	2800      	cmp	r0, #0
 801126c:	d09d      	beq.n	80111aa <_dtoa_r+0x63a>
 801126e:	e7cf      	b.n	8011210 <_dtoa_r+0x6a0>
 8011270:	9a08      	ldr	r2, [sp, #32]
 8011272:	2a00      	cmp	r2, #0
 8011274:	f000 80d7 	beq.w	8011426 <_dtoa_r+0x8b6>
 8011278:	9a06      	ldr	r2, [sp, #24]
 801127a:	2a01      	cmp	r2, #1
 801127c:	f300 80ba 	bgt.w	80113f4 <_dtoa_r+0x884>
 8011280:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011282:	2a00      	cmp	r2, #0
 8011284:	f000 80b2 	beq.w	80113ec <_dtoa_r+0x87c>
 8011288:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801128c:	9e07      	ldr	r6, [sp, #28]
 801128e:	9d04      	ldr	r5, [sp, #16]
 8011290:	9a04      	ldr	r2, [sp, #16]
 8011292:	441a      	add	r2, r3
 8011294:	9204      	str	r2, [sp, #16]
 8011296:	9a05      	ldr	r2, [sp, #20]
 8011298:	2101      	movs	r1, #1
 801129a:	441a      	add	r2, r3
 801129c:	4620      	mov	r0, r4
 801129e:	9205      	str	r2, [sp, #20]
 80112a0:	f000 fc9e 	bl	8011be0 <__i2b>
 80112a4:	4607      	mov	r7, r0
 80112a6:	2d00      	cmp	r5, #0
 80112a8:	dd0c      	ble.n	80112c4 <_dtoa_r+0x754>
 80112aa:	9b05      	ldr	r3, [sp, #20]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	dd09      	ble.n	80112c4 <_dtoa_r+0x754>
 80112b0:	42ab      	cmp	r3, r5
 80112b2:	9a04      	ldr	r2, [sp, #16]
 80112b4:	bfa8      	it	ge
 80112b6:	462b      	movge	r3, r5
 80112b8:	1ad2      	subs	r2, r2, r3
 80112ba:	9204      	str	r2, [sp, #16]
 80112bc:	9a05      	ldr	r2, [sp, #20]
 80112be:	1aed      	subs	r5, r5, r3
 80112c0:	1ad3      	subs	r3, r2, r3
 80112c2:	9305      	str	r3, [sp, #20]
 80112c4:	9b07      	ldr	r3, [sp, #28]
 80112c6:	b31b      	cbz	r3, 8011310 <_dtoa_r+0x7a0>
 80112c8:	9b08      	ldr	r3, [sp, #32]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	f000 80af 	beq.w	801142e <_dtoa_r+0x8be>
 80112d0:	2e00      	cmp	r6, #0
 80112d2:	dd13      	ble.n	80112fc <_dtoa_r+0x78c>
 80112d4:	4639      	mov	r1, r7
 80112d6:	4632      	mov	r2, r6
 80112d8:	4620      	mov	r0, r4
 80112da:	f000 fd41 	bl	8011d60 <__pow5mult>
 80112de:	ee18 2a10 	vmov	r2, s16
 80112e2:	4601      	mov	r1, r0
 80112e4:	4607      	mov	r7, r0
 80112e6:	4620      	mov	r0, r4
 80112e8:	f000 fc90 	bl	8011c0c <__multiply>
 80112ec:	ee18 1a10 	vmov	r1, s16
 80112f0:	4680      	mov	r8, r0
 80112f2:	4620      	mov	r0, r4
 80112f4:	f000 fbbc 	bl	8011a70 <_Bfree>
 80112f8:	ee08 8a10 	vmov	s16, r8
 80112fc:	9b07      	ldr	r3, [sp, #28]
 80112fe:	1b9a      	subs	r2, r3, r6
 8011300:	d006      	beq.n	8011310 <_dtoa_r+0x7a0>
 8011302:	ee18 1a10 	vmov	r1, s16
 8011306:	4620      	mov	r0, r4
 8011308:	f000 fd2a 	bl	8011d60 <__pow5mult>
 801130c:	ee08 0a10 	vmov	s16, r0
 8011310:	2101      	movs	r1, #1
 8011312:	4620      	mov	r0, r4
 8011314:	f000 fc64 	bl	8011be0 <__i2b>
 8011318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801131a:	2b00      	cmp	r3, #0
 801131c:	4606      	mov	r6, r0
 801131e:	f340 8088 	ble.w	8011432 <_dtoa_r+0x8c2>
 8011322:	461a      	mov	r2, r3
 8011324:	4601      	mov	r1, r0
 8011326:	4620      	mov	r0, r4
 8011328:	f000 fd1a 	bl	8011d60 <__pow5mult>
 801132c:	9b06      	ldr	r3, [sp, #24]
 801132e:	2b01      	cmp	r3, #1
 8011330:	4606      	mov	r6, r0
 8011332:	f340 8081 	ble.w	8011438 <_dtoa_r+0x8c8>
 8011336:	f04f 0800 	mov.w	r8, #0
 801133a:	6933      	ldr	r3, [r6, #16]
 801133c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011340:	6918      	ldr	r0, [r3, #16]
 8011342:	f000 fbfd 	bl	8011b40 <__hi0bits>
 8011346:	f1c0 0020 	rsb	r0, r0, #32
 801134a:	9b05      	ldr	r3, [sp, #20]
 801134c:	4418      	add	r0, r3
 801134e:	f010 001f 	ands.w	r0, r0, #31
 8011352:	f000 8092 	beq.w	801147a <_dtoa_r+0x90a>
 8011356:	f1c0 0320 	rsb	r3, r0, #32
 801135a:	2b04      	cmp	r3, #4
 801135c:	f340 808a 	ble.w	8011474 <_dtoa_r+0x904>
 8011360:	f1c0 001c 	rsb	r0, r0, #28
 8011364:	9b04      	ldr	r3, [sp, #16]
 8011366:	4403      	add	r3, r0
 8011368:	9304      	str	r3, [sp, #16]
 801136a:	9b05      	ldr	r3, [sp, #20]
 801136c:	4403      	add	r3, r0
 801136e:	4405      	add	r5, r0
 8011370:	9305      	str	r3, [sp, #20]
 8011372:	9b04      	ldr	r3, [sp, #16]
 8011374:	2b00      	cmp	r3, #0
 8011376:	dd07      	ble.n	8011388 <_dtoa_r+0x818>
 8011378:	ee18 1a10 	vmov	r1, s16
 801137c:	461a      	mov	r2, r3
 801137e:	4620      	mov	r0, r4
 8011380:	f000 fd48 	bl	8011e14 <__lshift>
 8011384:	ee08 0a10 	vmov	s16, r0
 8011388:	9b05      	ldr	r3, [sp, #20]
 801138a:	2b00      	cmp	r3, #0
 801138c:	dd05      	ble.n	801139a <_dtoa_r+0x82a>
 801138e:	4631      	mov	r1, r6
 8011390:	461a      	mov	r2, r3
 8011392:	4620      	mov	r0, r4
 8011394:	f000 fd3e 	bl	8011e14 <__lshift>
 8011398:	4606      	mov	r6, r0
 801139a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801139c:	2b00      	cmp	r3, #0
 801139e:	d06e      	beq.n	801147e <_dtoa_r+0x90e>
 80113a0:	ee18 0a10 	vmov	r0, s16
 80113a4:	4631      	mov	r1, r6
 80113a6:	f000 fda5 	bl	8011ef4 <__mcmp>
 80113aa:	2800      	cmp	r0, #0
 80113ac:	da67      	bge.n	801147e <_dtoa_r+0x90e>
 80113ae:	9b00      	ldr	r3, [sp, #0]
 80113b0:	3b01      	subs	r3, #1
 80113b2:	ee18 1a10 	vmov	r1, s16
 80113b6:	9300      	str	r3, [sp, #0]
 80113b8:	220a      	movs	r2, #10
 80113ba:	2300      	movs	r3, #0
 80113bc:	4620      	mov	r0, r4
 80113be:	f000 fb79 	bl	8011ab4 <__multadd>
 80113c2:	9b08      	ldr	r3, [sp, #32]
 80113c4:	ee08 0a10 	vmov	s16, r0
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	f000 81b1 	beq.w	8011730 <_dtoa_r+0xbc0>
 80113ce:	2300      	movs	r3, #0
 80113d0:	4639      	mov	r1, r7
 80113d2:	220a      	movs	r2, #10
 80113d4:	4620      	mov	r0, r4
 80113d6:	f000 fb6d 	bl	8011ab4 <__multadd>
 80113da:	9b02      	ldr	r3, [sp, #8]
 80113dc:	2b00      	cmp	r3, #0
 80113de:	4607      	mov	r7, r0
 80113e0:	f300 808e 	bgt.w	8011500 <_dtoa_r+0x990>
 80113e4:	9b06      	ldr	r3, [sp, #24]
 80113e6:	2b02      	cmp	r3, #2
 80113e8:	dc51      	bgt.n	801148e <_dtoa_r+0x91e>
 80113ea:	e089      	b.n	8011500 <_dtoa_r+0x990>
 80113ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80113ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80113f2:	e74b      	b.n	801128c <_dtoa_r+0x71c>
 80113f4:	9b03      	ldr	r3, [sp, #12]
 80113f6:	1e5e      	subs	r6, r3, #1
 80113f8:	9b07      	ldr	r3, [sp, #28]
 80113fa:	42b3      	cmp	r3, r6
 80113fc:	bfbf      	itttt	lt
 80113fe:	9b07      	ldrlt	r3, [sp, #28]
 8011400:	9607      	strlt	r6, [sp, #28]
 8011402:	1af2      	sublt	r2, r6, r3
 8011404:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8011406:	bfb6      	itet	lt
 8011408:	189b      	addlt	r3, r3, r2
 801140a:	1b9e      	subge	r6, r3, r6
 801140c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801140e:	9b03      	ldr	r3, [sp, #12]
 8011410:	bfb8      	it	lt
 8011412:	2600      	movlt	r6, #0
 8011414:	2b00      	cmp	r3, #0
 8011416:	bfb7      	itett	lt
 8011418:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801141c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8011420:	1a9d      	sublt	r5, r3, r2
 8011422:	2300      	movlt	r3, #0
 8011424:	e734      	b.n	8011290 <_dtoa_r+0x720>
 8011426:	9e07      	ldr	r6, [sp, #28]
 8011428:	9d04      	ldr	r5, [sp, #16]
 801142a:	9f08      	ldr	r7, [sp, #32]
 801142c:	e73b      	b.n	80112a6 <_dtoa_r+0x736>
 801142e:	9a07      	ldr	r2, [sp, #28]
 8011430:	e767      	b.n	8011302 <_dtoa_r+0x792>
 8011432:	9b06      	ldr	r3, [sp, #24]
 8011434:	2b01      	cmp	r3, #1
 8011436:	dc18      	bgt.n	801146a <_dtoa_r+0x8fa>
 8011438:	f1ba 0f00 	cmp.w	sl, #0
 801143c:	d115      	bne.n	801146a <_dtoa_r+0x8fa>
 801143e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011442:	b993      	cbnz	r3, 801146a <_dtoa_r+0x8fa>
 8011444:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011448:	0d1b      	lsrs	r3, r3, #20
 801144a:	051b      	lsls	r3, r3, #20
 801144c:	b183      	cbz	r3, 8011470 <_dtoa_r+0x900>
 801144e:	9b04      	ldr	r3, [sp, #16]
 8011450:	3301      	adds	r3, #1
 8011452:	9304      	str	r3, [sp, #16]
 8011454:	9b05      	ldr	r3, [sp, #20]
 8011456:	3301      	adds	r3, #1
 8011458:	9305      	str	r3, [sp, #20]
 801145a:	f04f 0801 	mov.w	r8, #1
 801145e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011460:	2b00      	cmp	r3, #0
 8011462:	f47f af6a 	bne.w	801133a <_dtoa_r+0x7ca>
 8011466:	2001      	movs	r0, #1
 8011468:	e76f      	b.n	801134a <_dtoa_r+0x7da>
 801146a:	f04f 0800 	mov.w	r8, #0
 801146e:	e7f6      	b.n	801145e <_dtoa_r+0x8ee>
 8011470:	4698      	mov	r8, r3
 8011472:	e7f4      	b.n	801145e <_dtoa_r+0x8ee>
 8011474:	f43f af7d 	beq.w	8011372 <_dtoa_r+0x802>
 8011478:	4618      	mov	r0, r3
 801147a:	301c      	adds	r0, #28
 801147c:	e772      	b.n	8011364 <_dtoa_r+0x7f4>
 801147e:	9b03      	ldr	r3, [sp, #12]
 8011480:	2b00      	cmp	r3, #0
 8011482:	dc37      	bgt.n	80114f4 <_dtoa_r+0x984>
 8011484:	9b06      	ldr	r3, [sp, #24]
 8011486:	2b02      	cmp	r3, #2
 8011488:	dd34      	ble.n	80114f4 <_dtoa_r+0x984>
 801148a:	9b03      	ldr	r3, [sp, #12]
 801148c:	9302      	str	r3, [sp, #8]
 801148e:	9b02      	ldr	r3, [sp, #8]
 8011490:	b96b      	cbnz	r3, 80114ae <_dtoa_r+0x93e>
 8011492:	4631      	mov	r1, r6
 8011494:	2205      	movs	r2, #5
 8011496:	4620      	mov	r0, r4
 8011498:	f000 fb0c 	bl	8011ab4 <__multadd>
 801149c:	4601      	mov	r1, r0
 801149e:	4606      	mov	r6, r0
 80114a0:	ee18 0a10 	vmov	r0, s16
 80114a4:	f000 fd26 	bl	8011ef4 <__mcmp>
 80114a8:	2800      	cmp	r0, #0
 80114aa:	f73f adbb 	bgt.w	8011024 <_dtoa_r+0x4b4>
 80114ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80114b0:	9d01      	ldr	r5, [sp, #4]
 80114b2:	43db      	mvns	r3, r3
 80114b4:	9300      	str	r3, [sp, #0]
 80114b6:	f04f 0800 	mov.w	r8, #0
 80114ba:	4631      	mov	r1, r6
 80114bc:	4620      	mov	r0, r4
 80114be:	f000 fad7 	bl	8011a70 <_Bfree>
 80114c2:	2f00      	cmp	r7, #0
 80114c4:	f43f aea4 	beq.w	8011210 <_dtoa_r+0x6a0>
 80114c8:	f1b8 0f00 	cmp.w	r8, #0
 80114cc:	d005      	beq.n	80114da <_dtoa_r+0x96a>
 80114ce:	45b8      	cmp	r8, r7
 80114d0:	d003      	beq.n	80114da <_dtoa_r+0x96a>
 80114d2:	4641      	mov	r1, r8
 80114d4:	4620      	mov	r0, r4
 80114d6:	f000 facb 	bl	8011a70 <_Bfree>
 80114da:	4639      	mov	r1, r7
 80114dc:	4620      	mov	r0, r4
 80114de:	f000 fac7 	bl	8011a70 <_Bfree>
 80114e2:	e695      	b.n	8011210 <_dtoa_r+0x6a0>
 80114e4:	2600      	movs	r6, #0
 80114e6:	4637      	mov	r7, r6
 80114e8:	e7e1      	b.n	80114ae <_dtoa_r+0x93e>
 80114ea:	9700      	str	r7, [sp, #0]
 80114ec:	4637      	mov	r7, r6
 80114ee:	e599      	b.n	8011024 <_dtoa_r+0x4b4>
 80114f0:	40240000 	.word	0x40240000
 80114f4:	9b08      	ldr	r3, [sp, #32]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	f000 80ca 	beq.w	8011690 <_dtoa_r+0xb20>
 80114fc:	9b03      	ldr	r3, [sp, #12]
 80114fe:	9302      	str	r3, [sp, #8]
 8011500:	2d00      	cmp	r5, #0
 8011502:	dd05      	ble.n	8011510 <_dtoa_r+0x9a0>
 8011504:	4639      	mov	r1, r7
 8011506:	462a      	mov	r2, r5
 8011508:	4620      	mov	r0, r4
 801150a:	f000 fc83 	bl	8011e14 <__lshift>
 801150e:	4607      	mov	r7, r0
 8011510:	f1b8 0f00 	cmp.w	r8, #0
 8011514:	d05b      	beq.n	80115ce <_dtoa_r+0xa5e>
 8011516:	6879      	ldr	r1, [r7, #4]
 8011518:	4620      	mov	r0, r4
 801151a:	f000 fa69 	bl	80119f0 <_Balloc>
 801151e:	4605      	mov	r5, r0
 8011520:	b928      	cbnz	r0, 801152e <_dtoa_r+0x9be>
 8011522:	4b87      	ldr	r3, [pc, #540]	; (8011740 <_dtoa_r+0xbd0>)
 8011524:	4602      	mov	r2, r0
 8011526:	f240 21ea 	movw	r1, #746	; 0x2ea
 801152a:	f7ff bb3b 	b.w	8010ba4 <_dtoa_r+0x34>
 801152e:	693a      	ldr	r2, [r7, #16]
 8011530:	3202      	adds	r2, #2
 8011532:	0092      	lsls	r2, r2, #2
 8011534:	f107 010c 	add.w	r1, r7, #12
 8011538:	300c      	adds	r0, #12
 801153a:	f7fe fb4a 	bl	800fbd2 <memcpy>
 801153e:	2201      	movs	r2, #1
 8011540:	4629      	mov	r1, r5
 8011542:	4620      	mov	r0, r4
 8011544:	f000 fc66 	bl	8011e14 <__lshift>
 8011548:	9b01      	ldr	r3, [sp, #4]
 801154a:	f103 0901 	add.w	r9, r3, #1
 801154e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8011552:	4413      	add	r3, r2
 8011554:	9305      	str	r3, [sp, #20]
 8011556:	f00a 0301 	and.w	r3, sl, #1
 801155a:	46b8      	mov	r8, r7
 801155c:	9304      	str	r3, [sp, #16]
 801155e:	4607      	mov	r7, r0
 8011560:	4631      	mov	r1, r6
 8011562:	ee18 0a10 	vmov	r0, s16
 8011566:	f7ff fa77 	bl	8010a58 <quorem>
 801156a:	4641      	mov	r1, r8
 801156c:	9002      	str	r0, [sp, #8]
 801156e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011572:	ee18 0a10 	vmov	r0, s16
 8011576:	f000 fcbd 	bl	8011ef4 <__mcmp>
 801157a:	463a      	mov	r2, r7
 801157c:	9003      	str	r0, [sp, #12]
 801157e:	4631      	mov	r1, r6
 8011580:	4620      	mov	r0, r4
 8011582:	f000 fcd3 	bl	8011f2c <__mdiff>
 8011586:	68c2      	ldr	r2, [r0, #12]
 8011588:	f109 3bff 	add.w	fp, r9, #4294967295
 801158c:	4605      	mov	r5, r0
 801158e:	bb02      	cbnz	r2, 80115d2 <_dtoa_r+0xa62>
 8011590:	4601      	mov	r1, r0
 8011592:	ee18 0a10 	vmov	r0, s16
 8011596:	f000 fcad 	bl	8011ef4 <__mcmp>
 801159a:	4602      	mov	r2, r0
 801159c:	4629      	mov	r1, r5
 801159e:	4620      	mov	r0, r4
 80115a0:	9207      	str	r2, [sp, #28]
 80115a2:	f000 fa65 	bl	8011a70 <_Bfree>
 80115a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80115aa:	ea43 0102 	orr.w	r1, r3, r2
 80115ae:	9b04      	ldr	r3, [sp, #16]
 80115b0:	430b      	orrs	r3, r1
 80115b2:	464d      	mov	r5, r9
 80115b4:	d10f      	bne.n	80115d6 <_dtoa_r+0xa66>
 80115b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80115ba:	d02a      	beq.n	8011612 <_dtoa_r+0xaa2>
 80115bc:	9b03      	ldr	r3, [sp, #12]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	dd02      	ble.n	80115c8 <_dtoa_r+0xa58>
 80115c2:	9b02      	ldr	r3, [sp, #8]
 80115c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80115c8:	f88b a000 	strb.w	sl, [fp]
 80115cc:	e775      	b.n	80114ba <_dtoa_r+0x94a>
 80115ce:	4638      	mov	r0, r7
 80115d0:	e7ba      	b.n	8011548 <_dtoa_r+0x9d8>
 80115d2:	2201      	movs	r2, #1
 80115d4:	e7e2      	b.n	801159c <_dtoa_r+0xa2c>
 80115d6:	9b03      	ldr	r3, [sp, #12]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	db04      	blt.n	80115e6 <_dtoa_r+0xa76>
 80115dc:	9906      	ldr	r1, [sp, #24]
 80115de:	430b      	orrs	r3, r1
 80115e0:	9904      	ldr	r1, [sp, #16]
 80115e2:	430b      	orrs	r3, r1
 80115e4:	d122      	bne.n	801162c <_dtoa_r+0xabc>
 80115e6:	2a00      	cmp	r2, #0
 80115e8:	ddee      	ble.n	80115c8 <_dtoa_r+0xa58>
 80115ea:	ee18 1a10 	vmov	r1, s16
 80115ee:	2201      	movs	r2, #1
 80115f0:	4620      	mov	r0, r4
 80115f2:	f000 fc0f 	bl	8011e14 <__lshift>
 80115f6:	4631      	mov	r1, r6
 80115f8:	ee08 0a10 	vmov	s16, r0
 80115fc:	f000 fc7a 	bl	8011ef4 <__mcmp>
 8011600:	2800      	cmp	r0, #0
 8011602:	dc03      	bgt.n	801160c <_dtoa_r+0xa9c>
 8011604:	d1e0      	bne.n	80115c8 <_dtoa_r+0xa58>
 8011606:	f01a 0f01 	tst.w	sl, #1
 801160a:	d0dd      	beq.n	80115c8 <_dtoa_r+0xa58>
 801160c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011610:	d1d7      	bne.n	80115c2 <_dtoa_r+0xa52>
 8011612:	2339      	movs	r3, #57	; 0x39
 8011614:	f88b 3000 	strb.w	r3, [fp]
 8011618:	462b      	mov	r3, r5
 801161a:	461d      	mov	r5, r3
 801161c:	3b01      	subs	r3, #1
 801161e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011622:	2a39      	cmp	r2, #57	; 0x39
 8011624:	d071      	beq.n	801170a <_dtoa_r+0xb9a>
 8011626:	3201      	adds	r2, #1
 8011628:	701a      	strb	r2, [r3, #0]
 801162a:	e746      	b.n	80114ba <_dtoa_r+0x94a>
 801162c:	2a00      	cmp	r2, #0
 801162e:	dd07      	ble.n	8011640 <_dtoa_r+0xad0>
 8011630:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011634:	d0ed      	beq.n	8011612 <_dtoa_r+0xaa2>
 8011636:	f10a 0301 	add.w	r3, sl, #1
 801163a:	f88b 3000 	strb.w	r3, [fp]
 801163e:	e73c      	b.n	80114ba <_dtoa_r+0x94a>
 8011640:	9b05      	ldr	r3, [sp, #20]
 8011642:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011646:	4599      	cmp	r9, r3
 8011648:	d047      	beq.n	80116da <_dtoa_r+0xb6a>
 801164a:	ee18 1a10 	vmov	r1, s16
 801164e:	2300      	movs	r3, #0
 8011650:	220a      	movs	r2, #10
 8011652:	4620      	mov	r0, r4
 8011654:	f000 fa2e 	bl	8011ab4 <__multadd>
 8011658:	45b8      	cmp	r8, r7
 801165a:	ee08 0a10 	vmov	s16, r0
 801165e:	f04f 0300 	mov.w	r3, #0
 8011662:	f04f 020a 	mov.w	r2, #10
 8011666:	4641      	mov	r1, r8
 8011668:	4620      	mov	r0, r4
 801166a:	d106      	bne.n	801167a <_dtoa_r+0xb0a>
 801166c:	f000 fa22 	bl	8011ab4 <__multadd>
 8011670:	4680      	mov	r8, r0
 8011672:	4607      	mov	r7, r0
 8011674:	f109 0901 	add.w	r9, r9, #1
 8011678:	e772      	b.n	8011560 <_dtoa_r+0x9f0>
 801167a:	f000 fa1b 	bl	8011ab4 <__multadd>
 801167e:	4639      	mov	r1, r7
 8011680:	4680      	mov	r8, r0
 8011682:	2300      	movs	r3, #0
 8011684:	220a      	movs	r2, #10
 8011686:	4620      	mov	r0, r4
 8011688:	f000 fa14 	bl	8011ab4 <__multadd>
 801168c:	4607      	mov	r7, r0
 801168e:	e7f1      	b.n	8011674 <_dtoa_r+0xb04>
 8011690:	9b03      	ldr	r3, [sp, #12]
 8011692:	9302      	str	r3, [sp, #8]
 8011694:	9d01      	ldr	r5, [sp, #4]
 8011696:	ee18 0a10 	vmov	r0, s16
 801169a:	4631      	mov	r1, r6
 801169c:	f7ff f9dc 	bl	8010a58 <quorem>
 80116a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80116a4:	9b01      	ldr	r3, [sp, #4]
 80116a6:	f805 ab01 	strb.w	sl, [r5], #1
 80116aa:	1aea      	subs	r2, r5, r3
 80116ac:	9b02      	ldr	r3, [sp, #8]
 80116ae:	4293      	cmp	r3, r2
 80116b0:	dd09      	ble.n	80116c6 <_dtoa_r+0xb56>
 80116b2:	ee18 1a10 	vmov	r1, s16
 80116b6:	2300      	movs	r3, #0
 80116b8:	220a      	movs	r2, #10
 80116ba:	4620      	mov	r0, r4
 80116bc:	f000 f9fa 	bl	8011ab4 <__multadd>
 80116c0:	ee08 0a10 	vmov	s16, r0
 80116c4:	e7e7      	b.n	8011696 <_dtoa_r+0xb26>
 80116c6:	9b02      	ldr	r3, [sp, #8]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	bfc8      	it	gt
 80116cc:	461d      	movgt	r5, r3
 80116ce:	9b01      	ldr	r3, [sp, #4]
 80116d0:	bfd8      	it	le
 80116d2:	2501      	movle	r5, #1
 80116d4:	441d      	add	r5, r3
 80116d6:	f04f 0800 	mov.w	r8, #0
 80116da:	ee18 1a10 	vmov	r1, s16
 80116de:	2201      	movs	r2, #1
 80116e0:	4620      	mov	r0, r4
 80116e2:	f000 fb97 	bl	8011e14 <__lshift>
 80116e6:	4631      	mov	r1, r6
 80116e8:	ee08 0a10 	vmov	s16, r0
 80116ec:	f000 fc02 	bl	8011ef4 <__mcmp>
 80116f0:	2800      	cmp	r0, #0
 80116f2:	dc91      	bgt.n	8011618 <_dtoa_r+0xaa8>
 80116f4:	d102      	bne.n	80116fc <_dtoa_r+0xb8c>
 80116f6:	f01a 0f01 	tst.w	sl, #1
 80116fa:	d18d      	bne.n	8011618 <_dtoa_r+0xaa8>
 80116fc:	462b      	mov	r3, r5
 80116fe:	461d      	mov	r5, r3
 8011700:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011704:	2a30      	cmp	r2, #48	; 0x30
 8011706:	d0fa      	beq.n	80116fe <_dtoa_r+0xb8e>
 8011708:	e6d7      	b.n	80114ba <_dtoa_r+0x94a>
 801170a:	9a01      	ldr	r2, [sp, #4]
 801170c:	429a      	cmp	r2, r3
 801170e:	d184      	bne.n	801161a <_dtoa_r+0xaaa>
 8011710:	9b00      	ldr	r3, [sp, #0]
 8011712:	3301      	adds	r3, #1
 8011714:	9300      	str	r3, [sp, #0]
 8011716:	2331      	movs	r3, #49	; 0x31
 8011718:	7013      	strb	r3, [r2, #0]
 801171a:	e6ce      	b.n	80114ba <_dtoa_r+0x94a>
 801171c:	4b09      	ldr	r3, [pc, #36]	; (8011744 <_dtoa_r+0xbd4>)
 801171e:	f7ff ba95 	b.w	8010c4c <_dtoa_r+0xdc>
 8011722:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011724:	2b00      	cmp	r3, #0
 8011726:	f47f aa6e 	bne.w	8010c06 <_dtoa_r+0x96>
 801172a:	4b07      	ldr	r3, [pc, #28]	; (8011748 <_dtoa_r+0xbd8>)
 801172c:	f7ff ba8e 	b.w	8010c4c <_dtoa_r+0xdc>
 8011730:	9b02      	ldr	r3, [sp, #8]
 8011732:	2b00      	cmp	r3, #0
 8011734:	dcae      	bgt.n	8011694 <_dtoa_r+0xb24>
 8011736:	9b06      	ldr	r3, [sp, #24]
 8011738:	2b02      	cmp	r3, #2
 801173a:	f73f aea8 	bgt.w	801148e <_dtoa_r+0x91e>
 801173e:	e7a9      	b.n	8011694 <_dtoa_r+0xb24>
 8011740:	0801317f 	.word	0x0801317f
 8011744:	080130dc 	.word	0x080130dc
 8011748:	08013100 	.word	0x08013100

0801174c <__sflush_r>:
 801174c:	898a      	ldrh	r2, [r1, #12]
 801174e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011752:	4605      	mov	r5, r0
 8011754:	0710      	lsls	r0, r2, #28
 8011756:	460c      	mov	r4, r1
 8011758:	d458      	bmi.n	801180c <__sflush_r+0xc0>
 801175a:	684b      	ldr	r3, [r1, #4]
 801175c:	2b00      	cmp	r3, #0
 801175e:	dc05      	bgt.n	801176c <__sflush_r+0x20>
 8011760:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011762:	2b00      	cmp	r3, #0
 8011764:	dc02      	bgt.n	801176c <__sflush_r+0x20>
 8011766:	2000      	movs	r0, #0
 8011768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801176c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801176e:	2e00      	cmp	r6, #0
 8011770:	d0f9      	beq.n	8011766 <__sflush_r+0x1a>
 8011772:	2300      	movs	r3, #0
 8011774:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011778:	682f      	ldr	r7, [r5, #0]
 801177a:	602b      	str	r3, [r5, #0]
 801177c:	d032      	beq.n	80117e4 <__sflush_r+0x98>
 801177e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011780:	89a3      	ldrh	r3, [r4, #12]
 8011782:	075a      	lsls	r2, r3, #29
 8011784:	d505      	bpl.n	8011792 <__sflush_r+0x46>
 8011786:	6863      	ldr	r3, [r4, #4]
 8011788:	1ac0      	subs	r0, r0, r3
 801178a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801178c:	b10b      	cbz	r3, 8011792 <__sflush_r+0x46>
 801178e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011790:	1ac0      	subs	r0, r0, r3
 8011792:	2300      	movs	r3, #0
 8011794:	4602      	mov	r2, r0
 8011796:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011798:	6a21      	ldr	r1, [r4, #32]
 801179a:	4628      	mov	r0, r5
 801179c:	47b0      	blx	r6
 801179e:	1c43      	adds	r3, r0, #1
 80117a0:	89a3      	ldrh	r3, [r4, #12]
 80117a2:	d106      	bne.n	80117b2 <__sflush_r+0x66>
 80117a4:	6829      	ldr	r1, [r5, #0]
 80117a6:	291d      	cmp	r1, #29
 80117a8:	d82c      	bhi.n	8011804 <__sflush_r+0xb8>
 80117aa:	4a2a      	ldr	r2, [pc, #168]	; (8011854 <__sflush_r+0x108>)
 80117ac:	40ca      	lsrs	r2, r1
 80117ae:	07d6      	lsls	r6, r2, #31
 80117b0:	d528      	bpl.n	8011804 <__sflush_r+0xb8>
 80117b2:	2200      	movs	r2, #0
 80117b4:	6062      	str	r2, [r4, #4]
 80117b6:	04d9      	lsls	r1, r3, #19
 80117b8:	6922      	ldr	r2, [r4, #16]
 80117ba:	6022      	str	r2, [r4, #0]
 80117bc:	d504      	bpl.n	80117c8 <__sflush_r+0x7c>
 80117be:	1c42      	adds	r2, r0, #1
 80117c0:	d101      	bne.n	80117c6 <__sflush_r+0x7a>
 80117c2:	682b      	ldr	r3, [r5, #0]
 80117c4:	b903      	cbnz	r3, 80117c8 <__sflush_r+0x7c>
 80117c6:	6560      	str	r0, [r4, #84]	; 0x54
 80117c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80117ca:	602f      	str	r7, [r5, #0]
 80117cc:	2900      	cmp	r1, #0
 80117ce:	d0ca      	beq.n	8011766 <__sflush_r+0x1a>
 80117d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80117d4:	4299      	cmp	r1, r3
 80117d6:	d002      	beq.n	80117de <__sflush_r+0x92>
 80117d8:	4628      	mov	r0, r5
 80117da:	f000 fca3 	bl	8012124 <_free_r>
 80117de:	2000      	movs	r0, #0
 80117e0:	6360      	str	r0, [r4, #52]	; 0x34
 80117e2:	e7c1      	b.n	8011768 <__sflush_r+0x1c>
 80117e4:	6a21      	ldr	r1, [r4, #32]
 80117e6:	2301      	movs	r3, #1
 80117e8:	4628      	mov	r0, r5
 80117ea:	47b0      	blx	r6
 80117ec:	1c41      	adds	r1, r0, #1
 80117ee:	d1c7      	bne.n	8011780 <__sflush_r+0x34>
 80117f0:	682b      	ldr	r3, [r5, #0]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d0c4      	beq.n	8011780 <__sflush_r+0x34>
 80117f6:	2b1d      	cmp	r3, #29
 80117f8:	d001      	beq.n	80117fe <__sflush_r+0xb2>
 80117fa:	2b16      	cmp	r3, #22
 80117fc:	d101      	bne.n	8011802 <__sflush_r+0xb6>
 80117fe:	602f      	str	r7, [r5, #0]
 8011800:	e7b1      	b.n	8011766 <__sflush_r+0x1a>
 8011802:	89a3      	ldrh	r3, [r4, #12]
 8011804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011808:	81a3      	strh	r3, [r4, #12]
 801180a:	e7ad      	b.n	8011768 <__sflush_r+0x1c>
 801180c:	690f      	ldr	r7, [r1, #16]
 801180e:	2f00      	cmp	r7, #0
 8011810:	d0a9      	beq.n	8011766 <__sflush_r+0x1a>
 8011812:	0793      	lsls	r3, r2, #30
 8011814:	680e      	ldr	r6, [r1, #0]
 8011816:	bf08      	it	eq
 8011818:	694b      	ldreq	r3, [r1, #20]
 801181a:	600f      	str	r7, [r1, #0]
 801181c:	bf18      	it	ne
 801181e:	2300      	movne	r3, #0
 8011820:	eba6 0807 	sub.w	r8, r6, r7
 8011824:	608b      	str	r3, [r1, #8]
 8011826:	f1b8 0f00 	cmp.w	r8, #0
 801182a:	dd9c      	ble.n	8011766 <__sflush_r+0x1a>
 801182c:	6a21      	ldr	r1, [r4, #32]
 801182e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011830:	4643      	mov	r3, r8
 8011832:	463a      	mov	r2, r7
 8011834:	4628      	mov	r0, r5
 8011836:	47b0      	blx	r6
 8011838:	2800      	cmp	r0, #0
 801183a:	dc06      	bgt.n	801184a <__sflush_r+0xfe>
 801183c:	89a3      	ldrh	r3, [r4, #12]
 801183e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011842:	81a3      	strh	r3, [r4, #12]
 8011844:	f04f 30ff 	mov.w	r0, #4294967295
 8011848:	e78e      	b.n	8011768 <__sflush_r+0x1c>
 801184a:	4407      	add	r7, r0
 801184c:	eba8 0800 	sub.w	r8, r8, r0
 8011850:	e7e9      	b.n	8011826 <__sflush_r+0xda>
 8011852:	bf00      	nop
 8011854:	20400001 	.word	0x20400001

08011858 <_fflush_r>:
 8011858:	b538      	push	{r3, r4, r5, lr}
 801185a:	690b      	ldr	r3, [r1, #16]
 801185c:	4605      	mov	r5, r0
 801185e:	460c      	mov	r4, r1
 8011860:	b913      	cbnz	r3, 8011868 <_fflush_r+0x10>
 8011862:	2500      	movs	r5, #0
 8011864:	4628      	mov	r0, r5
 8011866:	bd38      	pop	{r3, r4, r5, pc}
 8011868:	b118      	cbz	r0, 8011872 <_fflush_r+0x1a>
 801186a:	6983      	ldr	r3, [r0, #24]
 801186c:	b90b      	cbnz	r3, 8011872 <_fflush_r+0x1a>
 801186e:	f7fe f8eb 	bl	800fa48 <__sinit>
 8011872:	4b14      	ldr	r3, [pc, #80]	; (80118c4 <_fflush_r+0x6c>)
 8011874:	429c      	cmp	r4, r3
 8011876:	d11b      	bne.n	80118b0 <_fflush_r+0x58>
 8011878:	686c      	ldr	r4, [r5, #4]
 801187a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801187e:	2b00      	cmp	r3, #0
 8011880:	d0ef      	beq.n	8011862 <_fflush_r+0xa>
 8011882:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011884:	07d0      	lsls	r0, r2, #31
 8011886:	d404      	bmi.n	8011892 <_fflush_r+0x3a>
 8011888:	0599      	lsls	r1, r3, #22
 801188a:	d402      	bmi.n	8011892 <_fflush_r+0x3a>
 801188c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801188e:	f7fe f99e 	bl	800fbce <__retarget_lock_acquire_recursive>
 8011892:	4628      	mov	r0, r5
 8011894:	4621      	mov	r1, r4
 8011896:	f7ff ff59 	bl	801174c <__sflush_r>
 801189a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801189c:	07da      	lsls	r2, r3, #31
 801189e:	4605      	mov	r5, r0
 80118a0:	d4e0      	bmi.n	8011864 <_fflush_r+0xc>
 80118a2:	89a3      	ldrh	r3, [r4, #12]
 80118a4:	059b      	lsls	r3, r3, #22
 80118a6:	d4dd      	bmi.n	8011864 <_fflush_r+0xc>
 80118a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80118aa:	f7fe f991 	bl	800fbd0 <__retarget_lock_release_recursive>
 80118ae:	e7d9      	b.n	8011864 <_fflush_r+0xc>
 80118b0:	4b05      	ldr	r3, [pc, #20]	; (80118c8 <_fflush_r+0x70>)
 80118b2:	429c      	cmp	r4, r3
 80118b4:	d101      	bne.n	80118ba <_fflush_r+0x62>
 80118b6:	68ac      	ldr	r4, [r5, #8]
 80118b8:	e7df      	b.n	801187a <_fflush_r+0x22>
 80118ba:	4b04      	ldr	r3, [pc, #16]	; (80118cc <_fflush_r+0x74>)
 80118bc:	429c      	cmp	r4, r3
 80118be:	bf08      	it	eq
 80118c0:	68ec      	ldreq	r4, [r5, #12]
 80118c2:	e7da      	b.n	801187a <_fflush_r+0x22>
 80118c4:	08013088 	.word	0x08013088
 80118c8:	080130a8 	.word	0x080130a8
 80118cc:	08013068 	.word	0x08013068

080118d0 <_localeconv_r>:
 80118d0:	4800      	ldr	r0, [pc, #0]	; (80118d4 <_localeconv_r+0x4>)
 80118d2:	4770      	bx	lr
 80118d4:	2000016c 	.word	0x2000016c

080118d8 <_lseek_r>:
 80118d8:	b538      	push	{r3, r4, r5, lr}
 80118da:	4d07      	ldr	r5, [pc, #28]	; (80118f8 <_lseek_r+0x20>)
 80118dc:	4604      	mov	r4, r0
 80118de:	4608      	mov	r0, r1
 80118e0:	4611      	mov	r1, r2
 80118e2:	2200      	movs	r2, #0
 80118e4:	602a      	str	r2, [r5, #0]
 80118e6:	461a      	mov	r2, r3
 80118e8:	f7f1 fa9a 	bl	8002e20 <_lseek>
 80118ec:	1c43      	adds	r3, r0, #1
 80118ee:	d102      	bne.n	80118f6 <_lseek_r+0x1e>
 80118f0:	682b      	ldr	r3, [r5, #0]
 80118f2:	b103      	cbz	r3, 80118f6 <_lseek_r+0x1e>
 80118f4:	6023      	str	r3, [r4, #0]
 80118f6:	bd38      	pop	{r3, r4, r5, pc}
 80118f8:	20005708 	.word	0x20005708

080118fc <__swhatbuf_r>:
 80118fc:	b570      	push	{r4, r5, r6, lr}
 80118fe:	460e      	mov	r6, r1
 8011900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011904:	2900      	cmp	r1, #0
 8011906:	b096      	sub	sp, #88	; 0x58
 8011908:	4614      	mov	r4, r2
 801190a:	461d      	mov	r5, r3
 801190c:	da08      	bge.n	8011920 <__swhatbuf_r+0x24>
 801190e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011912:	2200      	movs	r2, #0
 8011914:	602a      	str	r2, [r5, #0]
 8011916:	061a      	lsls	r2, r3, #24
 8011918:	d410      	bmi.n	801193c <__swhatbuf_r+0x40>
 801191a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801191e:	e00e      	b.n	801193e <__swhatbuf_r+0x42>
 8011920:	466a      	mov	r2, sp
 8011922:	f000 fde7 	bl	80124f4 <_fstat_r>
 8011926:	2800      	cmp	r0, #0
 8011928:	dbf1      	blt.n	801190e <__swhatbuf_r+0x12>
 801192a:	9a01      	ldr	r2, [sp, #4]
 801192c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011930:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011934:	425a      	negs	r2, r3
 8011936:	415a      	adcs	r2, r3
 8011938:	602a      	str	r2, [r5, #0]
 801193a:	e7ee      	b.n	801191a <__swhatbuf_r+0x1e>
 801193c:	2340      	movs	r3, #64	; 0x40
 801193e:	2000      	movs	r0, #0
 8011940:	6023      	str	r3, [r4, #0]
 8011942:	b016      	add	sp, #88	; 0x58
 8011944:	bd70      	pop	{r4, r5, r6, pc}
	...

08011948 <__smakebuf_r>:
 8011948:	898b      	ldrh	r3, [r1, #12]
 801194a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801194c:	079d      	lsls	r5, r3, #30
 801194e:	4606      	mov	r6, r0
 8011950:	460c      	mov	r4, r1
 8011952:	d507      	bpl.n	8011964 <__smakebuf_r+0x1c>
 8011954:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011958:	6023      	str	r3, [r4, #0]
 801195a:	6123      	str	r3, [r4, #16]
 801195c:	2301      	movs	r3, #1
 801195e:	6163      	str	r3, [r4, #20]
 8011960:	b002      	add	sp, #8
 8011962:	bd70      	pop	{r4, r5, r6, pc}
 8011964:	ab01      	add	r3, sp, #4
 8011966:	466a      	mov	r2, sp
 8011968:	f7ff ffc8 	bl	80118fc <__swhatbuf_r>
 801196c:	9900      	ldr	r1, [sp, #0]
 801196e:	4605      	mov	r5, r0
 8011970:	4630      	mov	r0, r6
 8011972:	f7fe f965 	bl	800fc40 <_malloc_r>
 8011976:	b948      	cbnz	r0, 801198c <__smakebuf_r+0x44>
 8011978:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801197c:	059a      	lsls	r2, r3, #22
 801197e:	d4ef      	bmi.n	8011960 <__smakebuf_r+0x18>
 8011980:	f023 0303 	bic.w	r3, r3, #3
 8011984:	f043 0302 	orr.w	r3, r3, #2
 8011988:	81a3      	strh	r3, [r4, #12]
 801198a:	e7e3      	b.n	8011954 <__smakebuf_r+0xc>
 801198c:	4b0d      	ldr	r3, [pc, #52]	; (80119c4 <__smakebuf_r+0x7c>)
 801198e:	62b3      	str	r3, [r6, #40]	; 0x28
 8011990:	89a3      	ldrh	r3, [r4, #12]
 8011992:	6020      	str	r0, [r4, #0]
 8011994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011998:	81a3      	strh	r3, [r4, #12]
 801199a:	9b00      	ldr	r3, [sp, #0]
 801199c:	6163      	str	r3, [r4, #20]
 801199e:	9b01      	ldr	r3, [sp, #4]
 80119a0:	6120      	str	r0, [r4, #16]
 80119a2:	b15b      	cbz	r3, 80119bc <__smakebuf_r+0x74>
 80119a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80119a8:	4630      	mov	r0, r6
 80119aa:	f000 fdb5 	bl	8012518 <_isatty_r>
 80119ae:	b128      	cbz	r0, 80119bc <__smakebuf_r+0x74>
 80119b0:	89a3      	ldrh	r3, [r4, #12]
 80119b2:	f023 0303 	bic.w	r3, r3, #3
 80119b6:	f043 0301 	orr.w	r3, r3, #1
 80119ba:	81a3      	strh	r3, [r4, #12]
 80119bc:	89a0      	ldrh	r0, [r4, #12]
 80119be:	4305      	orrs	r5, r0
 80119c0:	81a5      	strh	r5, [r4, #12]
 80119c2:	e7cd      	b.n	8011960 <__smakebuf_r+0x18>
 80119c4:	0800f9e1 	.word	0x0800f9e1

080119c8 <malloc>:
 80119c8:	4b02      	ldr	r3, [pc, #8]	; (80119d4 <malloc+0xc>)
 80119ca:	4601      	mov	r1, r0
 80119cc:	6818      	ldr	r0, [r3, #0]
 80119ce:	f7fe b937 	b.w	800fc40 <_malloc_r>
 80119d2:	bf00      	nop
 80119d4:	20000018 	.word	0x20000018

080119d8 <__malloc_lock>:
 80119d8:	4801      	ldr	r0, [pc, #4]	; (80119e0 <__malloc_lock+0x8>)
 80119da:	f7fe b8f8 	b.w	800fbce <__retarget_lock_acquire_recursive>
 80119de:	bf00      	nop
 80119e0:	200056fc 	.word	0x200056fc

080119e4 <__malloc_unlock>:
 80119e4:	4801      	ldr	r0, [pc, #4]	; (80119ec <__malloc_unlock+0x8>)
 80119e6:	f7fe b8f3 	b.w	800fbd0 <__retarget_lock_release_recursive>
 80119ea:	bf00      	nop
 80119ec:	200056fc 	.word	0x200056fc

080119f0 <_Balloc>:
 80119f0:	b570      	push	{r4, r5, r6, lr}
 80119f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80119f4:	4604      	mov	r4, r0
 80119f6:	460d      	mov	r5, r1
 80119f8:	b976      	cbnz	r6, 8011a18 <_Balloc+0x28>
 80119fa:	2010      	movs	r0, #16
 80119fc:	f7ff ffe4 	bl	80119c8 <malloc>
 8011a00:	4602      	mov	r2, r0
 8011a02:	6260      	str	r0, [r4, #36]	; 0x24
 8011a04:	b920      	cbnz	r0, 8011a10 <_Balloc+0x20>
 8011a06:	4b18      	ldr	r3, [pc, #96]	; (8011a68 <_Balloc+0x78>)
 8011a08:	4818      	ldr	r0, [pc, #96]	; (8011a6c <_Balloc+0x7c>)
 8011a0a:	2166      	movs	r1, #102	; 0x66
 8011a0c:	f000 fd42 	bl	8012494 <__assert_func>
 8011a10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a14:	6006      	str	r6, [r0, #0]
 8011a16:	60c6      	str	r6, [r0, #12]
 8011a18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011a1a:	68f3      	ldr	r3, [r6, #12]
 8011a1c:	b183      	cbz	r3, 8011a40 <_Balloc+0x50>
 8011a1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a20:	68db      	ldr	r3, [r3, #12]
 8011a22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011a26:	b9b8      	cbnz	r0, 8011a58 <_Balloc+0x68>
 8011a28:	2101      	movs	r1, #1
 8011a2a:	fa01 f605 	lsl.w	r6, r1, r5
 8011a2e:	1d72      	adds	r2, r6, #5
 8011a30:	0092      	lsls	r2, r2, #2
 8011a32:	4620      	mov	r0, r4
 8011a34:	f000 fb60 	bl	80120f8 <_calloc_r>
 8011a38:	b160      	cbz	r0, 8011a54 <_Balloc+0x64>
 8011a3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011a3e:	e00e      	b.n	8011a5e <_Balloc+0x6e>
 8011a40:	2221      	movs	r2, #33	; 0x21
 8011a42:	2104      	movs	r1, #4
 8011a44:	4620      	mov	r0, r4
 8011a46:	f000 fb57 	bl	80120f8 <_calloc_r>
 8011a4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a4c:	60f0      	str	r0, [r6, #12]
 8011a4e:	68db      	ldr	r3, [r3, #12]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d1e4      	bne.n	8011a1e <_Balloc+0x2e>
 8011a54:	2000      	movs	r0, #0
 8011a56:	bd70      	pop	{r4, r5, r6, pc}
 8011a58:	6802      	ldr	r2, [r0, #0]
 8011a5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011a5e:	2300      	movs	r3, #0
 8011a60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011a64:	e7f7      	b.n	8011a56 <_Balloc+0x66>
 8011a66:	bf00      	nop
 8011a68:	0801310d 	.word	0x0801310d
 8011a6c:	08013190 	.word	0x08013190

08011a70 <_Bfree>:
 8011a70:	b570      	push	{r4, r5, r6, lr}
 8011a72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011a74:	4605      	mov	r5, r0
 8011a76:	460c      	mov	r4, r1
 8011a78:	b976      	cbnz	r6, 8011a98 <_Bfree+0x28>
 8011a7a:	2010      	movs	r0, #16
 8011a7c:	f7ff ffa4 	bl	80119c8 <malloc>
 8011a80:	4602      	mov	r2, r0
 8011a82:	6268      	str	r0, [r5, #36]	; 0x24
 8011a84:	b920      	cbnz	r0, 8011a90 <_Bfree+0x20>
 8011a86:	4b09      	ldr	r3, [pc, #36]	; (8011aac <_Bfree+0x3c>)
 8011a88:	4809      	ldr	r0, [pc, #36]	; (8011ab0 <_Bfree+0x40>)
 8011a8a:	218a      	movs	r1, #138	; 0x8a
 8011a8c:	f000 fd02 	bl	8012494 <__assert_func>
 8011a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a94:	6006      	str	r6, [r0, #0]
 8011a96:	60c6      	str	r6, [r0, #12]
 8011a98:	b13c      	cbz	r4, 8011aaa <_Bfree+0x3a>
 8011a9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011a9c:	6862      	ldr	r2, [r4, #4]
 8011a9e:	68db      	ldr	r3, [r3, #12]
 8011aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011aa4:	6021      	str	r1, [r4, #0]
 8011aa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011aaa:	bd70      	pop	{r4, r5, r6, pc}
 8011aac:	0801310d 	.word	0x0801310d
 8011ab0:	08013190 	.word	0x08013190

08011ab4 <__multadd>:
 8011ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ab8:	690d      	ldr	r5, [r1, #16]
 8011aba:	4607      	mov	r7, r0
 8011abc:	460c      	mov	r4, r1
 8011abe:	461e      	mov	r6, r3
 8011ac0:	f101 0c14 	add.w	ip, r1, #20
 8011ac4:	2000      	movs	r0, #0
 8011ac6:	f8dc 3000 	ldr.w	r3, [ip]
 8011aca:	b299      	uxth	r1, r3
 8011acc:	fb02 6101 	mla	r1, r2, r1, r6
 8011ad0:	0c1e      	lsrs	r6, r3, #16
 8011ad2:	0c0b      	lsrs	r3, r1, #16
 8011ad4:	fb02 3306 	mla	r3, r2, r6, r3
 8011ad8:	b289      	uxth	r1, r1
 8011ada:	3001      	adds	r0, #1
 8011adc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011ae0:	4285      	cmp	r5, r0
 8011ae2:	f84c 1b04 	str.w	r1, [ip], #4
 8011ae6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011aea:	dcec      	bgt.n	8011ac6 <__multadd+0x12>
 8011aec:	b30e      	cbz	r6, 8011b32 <__multadd+0x7e>
 8011aee:	68a3      	ldr	r3, [r4, #8]
 8011af0:	42ab      	cmp	r3, r5
 8011af2:	dc19      	bgt.n	8011b28 <__multadd+0x74>
 8011af4:	6861      	ldr	r1, [r4, #4]
 8011af6:	4638      	mov	r0, r7
 8011af8:	3101      	adds	r1, #1
 8011afa:	f7ff ff79 	bl	80119f0 <_Balloc>
 8011afe:	4680      	mov	r8, r0
 8011b00:	b928      	cbnz	r0, 8011b0e <__multadd+0x5a>
 8011b02:	4602      	mov	r2, r0
 8011b04:	4b0c      	ldr	r3, [pc, #48]	; (8011b38 <__multadd+0x84>)
 8011b06:	480d      	ldr	r0, [pc, #52]	; (8011b3c <__multadd+0x88>)
 8011b08:	21b5      	movs	r1, #181	; 0xb5
 8011b0a:	f000 fcc3 	bl	8012494 <__assert_func>
 8011b0e:	6922      	ldr	r2, [r4, #16]
 8011b10:	3202      	adds	r2, #2
 8011b12:	f104 010c 	add.w	r1, r4, #12
 8011b16:	0092      	lsls	r2, r2, #2
 8011b18:	300c      	adds	r0, #12
 8011b1a:	f7fe f85a 	bl	800fbd2 <memcpy>
 8011b1e:	4621      	mov	r1, r4
 8011b20:	4638      	mov	r0, r7
 8011b22:	f7ff ffa5 	bl	8011a70 <_Bfree>
 8011b26:	4644      	mov	r4, r8
 8011b28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011b2c:	3501      	adds	r5, #1
 8011b2e:	615e      	str	r6, [r3, #20]
 8011b30:	6125      	str	r5, [r4, #16]
 8011b32:	4620      	mov	r0, r4
 8011b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b38:	0801317f 	.word	0x0801317f
 8011b3c:	08013190 	.word	0x08013190

08011b40 <__hi0bits>:
 8011b40:	0c03      	lsrs	r3, r0, #16
 8011b42:	041b      	lsls	r3, r3, #16
 8011b44:	b9d3      	cbnz	r3, 8011b7c <__hi0bits+0x3c>
 8011b46:	0400      	lsls	r0, r0, #16
 8011b48:	2310      	movs	r3, #16
 8011b4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011b4e:	bf04      	itt	eq
 8011b50:	0200      	lsleq	r0, r0, #8
 8011b52:	3308      	addeq	r3, #8
 8011b54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011b58:	bf04      	itt	eq
 8011b5a:	0100      	lsleq	r0, r0, #4
 8011b5c:	3304      	addeq	r3, #4
 8011b5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011b62:	bf04      	itt	eq
 8011b64:	0080      	lsleq	r0, r0, #2
 8011b66:	3302      	addeq	r3, #2
 8011b68:	2800      	cmp	r0, #0
 8011b6a:	db05      	blt.n	8011b78 <__hi0bits+0x38>
 8011b6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011b70:	f103 0301 	add.w	r3, r3, #1
 8011b74:	bf08      	it	eq
 8011b76:	2320      	moveq	r3, #32
 8011b78:	4618      	mov	r0, r3
 8011b7a:	4770      	bx	lr
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	e7e4      	b.n	8011b4a <__hi0bits+0xa>

08011b80 <__lo0bits>:
 8011b80:	6803      	ldr	r3, [r0, #0]
 8011b82:	f013 0207 	ands.w	r2, r3, #7
 8011b86:	4601      	mov	r1, r0
 8011b88:	d00b      	beq.n	8011ba2 <__lo0bits+0x22>
 8011b8a:	07da      	lsls	r2, r3, #31
 8011b8c:	d423      	bmi.n	8011bd6 <__lo0bits+0x56>
 8011b8e:	0798      	lsls	r0, r3, #30
 8011b90:	bf49      	itett	mi
 8011b92:	085b      	lsrmi	r3, r3, #1
 8011b94:	089b      	lsrpl	r3, r3, #2
 8011b96:	2001      	movmi	r0, #1
 8011b98:	600b      	strmi	r3, [r1, #0]
 8011b9a:	bf5c      	itt	pl
 8011b9c:	600b      	strpl	r3, [r1, #0]
 8011b9e:	2002      	movpl	r0, #2
 8011ba0:	4770      	bx	lr
 8011ba2:	b298      	uxth	r0, r3
 8011ba4:	b9a8      	cbnz	r0, 8011bd2 <__lo0bits+0x52>
 8011ba6:	0c1b      	lsrs	r3, r3, #16
 8011ba8:	2010      	movs	r0, #16
 8011baa:	b2da      	uxtb	r2, r3
 8011bac:	b90a      	cbnz	r2, 8011bb2 <__lo0bits+0x32>
 8011bae:	3008      	adds	r0, #8
 8011bb0:	0a1b      	lsrs	r3, r3, #8
 8011bb2:	071a      	lsls	r2, r3, #28
 8011bb4:	bf04      	itt	eq
 8011bb6:	091b      	lsreq	r3, r3, #4
 8011bb8:	3004      	addeq	r0, #4
 8011bba:	079a      	lsls	r2, r3, #30
 8011bbc:	bf04      	itt	eq
 8011bbe:	089b      	lsreq	r3, r3, #2
 8011bc0:	3002      	addeq	r0, #2
 8011bc2:	07da      	lsls	r2, r3, #31
 8011bc4:	d403      	bmi.n	8011bce <__lo0bits+0x4e>
 8011bc6:	085b      	lsrs	r3, r3, #1
 8011bc8:	f100 0001 	add.w	r0, r0, #1
 8011bcc:	d005      	beq.n	8011bda <__lo0bits+0x5a>
 8011bce:	600b      	str	r3, [r1, #0]
 8011bd0:	4770      	bx	lr
 8011bd2:	4610      	mov	r0, r2
 8011bd4:	e7e9      	b.n	8011baa <__lo0bits+0x2a>
 8011bd6:	2000      	movs	r0, #0
 8011bd8:	4770      	bx	lr
 8011bda:	2020      	movs	r0, #32
 8011bdc:	4770      	bx	lr
	...

08011be0 <__i2b>:
 8011be0:	b510      	push	{r4, lr}
 8011be2:	460c      	mov	r4, r1
 8011be4:	2101      	movs	r1, #1
 8011be6:	f7ff ff03 	bl	80119f0 <_Balloc>
 8011bea:	4602      	mov	r2, r0
 8011bec:	b928      	cbnz	r0, 8011bfa <__i2b+0x1a>
 8011bee:	4b05      	ldr	r3, [pc, #20]	; (8011c04 <__i2b+0x24>)
 8011bf0:	4805      	ldr	r0, [pc, #20]	; (8011c08 <__i2b+0x28>)
 8011bf2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011bf6:	f000 fc4d 	bl	8012494 <__assert_func>
 8011bfa:	2301      	movs	r3, #1
 8011bfc:	6144      	str	r4, [r0, #20]
 8011bfe:	6103      	str	r3, [r0, #16]
 8011c00:	bd10      	pop	{r4, pc}
 8011c02:	bf00      	nop
 8011c04:	0801317f 	.word	0x0801317f
 8011c08:	08013190 	.word	0x08013190

08011c0c <__multiply>:
 8011c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c10:	4691      	mov	r9, r2
 8011c12:	690a      	ldr	r2, [r1, #16]
 8011c14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011c18:	429a      	cmp	r2, r3
 8011c1a:	bfb8      	it	lt
 8011c1c:	460b      	movlt	r3, r1
 8011c1e:	460c      	mov	r4, r1
 8011c20:	bfbc      	itt	lt
 8011c22:	464c      	movlt	r4, r9
 8011c24:	4699      	movlt	r9, r3
 8011c26:	6927      	ldr	r7, [r4, #16]
 8011c28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011c2c:	68a3      	ldr	r3, [r4, #8]
 8011c2e:	6861      	ldr	r1, [r4, #4]
 8011c30:	eb07 060a 	add.w	r6, r7, sl
 8011c34:	42b3      	cmp	r3, r6
 8011c36:	b085      	sub	sp, #20
 8011c38:	bfb8      	it	lt
 8011c3a:	3101      	addlt	r1, #1
 8011c3c:	f7ff fed8 	bl	80119f0 <_Balloc>
 8011c40:	b930      	cbnz	r0, 8011c50 <__multiply+0x44>
 8011c42:	4602      	mov	r2, r0
 8011c44:	4b44      	ldr	r3, [pc, #272]	; (8011d58 <__multiply+0x14c>)
 8011c46:	4845      	ldr	r0, [pc, #276]	; (8011d5c <__multiply+0x150>)
 8011c48:	f240 115d 	movw	r1, #349	; 0x15d
 8011c4c:	f000 fc22 	bl	8012494 <__assert_func>
 8011c50:	f100 0514 	add.w	r5, r0, #20
 8011c54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011c58:	462b      	mov	r3, r5
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	4543      	cmp	r3, r8
 8011c5e:	d321      	bcc.n	8011ca4 <__multiply+0x98>
 8011c60:	f104 0314 	add.w	r3, r4, #20
 8011c64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011c68:	f109 0314 	add.w	r3, r9, #20
 8011c6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011c70:	9202      	str	r2, [sp, #8]
 8011c72:	1b3a      	subs	r2, r7, r4
 8011c74:	3a15      	subs	r2, #21
 8011c76:	f022 0203 	bic.w	r2, r2, #3
 8011c7a:	3204      	adds	r2, #4
 8011c7c:	f104 0115 	add.w	r1, r4, #21
 8011c80:	428f      	cmp	r7, r1
 8011c82:	bf38      	it	cc
 8011c84:	2204      	movcc	r2, #4
 8011c86:	9201      	str	r2, [sp, #4]
 8011c88:	9a02      	ldr	r2, [sp, #8]
 8011c8a:	9303      	str	r3, [sp, #12]
 8011c8c:	429a      	cmp	r2, r3
 8011c8e:	d80c      	bhi.n	8011caa <__multiply+0x9e>
 8011c90:	2e00      	cmp	r6, #0
 8011c92:	dd03      	ble.n	8011c9c <__multiply+0x90>
 8011c94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d05a      	beq.n	8011d52 <__multiply+0x146>
 8011c9c:	6106      	str	r6, [r0, #16]
 8011c9e:	b005      	add	sp, #20
 8011ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ca4:	f843 2b04 	str.w	r2, [r3], #4
 8011ca8:	e7d8      	b.n	8011c5c <__multiply+0x50>
 8011caa:	f8b3 a000 	ldrh.w	sl, [r3]
 8011cae:	f1ba 0f00 	cmp.w	sl, #0
 8011cb2:	d024      	beq.n	8011cfe <__multiply+0xf2>
 8011cb4:	f104 0e14 	add.w	lr, r4, #20
 8011cb8:	46a9      	mov	r9, r5
 8011cba:	f04f 0c00 	mov.w	ip, #0
 8011cbe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011cc2:	f8d9 1000 	ldr.w	r1, [r9]
 8011cc6:	fa1f fb82 	uxth.w	fp, r2
 8011cca:	b289      	uxth	r1, r1
 8011ccc:	fb0a 110b 	mla	r1, sl, fp, r1
 8011cd0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011cd4:	f8d9 2000 	ldr.w	r2, [r9]
 8011cd8:	4461      	add	r1, ip
 8011cda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011cde:	fb0a c20b 	mla	r2, sl, fp, ip
 8011ce2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011ce6:	b289      	uxth	r1, r1
 8011ce8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011cec:	4577      	cmp	r7, lr
 8011cee:	f849 1b04 	str.w	r1, [r9], #4
 8011cf2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011cf6:	d8e2      	bhi.n	8011cbe <__multiply+0xb2>
 8011cf8:	9a01      	ldr	r2, [sp, #4]
 8011cfa:	f845 c002 	str.w	ip, [r5, r2]
 8011cfe:	9a03      	ldr	r2, [sp, #12]
 8011d00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011d04:	3304      	adds	r3, #4
 8011d06:	f1b9 0f00 	cmp.w	r9, #0
 8011d0a:	d020      	beq.n	8011d4e <__multiply+0x142>
 8011d0c:	6829      	ldr	r1, [r5, #0]
 8011d0e:	f104 0c14 	add.w	ip, r4, #20
 8011d12:	46ae      	mov	lr, r5
 8011d14:	f04f 0a00 	mov.w	sl, #0
 8011d18:	f8bc b000 	ldrh.w	fp, [ip]
 8011d1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011d20:	fb09 220b 	mla	r2, r9, fp, r2
 8011d24:	4492      	add	sl, r2
 8011d26:	b289      	uxth	r1, r1
 8011d28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011d2c:	f84e 1b04 	str.w	r1, [lr], #4
 8011d30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011d34:	f8be 1000 	ldrh.w	r1, [lr]
 8011d38:	0c12      	lsrs	r2, r2, #16
 8011d3a:	fb09 1102 	mla	r1, r9, r2, r1
 8011d3e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011d42:	4567      	cmp	r7, ip
 8011d44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011d48:	d8e6      	bhi.n	8011d18 <__multiply+0x10c>
 8011d4a:	9a01      	ldr	r2, [sp, #4]
 8011d4c:	50a9      	str	r1, [r5, r2]
 8011d4e:	3504      	adds	r5, #4
 8011d50:	e79a      	b.n	8011c88 <__multiply+0x7c>
 8011d52:	3e01      	subs	r6, #1
 8011d54:	e79c      	b.n	8011c90 <__multiply+0x84>
 8011d56:	bf00      	nop
 8011d58:	0801317f 	.word	0x0801317f
 8011d5c:	08013190 	.word	0x08013190

08011d60 <__pow5mult>:
 8011d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d64:	4615      	mov	r5, r2
 8011d66:	f012 0203 	ands.w	r2, r2, #3
 8011d6a:	4606      	mov	r6, r0
 8011d6c:	460f      	mov	r7, r1
 8011d6e:	d007      	beq.n	8011d80 <__pow5mult+0x20>
 8011d70:	4c25      	ldr	r4, [pc, #148]	; (8011e08 <__pow5mult+0xa8>)
 8011d72:	3a01      	subs	r2, #1
 8011d74:	2300      	movs	r3, #0
 8011d76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011d7a:	f7ff fe9b 	bl	8011ab4 <__multadd>
 8011d7e:	4607      	mov	r7, r0
 8011d80:	10ad      	asrs	r5, r5, #2
 8011d82:	d03d      	beq.n	8011e00 <__pow5mult+0xa0>
 8011d84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011d86:	b97c      	cbnz	r4, 8011da8 <__pow5mult+0x48>
 8011d88:	2010      	movs	r0, #16
 8011d8a:	f7ff fe1d 	bl	80119c8 <malloc>
 8011d8e:	4602      	mov	r2, r0
 8011d90:	6270      	str	r0, [r6, #36]	; 0x24
 8011d92:	b928      	cbnz	r0, 8011da0 <__pow5mult+0x40>
 8011d94:	4b1d      	ldr	r3, [pc, #116]	; (8011e0c <__pow5mult+0xac>)
 8011d96:	481e      	ldr	r0, [pc, #120]	; (8011e10 <__pow5mult+0xb0>)
 8011d98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011d9c:	f000 fb7a 	bl	8012494 <__assert_func>
 8011da0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011da4:	6004      	str	r4, [r0, #0]
 8011da6:	60c4      	str	r4, [r0, #12]
 8011da8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011dac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011db0:	b94c      	cbnz	r4, 8011dc6 <__pow5mult+0x66>
 8011db2:	f240 2171 	movw	r1, #625	; 0x271
 8011db6:	4630      	mov	r0, r6
 8011db8:	f7ff ff12 	bl	8011be0 <__i2b>
 8011dbc:	2300      	movs	r3, #0
 8011dbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8011dc2:	4604      	mov	r4, r0
 8011dc4:	6003      	str	r3, [r0, #0]
 8011dc6:	f04f 0900 	mov.w	r9, #0
 8011dca:	07eb      	lsls	r3, r5, #31
 8011dcc:	d50a      	bpl.n	8011de4 <__pow5mult+0x84>
 8011dce:	4639      	mov	r1, r7
 8011dd0:	4622      	mov	r2, r4
 8011dd2:	4630      	mov	r0, r6
 8011dd4:	f7ff ff1a 	bl	8011c0c <__multiply>
 8011dd8:	4639      	mov	r1, r7
 8011dda:	4680      	mov	r8, r0
 8011ddc:	4630      	mov	r0, r6
 8011dde:	f7ff fe47 	bl	8011a70 <_Bfree>
 8011de2:	4647      	mov	r7, r8
 8011de4:	106d      	asrs	r5, r5, #1
 8011de6:	d00b      	beq.n	8011e00 <__pow5mult+0xa0>
 8011de8:	6820      	ldr	r0, [r4, #0]
 8011dea:	b938      	cbnz	r0, 8011dfc <__pow5mult+0x9c>
 8011dec:	4622      	mov	r2, r4
 8011dee:	4621      	mov	r1, r4
 8011df0:	4630      	mov	r0, r6
 8011df2:	f7ff ff0b 	bl	8011c0c <__multiply>
 8011df6:	6020      	str	r0, [r4, #0]
 8011df8:	f8c0 9000 	str.w	r9, [r0]
 8011dfc:	4604      	mov	r4, r0
 8011dfe:	e7e4      	b.n	8011dca <__pow5mult+0x6a>
 8011e00:	4638      	mov	r0, r7
 8011e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e06:	bf00      	nop
 8011e08:	080132e0 	.word	0x080132e0
 8011e0c:	0801310d 	.word	0x0801310d
 8011e10:	08013190 	.word	0x08013190

08011e14 <__lshift>:
 8011e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e18:	460c      	mov	r4, r1
 8011e1a:	6849      	ldr	r1, [r1, #4]
 8011e1c:	6923      	ldr	r3, [r4, #16]
 8011e1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011e22:	68a3      	ldr	r3, [r4, #8]
 8011e24:	4607      	mov	r7, r0
 8011e26:	4691      	mov	r9, r2
 8011e28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011e2c:	f108 0601 	add.w	r6, r8, #1
 8011e30:	42b3      	cmp	r3, r6
 8011e32:	db0b      	blt.n	8011e4c <__lshift+0x38>
 8011e34:	4638      	mov	r0, r7
 8011e36:	f7ff fddb 	bl	80119f0 <_Balloc>
 8011e3a:	4605      	mov	r5, r0
 8011e3c:	b948      	cbnz	r0, 8011e52 <__lshift+0x3e>
 8011e3e:	4602      	mov	r2, r0
 8011e40:	4b2a      	ldr	r3, [pc, #168]	; (8011eec <__lshift+0xd8>)
 8011e42:	482b      	ldr	r0, [pc, #172]	; (8011ef0 <__lshift+0xdc>)
 8011e44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011e48:	f000 fb24 	bl	8012494 <__assert_func>
 8011e4c:	3101      	adds	r1, #1
 8011e4e:	005b      	lsls	r3, r3, #1
 8011e50:	e7ee      	b.n	8011e30 <__lshift+0x1c>
 8011e52:	2300      	movs	r3, #0
 8011e54:	f100 0114 	add.w	r1, r0, #20
 8011e58:	f100 0210 	add.w	r2, r0, #16
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	4553      	cmp	r3, sl
 8011e60:	db37      	blt.n	8011ed2 <__lshift+0xbe>
 8011e62:	6920      	ldr	r0, [r4, #16]
 8011e64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011e68:	f104 0314 	add.w	r3, r4, #20
 8011e6c:	f019 091f 	ands.w	r9, r9, #31
 8011e70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011e74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011e78:	d02f      	beq.n	8011eda <__lshift+0xc6>
 8011e7a:	f1c9 0e20 	rsb	lr, r9, #32
 8011e7e:	468a      	mov	sl, r1
 8011e80:	f04f 0c00 	mov.w	ip, #0
 8011e84:	681a      	ldr	r2, [r3, #0]
 8011e86:	fa02 f209 	lsl.w	r2, r2, r9
 8011e8a:	ea42 020c 	orr.w	r2, r2, ip
 8011e8e:	f84a 2b04 	str.w	r2, [sl], #4
 8011e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e96:	4298      	cmp	r0, r3
 8011e98:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011e9c:	d8f2      	bhi.n	8011e84 <__lshift+0x70>
 8011e9e:	1b03      	subs	r3, r0, r4
 8011ea0:	3b15      	subs	r3, #21
 8011ea2:	f023 0303 	bic.w	r3, r3, #3
 8011ea6:	3304      	adds	r3, #4
 8011ea8:	f104 0215 	add.w	r2, r4, #21
 8011eac:	4290      	cmp	r0, r2
 8011eae:	bf38      	it	cc
 8011eb0:	2304      	movcc	r3, #4
 8011eb2:	f841 c003 	str.w	ip, [r1, r3]
 8011eb6:	f1bc 0f00 	cmp.w	ip, #0
 8011eba:	d001      	beq.n	8011ec0 <__lshift+0xac>
 8011ebc:	f108 0602 	add.w	r6, r8, #2
 8011ec0:	3e01      	subs	r6, #1
 8011ec2:	4638      	mov	r0, r7
 8011ec4:	612e      	str	r6, [r5, #16]
 8011ec6:	4621      	mov	r1, r4
 8011ec8:	f7ff fdd2 	bl	8011a70 <_Bfree>
 8011ecc:	4628      	mov	r0, r5
 8011ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ed2:	f842 0f04 	str.w	r0, [r2, #4]!
 8011ed6:	3301      	adds	r3, #1
 8011ed8:	e7c1      	b.n	8011e5e <__lshift+0x4a>
 8011eda:	3904      	subs	r1, #4
 8011edc:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ee0:	f841 2f04 	str.w	r2, [r1, #4]!
 8011ee4:	4298      	cmp	r0, r3
 8011ee6:	d8f9      	bhi.n	8011edc <__lshift+0xc8>
 8011ee8:	e7ea      	b.n	8011ec0 <__lshift+0xac>
 8011eea:	bf00      	nop
 8011eec:	0801317f 	.word	0x0801317f
 8011ef0:	08013190 	.word	0x08013190

08011ef4 <__mcmp>:
 8011ef4:	b530      	push	{r4, r5, lr}
 8011ef6:	6902      	ldr	r2, [r0, #16]
 8011ef8:	690c      	ldr	r4, [r1, #16]
 8011efa:	1b12      	subs	r2, r2, r4
 8011efc:	d10e      	bne.n	8011f1c <__mcmp+0x28>
 8011efe:	f100 0314 	add.w	r3, r0, #20
 8011f02:	3114      	adds	r1, #20
 8011f04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011f08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011f0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011f10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011f14:	42a5      	cmp	r5, r4
 8011f16:	d003      	beq.n	8011f20 <__mcmp+0x2c>
 8011f18:	d305      	bcc.n	8011f26 <__mcmp+0x32>
 8011f1a:	2201      	movs	r2, #1
 8011f1c:	4610      	mov	r0, r2
 8011f1e:	bd30      	pop	{r4, r5, pc}
 8011f20:	4283      	cmp	r3, r0
 8011f22:	d3f3      	bcc.n	8011f0c <__mcmp+0x18>
 8011f24:	e7fa      	b.n	8011f1c <__mcmp+0x28>
 8011f26:	f04f 32ff 	mov.w	r2, #4294967295
 8011f2a:	e7f7      	b.n	8011f1c <__mcmp+0x28>

08011f2c <__mdiff>:
 8011f2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f30:	460c      	mov	r4, r1
 8011f32:	4606      	mov	r6, r0
 8011f34:	4611      	mov	r1, r2
 8011f36:	4620      	mov	r0, r4
 8011f38:	4690      	mov	r8, r2
 8011f3a:	f7ff ffdb 	bl	8011ef4 <__mcmp>
 8011f3e:	1e05      	subs	r5, r0, #0
 8011f40:	d110      	bne.n	8011f64 <__mdiff+0x38>
 8011f42:	4629      	mov	r1, r5
 8011f44:	4630      	mov	r0, r6
 8011f46:	f7ff fd53 	bl	80119f0 <_Balloc>
 8011f4a:	b930      	cbnz	r0, 8011f5a <__mdiff+0x2e>
 8011f4c:	4b3a      	ldr	r3, [pc, #232]	; (8012038 <__mdiff+0x10c>)
 8011f4e:	4602      	mov	r2, r0
 8011f50:	f240 2132 	movw	r1, #562	; 0x232
 8011f54:	4839      	ldr	r0, [pc, #228]	; (801203c <__mdiff+0x110>)
 8011f56:	f000 fa9d 	bl	8012494 <__assert_func>
 8011f5a:	2301      	movs	r3, #1
 8011f5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011f60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f64:	bfa4      	itt	ge
 8011f66:	4643      	movge	r3, r8
 8011f68:	46a0      	movge	r8, r4
 8011f6a:	4630      	mov	r0, r6
 8011f6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011f70:	bfa6      	itte	ge
 8011f72:	461c      	movge	r4, r3
 8011f74:	2500      	movge	r5, #0
 8011f76:	2501      	movlt	r5, #1
 8011f78:	f7ff fd3a 	bl	80119f0 <_Balloc>
 8011f7c:	b920      	cbnz	r0, 8011f88 <__mdiff+0x5c>
 8011f7e:	4b2e      	ldr	r3, [pc, #184]	; (8012038 <__mdiff+0x10c>)
 8011f80:	4602      	mov	r2, r0
 8011f82:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011f86:	e7e5      	b.n	8011f54 <__mdiff+0x28>
 8011f88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011f8c:	6926      	ldr	r6, [r4, #16]
 8011f8e:	60c5      	str	r5, [r0, #12]
 8011f90:	f104 0914 	add.w	r9, r4, #20
 8011f94:	f108 0514 	add.w	r5, r8, #20
 8011f98:	f100 0e14 	add.w	lr, r0, #20
 8011f9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011fa0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011fa4:	f108 0210 	add.w	r2, r8, #16
 8011fa8:	46f2      	mov	sl, lr
 8011faa:	2100      	movs	r1, #0
 8011fac:	f859 3b04 	ldr.w	r3, [r9], #4
 8011fb0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011fb4:	fa1f f883 	uxth.w	r8, r3
 8011fb8:	fa11 f18b 	uxtah	r1, r1, fp
 8011fbc:	0c1b      	lsrs	r3, r3, #16
 8011fbe:	eba1 0808 	sub.w	r8, r1, r8
 8011fc2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011fc6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011fca:	fa1f f888 	uxth.w	r8, r8
 8011fce:	1419      	asrs	r1, r3, #16
 8011fd0:	454e      	cmp	r6, r9
 8011fd2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011fd6:	f84a 3b04 	str.w	r3, [sl], #4
 8011fda:	d8e7      	bhi.n	8011fac <__mdiff+0x80>
 8011fdc:	1b33      	subs	r3, r6, r4
 8011fde:	3b15      	subs	r3, #21
 8011fe0:	f023 0303 	bic.w	r3, r3, #3
 8011fe4:	3304      	adds	r3, #4
 8011fe6:	3415      	adds	r4, #21
 8011fe8:	42a6      	cmp	r6, r4
 8011fea:	bf38      	it	cc
 8011fec:	2304      	movcc	r3, #4
 8011fee:	441d      	add	r5, r3
 8011ff0:	4473      	add	r3, lr
 8011ff2:	469e      	mov	lr, r3
 8011ff4:	462e      	mov	r6, r5
 8011ff6:	4566      	cmp	r6, ip
 8011ff8:	d30e      	bcc.n	8012018 <__mdiff+0xec>
 8011ffa:	f10c 0203 	add.w	r2, ip, #3
 8011ffe:	1b52      	subs	r2, r2, r5
 8012000:	f022 0203 	bic.w	r2, r2, #3
 8012004:	3d03      	subs	r5, #3
 8012006:	45ac      	cmp	ip, r5
 8012008:	bf38      	it	cc
 801200a:	2200      	movcc	r2, #0
 801200c:	441a      	add	r2, r3
 801200e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012012:	b17b      	cbz	r3, 8012034 <__mdiff+0x108>
 8012014:	6107      	str	r7, [r0, #16]
 8012016:	e7a3      	b.n	8011f60 <__mdiff+0x34>
 8012018:	f856 8b04 	ldr.w	r8, [r6], #4
 801201c:	fa11 f288 	uxtah	r2, r1, r8
 8012020:	1414      	asrs	r4, r2, #16
 8012022:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012026:	b292      	uxth	r2, r2
 8012028:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801202c:	f84e 2b04 	str.w	r2, [lr], #4
 8012030:	1421      	asrs	r1, r4, #16
 8012032:	e7e0      	b.n	8011ff6 <__mdiff+0xca>
 8012034:	3f01      	subs	r7, #1
 8012036:	e7ea      	b.n	801200e <__mdiff+0xe2>
 8012038:	0801317f 	.word	0x0801317f
 801203c:	08013190 	.word	0x08013190

08012040 <__d2b>:
 8012040:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012044:	4689      	mov	r9, r1
 8012046:	2101      	movs	r1, #1
 8012048:	ec57 6b10 	vmov	r6, r7, d0
 801204c:	4690      	mov	r8, r2
 801204e:	f7ff fccf 	bl	80119f0 <_Balloc>
 8012052:	4604      	mov	r4, r0
 8012054:	b930      	cbnz	r0, 8012064 <__d2b+0x24>
 8012056:	4602      	mov	r2, r0
 8012058:	4b25      	ldr	r3, [pc, #148]	; (80120f0 <__d2b+0xb0>)
 801205a:	4826      	ldr	r0, [pc, #152]	; (80120f4 <__d2b+0xb4>)
 801205c:	f240 310a 	movw	r1, #778	; 0x30a
 8012060:	f000 fa18 	bl	8012494 <__assert_func>
 8012064:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012068:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801206c:	bb35      	cbnz	r5, 80120bc <__d2b+0x7c>
 801206e:	2e00      	cmp	r6, #0
 8012070:	9301      	str	r3, [sp, #4]
 8012072:	d028      	beq.n	80120c6 <__d2b+0x86>
 8012074:	4668      	mov	r0, sp
 8012076:	9600      	str	r6, [sp, #0]
 8012078:	f7ff fd82 	bl	8011b80 <__lo0bits>
 801207c:	9900      	ldr	r1, [sp, #0]
 801207e:	b300      	cbz	r0, 80120c2 <__d2b+0x82>
 8012080:	9a01      	ldr	r2, [sp, #4]
 8012082:	f1c0 0320 	rsb	r3, r0, #32
 8012086:	fa02 f303 	lsl.w	r3, r2, r3
 801208a:	430b      	orrs	r3, r1
 801208c:	40c2      	lsrs	r2, r0
 801208e:	6163      	str	r3, [r4, #20]
 8012090:	9201      	str	r2, [sp, #4]
 8012092:	9b01      	ldr	r3, [sp, #4]
 8012094:	61a3      	str	r3, [r4, #24]
 8012096:	2b00      	cmp	r3, #0
 8012098:	bf14      	ite	ne
 801209a:	2202      	movne	r2, #2
 801209c:	2201      	moveq	r2, #1
 801209e:	6122      	str	r2, [r4, #16]
 80120a0:	b1d5      	cbz	r5, 80120d8 <__d2b+0x98>
 80120a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80120a6:	4405      	add	r5, r0
 80120a8:	f8c9 5000 	str.w	r5, [r9]
 80120ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80120b0:	f8c8 0000 	str.w	r0, [r8]
 80120b4:	4620      	mov	r0, r4
 80120b6:	b003      	add	sp, #12
 80120b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80120bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80120c0:	e7d5      	b.n	801206e <__d2b+0x2e>
 80120c2:	6161      	str	r1, [r4, #20]
 80120c4:	e7e5      	b.n	8012092 <__d2b+0x52>
 80120c6:	a801      	add	r0, sp, #4
 80120c8:	f7ff fd5a 	bl	8011b80 <__lo0bits>
 80120cc:	9b01      	ldr	r3, [sp, #4]
 80120ce:	6163      	str	r3, [r4, #20]
 80120d0:	2201      	movs	r2, #1
 80120d2:	6122      	str	r2, [r4, #16]
 80120d4:	3020      	adds	r0, #32
 80120d6:	e7e3      	b.n	80120a0 <__d2b+0x60>
 80120d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80120dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80120e0:	f8c9 0000 	str.w	r0, [r9]
 80120e4:	6918      	ldr	r0, [r3, #16]
 80120e6:	f7ff fd2b 	bl	8011b40 <__hi0bits>
 80120ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80120ee:	e7df      	b.n	80120b0 <__d2b+0x70>
 80120f0:	0801317f 	.word	0x0801317f
 80120f4:	08013190 	.word	0x08013190

080120f8 <_calloc_r>:
 80120f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80120fa:	fba1 2402 	umull	r2, r4, r1, r2
 80120fe:	b94c      	cbnz	r4, 8012114 <_calloc_r+0x1c>
 8012100:	4611      	mov	r1, r2
 8012102:	9201      	str	r2, [sp, #4]
 8012104:	f7fd fd9c 	bl	800fc40 <_malloc_r>
 8012108:	9a01      	ldr	r2, [sp, #4]
 801210a:	4605      	mov	r5, r0
 801210c:	b930      	cbnz	r0, 801211c <_calloc_r+0x24>
 801210e:	4628      	mov	r0, r5
 8012110:	b003      	add	sp, #12
 8012112:	bd30      	pop	{r4, r5, pc}
 8012114:	220c      	movs	r2, #12
 8012116:	6002      	str	r2, [r0, #0]
 8012118:	2500      	movs	r5, #0
 801211a:	e7f8      	b.n	801210e <_calloc_r+0x16>
 801211c:	4621      	mov	r1, r4
 801211e:	f7fd fd66 	bl	800fbee <memset>
 8012122:	e7f4      	b.n	801210e <_calloc_r+0x16>

08012124 <_free_r>:
 8012124:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012126:	2900      	cmp	r1, #0
 8012128:	d044      	beq.n	80121b4 <_free_r+0x90>
 801212a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801212e:	9001      	str	r0, [sp, #4]
 8012130:	2b00      	cmp	r3, #0
 8012132:	f1a1 0404 	sub.w	r4, r1, #4
 8012136:	bfb8      	it	lt
 8012138:	18e4      	addlt	r4, r4, r3
 801213a:	f7ff fc4d 	bl	80119d8 <__malloc_lock>
 801213e:	4a1e      	ldr	r2, [pc, #120]	; (80121b8 <_free_r+0x94>)
 8012140:	9801      	ldr	r0, [sp, #4]
 8012142:	6813      	ldr	r3, [r2, #0]
 8012144:	b933      	cbnz	r3, 8012154 <_free_r+0x30>
 8012146:	6063      	str	r3, [r4, #4]
 8012148:	6014      	str	r4, [r2, #0]
 801214a:	b003      	add	sp, #12
 801214c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012150:	f7ff bc48 	b.w	80119e4 <__malloc_unlock>
 8012154:	42a3      	cmp	r3, r4
 8012156:	d908      	bls.n	801216a <_free_r+0x46>
 8012158:	6825      	ldr	r5, [r4, #0]
 801215a:	1961      	adds	r1, r4, r5
 801215c:	428b      	cmp	r3, r1
 801215e:	bf01      	itttt	eq
 8012160:	6819      	ldreq	r1, [r3, #0]
 8012162:	685b      	ldreq	r3, [r3, #4]
 8012164:	1949      	addeq	r1, r1, r5
 8012166:	6021      	streq	r1, [r4, #0]
 8012168:	e7ed      	b.n	8012146 <_free_r+0x22>
 801216a:	461a      	mov	r2, r3
 801216c:	685b      	ldr	r3, [r3, #4]
 801216e:	b10b      	cbz	r3, 8012174 <_free_r+0x50>
 8012170:	42a3      	cmp	r3, r4
 8012172:	d9fa      	bls.n	801216a <_free_r+0x46>
 8012174:	6811      	ldr	r1, [r2, #0]
 8012176:	1855      	adds	r5, r2, r1
 8012178:	42a5      	cmp	r5, r4
 801217a:	d10b      	bne.n	8012194 <_free_r+0x70>
 801217c:	6824      	ldr	r4, [r4, #0]
 801217e:	4421      	add	r1, r4
 8012180:	1854      	adds	r4, r2, r1
 8012182:	42a3      	cmp	r3, r4
 8012184:	6011      	str	r1, [r2, #0]
 8012186:	d1e0      	bne.n	801214a <_free_r+0x26>
 8012188:	681c      	ldr	r4, [r3, #0]
 801218a:	685b      	ldr	r3, [r3, #4]
 801218c:	6053      	str	r3, [r2, #4]
 801218e:	4421      	add	r1, r4
 8012190:	6011      	str	r1, [r2, #0]
 8012192:	e7da      	b.n	801214a <_free_r+0x26>
 8012194:	d902      	bls.n	801219c <_free_r+0x78>
 8012196:	230c      	movs	r3, #12
 8012198:	6003      	str	r3, [r0, #0]
 801219a:	e7d6      	b.n	801214a <_free_r+0x26>
 801219c:	6825      	ldr	r5, [r4, #0]
 801219e:	1961      	adds	r1, r4, r5
 80121a0:	428b      	cmp	r3, r1
 80121a2:	bf04      	itt	eq
 80121a4:	6819      	ldreq	r1, [r3, #0]
 80121a6:	685b      	ldreq	r3, [r3, #4]
 80121a8:	6063      	str	r3, [r4, #4]
 80121aa:	bf04      	itt	eq
 80121ac:	1949      	addeq	r1, r1, r5
 80121ae:	6021      	streq	r1, [r4, #0]
 80121b0:	6054      	str	r4, [r2, #4]
 80121b2:	e7ca      	b.n	801214a <_free_r+0x26>
 80121b4:	b003      	add	sp, #12
 80121b6:	bd30      	pop	{r4, r5, pc}
 80121b8:	20005700 	.word	0x20005700

080121bc <__sfputc_r>:
 80121bc:	6893      	ldr	r3, [r2, #8]
 80121be:	3b01      	subs	r3, #1
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	b410      	push	{r4}
 80121c4:	6093      	str	r3, [r2, #8]
 80121c6:	da08      	bge.n	80121da <__sfputc_r+0x1e>
 80121c8:	6994      	ldr	r4, [r2, #24]
 80121ca:	42a3      	cmp	r3, r4
 80121cc:	db01      	blt.n	80121d2 <__sfputc_r+0x16>
 80121ce:	290a      	cmp	r1, #10
 80121d0:	d103      	bne.n	80121da <__sfputc_r+0x1e>
 80121d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80121d6:	f7fe bb5d 	b.w	8010894 <__swbuf_r>
 80121da:	6813      	ldr	r3, [r2, #0]
 80121dc:	1c58      	adds	r0, r3, #1
 80121de:	6010      	str	r0, [r2, #0]
 80121e0:	7019      	strb	r1, [r3, #0]
 80121e2:	4608      	mov	r0, r1
 80121e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80121e8:	4770      	bx	lr

080121ea <__sfputs_r>:
 80121ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121ec:	4606      	mov	r6, r0
 80121ee:	460f      	mov	r7, r1
 80121f0:	4614      	mov	r4, r2
 80121f2:	18d5      	adds	r5, r2, r3
 80121f4:	42ac      	cmp	r4, r5
 80121f6:	d101      	bne.n	80121fc <__sfputs_r+0x12>
 80121f8:	2000      	movs	r0, #0
 80121fa:	e007      	b.n	801220c <__sfputs_r+0x22>
 80121fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012200:	463a      	mov	r2, r7
 8012202:	4630      	mov	r0, r6
 8012204:	f7ff ffda 	bl	80121bc <__sfputc_r>
 8012208:	1c43      	adds	r3, r0, #1
 801220a:	d1f3      	bne.n	80121f4 <__sfputs_r+0xa>
 801220c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012210 <_vfiprintf_r>:
 8012210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012214:	460d      	mov	r5, r1
 8012216:	b09d      	sub	sp, #116	; 0x74
 8012218:	4614      	mov	r4, r2
 801221a:	4698      	mov	r8, r3
 801221c:	4606      	mov	r6, r0
 801221e:	b118      	cbz	r0, 8012228 <_vfiprintf_r+0x18>
 8012220:	6983      	ldr	r3, [r0, #24]
 8012222:	b90b      	cbnz	r3, 8012228 <_vfiprintf_r+0x18>
 8012224:	f7fd fc10 	bl	800fa48 <__sinit>
 8012228:	4b89      	ldr	r3, [pc, #548]	; (8012450 <_vfiprintf_r+0x240>)
 801222a:	429d      	cmp	r5, r3
 801222c:	d11b      	bne.n	8012266 <_vfiprintf_r+0x56>
 801222e:	6875      	ldr	r5, [r6, #4]
 8012230:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012232:	07d9      	lsls	r1, r3, #31
 8012234:	d405      	bmi.n	8012242 <_vfiprintf_r+0x32>
 8012236:	89ab      	ldrh	r3, [r5, #12]
 8012238:	059a      	lsls	r2, r3, #22
 801223a:	d402      	bmi.n	8012242 <_vfiprintf_r+0x32>
 801223c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801223e:	f7fd fcc6 	bl	800fbce <__retarget_lock_acquire_recursive>
 8012242:	89ab      	ldrh	r3, [r5, #12]
 8012244:	071b      	lsls	r3, r3, #28
 8012246:	d501      	bpl.n	801224c <_vfiprintf_r+0x3c>
 8012248:	692b      	ldr	r3, [r5, #16]
 801224a:	b9eb      	cbnz	r3, 8012288 <_vfiprintf_r+0x78>
 801224c:	4629      	mov	r1, r5
 801224e:	4630      	mov	r0, r6
 8012250:	f7fe fb84 	bl	801095c <__swsetup_r>
 8012254:	b1c0      	cbz	r0, 8012288 <_vfiprintf_r+0x78>
 8012256:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012258:	07dc      	lsls	r4, r3, #31
 801225a:	d50e      	bpl.n	801227a <_vfiprintf_r+0x6a>
 801225c:	f04f 30ff 	mov.w	r0, #4294967295
 8012260:	b01d      	add	sp, #116	; 0x74
 8012262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012266:	4b7b      	ldr	r3, [pc, #492]	; (8012454 <_vfiprintf_r+0x244>)
 8012268:	429d      	cmp	r5, r3
 801226a:	d101      	bne.n	8012270 <_vfiprintf_r+0x60>
 801226c:	68b5      	ldr	r5, [r6, #8]
 801226e:	e7df      	b.n	8012230 <_vfiprintf_r+0x20>
 8012270:	4b79      	ldr	r3, [pc, #484]	; (8012458 <_vfiprintf_r+0x248>)
 8012272:	429d      	cmp	r5, r3
 8012274:	bf08      	it	eq
 8012276:	68f5      	ldreq	r5, [r6, #12]
 8012278:	e7da      	b.n	8012230 <_vfiprintf_r+0x20>
 801227a:	89ab      	ldrh	r3, [r5, #12]
 801227c:	0598      	lsls	r0, r3, #22
 801227e:	d4ed      	bmi.n	801225c <_vfiprintf_r+0x4c>
 8012280:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012282:	f7fd fca5 	bl	800fbd0 <__retarget_lock_release_recursive>
 8012286:	e7e9      	b.n	801225c <_vfiprintf_r+0x4c>
 8012288:	2300      	movs	r3, #0
 801228a:	9309      	str	r3, [sp, #36]	; 0x24
 801228c:	2320      	movs	r3, #32
 801228e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012292:	f8cd 800c 	str.w	r8, [sp, #12]
 8012296:	2330      	movs	r3, #48	; 0x30
 8012298:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801245c <_vfiprintf_r+0x24c>
 801229c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80122a0:	f04f 0901 	mov.w	r9, #1
 80122a4:	4623      	mov	r3, r4
 80122a6:	469a      	mov	sl, r3
 80122a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80122ac:	b10a      	cbz	r2, 80122b2 <_vfiprintf_r+0xa2>
 80122ae:	2a25      	cmp	r2, #37	; 0x25
 80122b0:	d1f9      	bne.n	80122a6 <_vfiprintf_r+0x96>
 80122b2:	ebba 0b04 	subs.w	fp, sl, r4
 80122b6:	d00b      	beq.n	80122d0 <_vfiprintf_r+0xc0>
 80122b8:	465b      	mov	r3, fp
 80122ba:	4622      	mov	r2, r4
 80122bc:	4629      	mov	r1, r5
 80122be:	4630      	mov	r0, r6
 80122c0:	f7ff ff93 	bl	80121ea <__sfputs_r>
 80122c4:	3001      	adds	r0, #1
 80122c6:	f000 80aa 	beq.w	801241e <_vfiprintf_r+0x20e>
 80122ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80122cc:	445a      	add	r2, fp
 80122ce:	9209      	str	r2, [sp, #36]	; 0x24
 80122d0:	f89a 3000 	ldrb.w	r3, [sl]
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	f000 80a2 	beq.w	801241e <_vfiprintf_r+0x20e>
 80122da:	2300      	movs	r3, #0
 80122dc:	f04f 32ff 	mov.w	r2, #4294967295
 80122e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80122e4:	f10a 0a01 	add.w	sl, sl, #1
 80122e8:	9304      	str	r3, [sp, #16]
 80122ea:	9307      	str	r3, [sp, #28]
 80122ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80122f0:	931a      	str	r3, [sp, #104]	; 0x68
 80122f2:	4654      	mov	r4, sl
 80122f4:	2205      	movs	r2, #5
 80122f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122fa:	4858      	ldr	r0, [pc, #352]	; (801245c <_vfiprintf_r+0x24c>)
 80122fc:	f7ed ff70 	bl	80001e0 <memchr>
 8012300:	9a04      	ldr	r2, [sp, #16]
 8012302:	b9d8      	cbnz	r0, 801233c <_vfiprintf_r+0x12c>
 8012304:	06d1      	lsls	r1, r2, #27
 8012306:	bf44      	itt	mi
 8012308:	2320      	movmi	r3, #32
 801230a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801230e:	0713      	lsls	r3, r2, #28
 8012310:	bf44      	itt	mi
 8012312:	232b      	movmi	r3, #43	; 0x2b
 8012314:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012318:	f89a 3000 	ldrb.w	r3, [sl]
 801231c:	2b2a      	cmp	r3, #42	; 0x2a
 801231e:	d015      	beq.n	801234c <_vfiprintf_r+0x13c>
 8012320:	9a07      	ldr	r2, [sp, #28]
 8012322:	4654      	mov	r4, sl
 8012324:	2000      	movs	r0, #0
 8012326:	f04f 0c0a 	mov.w	ip, #10
 801232a:	4621      	mov	r1, r4
 801232c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012330:	3b30      	subs	r3, #48	; 0x30
 8012332:	2b09      	cmp	r3, #9
 8012334:	d94e      	bls.n	80123d4 <_vfiprintf_r+0x1c4>
 8012336:	b1b0      	cbz	r0, 8012366 <_vfiprintf_r+0x156>
 8012338:	9207      	str	r2, [sp, #28]
 801233a:	e014      	b.n	8012366 <_vfiprintf_r+0x156>
 801233c:	eba0 0308 	sub.w	r3, r0, r8
 8012340:	fa09 f303 	lsl.w	r3, r9, r3
 8012344:	4313      	orrs	r3, r2
 8012346:	9304      	str	r3, [sp, #16]
 8012348:	46a2      	mov	sl, r4
 801234a:	e7d2      	b.n	80122f2 <_vfiprintf_r+0xe2>
 801234c:	9b03      	ldr	r3, [sp, #12]
 801234e:	1d19      	adds	r1, r3, #4
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	9103      	str	r1, [sp, #12]
 8012354:	2b00      	cmp	r3, #0
 8012356:	bfbb      	ittet	lt
 8012358:	425b      	neglt	r3, r3
 801235a:	f042 0202 	orrlt.w	r2, r2, #2
 801235e:	9307      	strge	r3, [sp, #28]
 8012360:	9307      	strlt	r3, [sp, #28]
 8012362:	bfb8      	it	lt
 8012364:	9204      	strlt	r2, [sp, #16]
 8012366:	7823      	ldrb	r3, [r4, #0]
 8012368:	2b2e      	cmp	r3, #46	; 0x2e
 801236a:	d10c      	bne.n	8012386 <_vfiprintf_r+0x176>
 801236c:	7863      	ldrb	r3, [r4, #1]
 801236e:	2b2a      	cmp	r3, #42	; 0x2a
 8012370:	d135      	bne.n	80123de <_vfiprintf_r+0x1ce>
 8012372:	9b03      	ldr	r3, [sp, #12]
 8012374:	1d1a      	adds	r2, r3, #4
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	9203      	str	r2, [sp, #12]
 801237a:	2b00      	cmp	r3, #0
 801237c:	bfb8      	it	lt
 801237e:	f04f 33ff 	movlt.w	r3, #4294967295
 8012382:	3402      	adds	r4, #2
 8012384:	9305      	str	r3, [sp, #20]
 8012386:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801246c <_vfiprintf_r+0x25c>
 801238a:	7821      	ldrb	r1, [r4, #0]
 801238c:	2203      	movs	r2, #3
 801238e:	4650      	mov	r0, sl
 8012390:	f7ed ff26 	bl	80001e0 <memchr>
 8012394:	b140      	cbz	r0, 80123a8 <_vfiprintf_r+0x198>
 8012396:	2340      	movs	r3, #64	; 0x40
 8012398:	eba0 000a 	sub.w	r0, r0, sl
 801239c:	fa03 f000 	lsl.w	r0, r3, r0
 80123a0:	9b04      	ldr	r3, [sp, #16]
 80123a2:	4303      	orrs	r3, r0
 80123a4:	3401      	adds	r4, #1
 80123a6:	9304      	str	r3, [sp, #16]
 80123a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123ac:	482c      	ldr	r0, [pc, #176]	; (8012460 <_vfiprintf_r+0x250>)
 80123ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80123b2:	2206      	movs	r2, #6
 80123b4:	f7ed ff14 	bl	80001e0 <memchr>
 80123b8:	2800      	cmp	r0, #0
 80123ba:	d03f      	beq.n	801243c <_vfiprintf_r+0x22c>
 80123bc:	4b29      	ldr	r3, [pc, #164]	; (8012464 <_vfiprintf_r+0x254>)
 80123be:	bb1b      	cbnz	r3, 8012408 <_vfiprintf_r+0x1f8>
 80123c0:	9b03      	ldr	r3, [sp, #12]
 80123c2:	3307      	adds	r3, #7
 80123c4:	f023 0307 	bic.w	r3, r3, #7
 80123c8:	3308      	adds	r3, #8
 80123ca:	9303      	str	r3, [sp, #12]
 80123cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123ce:	443b      	add	r3, r7
 80123d0:	9309      	str	r3, [sp, #36]	; 0x24
 80123d2:	e767      	b.n	80122a4 <_vfiprintf_r+0x94>
 80123d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80123d8:	460c      	mov	r4, r1
 80123da:	2001      	movs	r0, #1
 80123dc:	e7a5      	b.n	801232a <_vfiprintf_r+0x11a>
 80123de:	2300      	movs	r3, #0
 80123e0:	3401      	adds	r4, #1
 80123e2:	9305      	str	r3, [sp, #20]
 80123e4:	4619      	mov	r1, r3
 80123e6:	f04f 0c0a 	mov.w	ip, #10
 80123ea:	4620      	mov	r0, r4
 80123ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80123f0:	3a30      	subs	r2, #48	; 0x30
 80123f2:	2a09      	cmp	r2, #9
 80123f4:	d903      	bls.n	80123fe <_vfiprintf_r+0x1ee>
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d0c5      	beq.n	8012386 <_vfiprintf_r+0x176>
 80123fa:	9105      	str	r1, [sp, #20]
 80123fc:	e7c3      	b.n	8012386 <_vfiprintf_r+0x176>
 80123fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8012402:	4604      	mov	r4, r0
 8012404:	2301      	movs	r3, #1
 8012406:	e7f0      	b.n	80123ea <_vfiprintf_r+0x1da>
 8012408:	ab03      	add	r3, sp, #12
 801240a:	9300      	str	r3, [sp, #0]
 801240c:	462a      	mov	r2, r5
 801240e:	4b16      	ldr	r3, [pc, #88]	; (8012468 <_vfiprintf_r+0x258>)
 8012410:	a904      	add	r1, sp, #16
 8012412:	4630      	mov	r0, r6
 8012414:	f7fd fd28 	bl	800fe68 <_printf_float>
 8012418:	4607      	mov	r7, r0
 801241a:	1c78      	adds	r0, r7, #1
 801241c:	d1d6      	bne.n	80123cc <_vfiprintf_r+0x1bc>
 801241e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012420:	07d9      	lsls	r1, r3, #31
 8012422:	d405      	bmi.n	8012430 <_vfiprintf_r+0x220>
 8012424:	89ab      	ldrh	r3, [r5, #12]
 8012426:	059a      	lsls	r2, r3, #22
 8012428:	d402      	bmi.n	8012430 <_vfiprintf_r+0x220>
 801242a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801242c:	f7fd fbd0 	bl	800fbd0 <__retarget_lock_release_recursive>
 8012430:	89ab      	ldrh	r3, [r5, #12]
 8012432:	065b      	lsls	r3, r3, #25
 8012434:	f53f af12 	bmi.w	801225c <_vfiprintf_r+0x4c>
 8012438:	9809      	ldr	r0, [sp, #36]	; 0x24
 801243a:	e711      	b.n	8012260 <_vfiprintf_r+0x50>
 801243c:	ab03      	add	r3, sp, #12
 801243e:	9300      	str	r3, [sp, #0]
 8012440:	462a      	mov	r2, r5
 8012442:	4b09      	ldr	r3, [pc, #36]	; (8012468 <_vfiprintf_r+0x258>)
 8012444:	a904      	add	r1, sp, #16
 8012446:	4630      	mov	r0, r6
 8012448:	f7fd ffb2 	bl	80103b0 <_printf_i>
 801244c:	e7e4      	b.n	8012418 <_vfiprintf_r+0x208>
 801244e:	bf00      	nop
 8012450:	08013088 	.word	0x08013088
 8012454:	080130a8 	.word	0x080130a8
 8012458:	08013068 	.word	0x08013068
 801245c:	080132ec 	.word	0x080132ec
 8012460:	080132f6 	.word	0x080132f6
 8012464:	0800fe69 	.word	0x0800fe69
 8012468:	080121eb 	.word	0x080121eb
 801246c:	080132f2 	.word	0x080132f2

08012470 <_read_r>:
 8012470:	b538      	push	{r3, r4, r5, lr}
 8012472:	4d07      	ldr	r5, [pc, #28]	; (8012490 <_read_r+0x20>)
 8012474:	4604      	mov	r4, r0
 8012476:	4608      	mov	r0, r1
 8012478:	4611      	mov	r1, r2
 801247a:	2200      	movs	r2, #0
 801247c:	602a      	str	r2, [r5, #0]
 801247e:	461a      	mov	r2, r3
 8012480:	f7f0 fc6e 	bl	8002d60 <_read>
 8012484:	1c43      	adds	r3, r0, #1
 8012486:	d102      	bne.n	801248e <_read_r+0x1e>
 8012488:	682b      	ldr	r3, [r5, #0]
 801248a:	b103      	cbz	r3, 801248e <_read_r+0x1e>
 801248c:	6023      	str	r3, [r4, #0]
 801248e:	bd38      	pop	{r3, r4, r5, pc}
 8012490:	20005708 	.word	0x20005708

08012494 <__assert_func>:
 8012494:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012496:	4614      	mov	r4, r2
 8012498:	461a      	mov	r2, r3
 801249a:	4b09      	ldr	r3, [pc, #36]	; (80124c0 <__assert_func+0x2c>)
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	4605      	mov	r5, r0
 80124a0:	68d8      	ldr	r0, [r3, #12]
 80124a2:	b14c      	cbz	r4, 80124b8 <__assert_func+0x24>
 80124a4:	4b07      	ldr	r3, [pc, #28]	; (80124c4 <__assert_func+0x30>)
 80124a6:	9100      	str	r1, [sp, #0]
 80124a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80124ac:	4906      	ldr	r1, [pc, #24]	; (80124c8 <__assert_func+0x34>)
 80124ae:	462b      	mov	r3, r5
 80124b0:	f000 f80e 	bl	80124d0 <fiprintf>
 80124b4:	f000 f85f 	bl	8012576 <abort>
 80124b8:	4b04      	ldr	r3, [pc, #16]	; (80124cc <__assert_func+0x38>)
 80124ba:	461c      	mov	r4, r3
 80124bc:	e7f3      	b.n	80124a6 <__assert_func+0x12>
 80124be:	bf00      	nop
 80124c0:	20000018 	.word	0x20000018
 80124c4:	080132fd 	.word	0x080132fd
 80124c8:	0801330a 	.word	0x0801330a
 80124cc:	08013338 	.word	0x08013338

080124d0 <fiprintf>:
 80124d0:	b40e      	push	{r1, r2, r3}
 80124d2:	b503      	push	{r0, r1, lr}
 80124d4:	4601      	mov	r1, r0
 80124d6:	ab03      	add	r3, sp, #12
 80124d8:	4805      	ldr	r0, [pc, #20]	; (80124f0 <fiprintf+0x20>)
 80124da:	f853 2b04 	ldr.w	r2, [r3], #4
 80124de:	6800      	ldr	r0, [r0, #0]
 80124e0:	9301      	str	r3, [sp, #4]
 80124e2:	f7ff fe95 	bl	8012210 <_vfiprintf_r>
 80124e6:	b002      	add	sp, #8
 80124e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80124ec:	b003      	add	sp, #12
 80124ee:	4770      	bx	lr
 80124f0:	20000018 	.word	0x20000018

080124f4 <_fstat_r>:
 80124f4:	b538      	push	{r3, r4, r5, lr}
 80124f6:	4d07      	ldr	r5, [pc, #28]	; (8012514 <_fstat_r+0x20>)
 80124f8:	2300      	movs	r3, #0
 80124fa:	4604      	mov	r4, r0
 80124fc:	4608      	mov	r0, r1
 80124fe:	4611      	mov	r1, r2
 8012500:	602b      	str	r3, [r5, #0]
 8012502:	f7f0 fc72 	bl	8002dea <_fstat>
 8012506:	1c43      	adds	r3, r0, #1
 8012508:	d102      	bne.n	8012510 <_fstat_r+0x1c>
 801250a:	682b      	ldr	r3, [r5, #0]
 801250c:	b103      	cbz	r3, 8012510 <_fstat_r+0x1c>
 801250e:	6023      	str	r3, [r4, #0]
 8012510:	bd38      	pop	{r3, r4, r5, pc}
 8012512:	bf00      	nop
 8012514:	20005708 	.word	0x20005708

08012518 <_isatty_r>:
 8012518:	b538      	push	{r3, r4, r5, lr}
 801251a:	4d06      	ldr	r5, [pc, #24]	; (8012534 <_isatty_r+0x1c>)
 801251c:	2300      	movs	r3, #0
 801251e:	4604      	mov	r4, r0
 8012520:	4608      	mov	r0, r1
 8012522:	602b      	str	r3, [r5, #0]
 8012524:	f7f0 fc71 	bl	8002e0a <_isatty>
 8012528:	1c43      	adds	r3, r0, #1
 801252a:	d102      	bne.n	8012532 <_isatty_r+0x1a>
 801252c:	682b      	ldr	r3, [r5, #0]
 801252e:	b103      	cbz	r3, 8012532 <_isatty_r+0x1a>
 8012530:	6023      	str	r3, [r4, #0]
 8012532:	bd38      	pop	{r3, r4, r5, pc}
 8012534:	20005708 	.word	0x20005708

08012538 <__ascii_mbtowc>:
 8012538:	b082      	sub	sp, #8
 801253a:	b901      	cbnz	r1, 801253e <__ascii_mbtowc+0x6>
 801253c:	a901      	add	r1, sp, #4
 801253e:	b142      	cbz	r2, 8012552 <__ascii_mbtowc+0x1a>
 8012540:	b14b      	cbz	r3, 8012556 <__ascii_mbtowc+0x1e>
 8012542:	7813      	ldrb	r3, [r2, #0]
 8012544:	600b      	str	r3, [r1, #0]
 8012546:	7812      	ldrb	r2, [r2, #0]
 8012548:	1e10      	subs	r0, r2, #0
 801254a:	bf18      	it	ne
 801254c:	2001      	movne	r0, #1
 801254e:	b002      	add	sp, #8
 8012550:	4770      	bx	lr
 8012552:	4610      	mov	r0, r2
 8012554:	e7fb      	b.n	801254e <__ascii_mbtowc+0x16>
 8012556:	f06f 0001 	mvn.w	r0, #1
 801255a:	e7f8      	b.n	801254e <__ascii_mbtowc+0x16>

0801255c <__ascii_wctomb>:
 801255c:	b149      	cbz	r1, 8012572 <__ascii_wctomb+0x16>
 801255e:	2aff      	cmp	r2, #255	; 0xff
 8012560:	bf85      	ittet	hi
 8012562:	238a      	movhi	r3, #138	; 0x8a
 8012564:	6003      	strhi	r3, [r0, #0]
 8012566:	700a      	strbls	r2, [r1, #0]
 8012568:	f04f 30ff 	movhi.w	r0, #4294967295
 801256c:	bf98      	it	ls
 801256e:	2001      	movls	r0, #1
 8012570:	4770      	bx	lr
 8012572:	4608      	mov	r0, r1
 8012574:	4770      	bx	lr

08012576 <abort>:
 8012576:	b508      	push	{r3, lr}
 8012578:	2006      	movs	r0, #6
 801257a:	f000 f82b 	bl	80125d4 <raise>
 801257e:	2001      	movs	r0, #1
 8012580:	f7f0 fbe4 	bl	8002d4c <_exit>

08012584 <_raise_r>:
 8012584:	291f      	cmp	r1, #31
 8012586:	b538      	push	{r3, r4, r5, lr}
 8012588:	4604      	mov	r4, r0
 801258a:	460d      	mov	r5, r1
 801258c:	d904      	bls.n	8012598 <_raise_r+0x14>
 801258e:	2316      	movs	r3, #22
 8012590:	6003      	str	r3, [r0, #0]
 8012592:	f04f 30ff 	mov.w	r0, #4294967295
 8012596:	bd38      	pop	{r3, r4, r5, pc}
 8012598:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801259a:	b112      	cbz	r2, 80125a2 <_raise_r+0x1e>
 801259c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80125a0:	b94b      	cbnz	r3, 80125b6 <_raise_r+0x32>
 80125a2:	4620      	mov	r0, r4
 80125a4:	f000 f830 	bl	8012608 <_getpid_r>
 80125a8:	462a      	mov	r2, r5
 80125aa:	4601      	mov	r1, r0
 80125ac:	4620      	mov	r0, r4
 80125ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80125b2:	f000 b817 	b.w	80125e4 <_kill_r>
 80125b6:	2b01      	cmp	r3, #1
 80125b8:	d00a      	beq.n	80125d0 <_raise_r+0x4c>
 80125ba:	1c59      	adds	r1, r3, #1
 80125bc:	d103      	bne.n	80125c6 <_raise_r+0x42>
 80125be:	2316      	movs	r3, #22
 80125c0:	6003      	str	r3, [r0, #0]
 80125c2:	2001      	movs	r0, #1
 80125c4:	e7e7      	b.n	8012596 <_raise_r+0x12>
 80125c6:	2400      	movs	r4, #0
 80125c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80125cc:	4628      	mov	r0, r5
 80125ce:	4798      	blx	r3
 80125d0:	2000      	movs	r0, #0
 80125d2:	e7e0      	b.n	8012596 <_raise_r+0x12>

080125d4 <raise>:
 80125d4:	4b02      	ldr	r3, [pc, #8]	; (80125e0 <raise+0xc>)
 80125d6:	4601      	mov	r1, r0
 80125d8:	6818      	ldr	r0, [r3, #0]
 80125da:	f7ff bfd3 	b.w	8012584 <_raise_r>
 80125de:	bf00      	nop
 80125e0:	20000018 	.word	0x20000018

080125e4 <_kill_r>:
 80125e4:	b538      	push	{r3, r4, r5, lr}
 80125e6:	4d07      	ldr	r5, [pc, #28]	; (8012604 <_kill_r+0x20>)
 80125e8:	2300      	movs	r3, #0
 80125ea:	4604      	mov	r4, r0
 80125ec:	4608      	mov	r0, r1
 80125ee:	4611      	mov	r1, r2
 80125f0:	602b      	str	r3, [r5, #0]
 80125f2:	f7f0 fb9b 	bl	8002d2c <_kill>
 80125f6:	1c43      	adds	r3, r0, #1
 80125f8:	d102      	bne.n	8012600 <_kill_r+0x1c>
 80125fa:	682b      	ldr	r3, [r5, #0]
 80125fc:	b103      	cbz	r3, 8012600 <_kill_r+0x1c>
 80125fe:	6023      	str	r3, [r4, #0]
 8012600:	bd38      	pop	{r3, r4, r5, pc}
 8012602:	bf00      	nop
 8012604:	20005708 	.word	0x20005708

08012608 <_getpid_r>:
 8012608:	f7f0 bb88 	b.w	8002d1c <_getpid>

0801260c <_init>:
 801260c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801260e:	bf00      	nop
 8012610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012612:	bc08      	pop	{r3}
 8012614:	469e      	mov	lr, r3
 8012616:	4770      	bx	lr

08012618 <_fini>:
 8012618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801261a:	bf00      	nop
 801261c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801261e:	bc08      	pop	{r3}
 8012620:	469e      	mov	lr, r3
 8012622:	4770      	bx	lr
