// Seed: 45739216
module module_0;
  assign id_1 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  id_6(
      .id_0(id_2)
  );
  wire id_7;
  initial id_2 <= 1;
endmodule
module module_2 (
    input uwire id_0
);
  initial id_2 = 1;
  uwire id_3;
  string id_4, id_5;
  module_0 modCall_1 ();
  string id_6 = "";
  assign id_6 = id_4;
  id_7 :
  assert property (@(posedge 1 or id_2) id_3)
  else;
endmodule
