Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/BDIO/243511/uloha9/tb_uloha9_isim_beh.exe" -prj "C:/BDIO/243511/uloha9/tb_uloha9_beh.prj" "work.tb_uloha9" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/BDIO/243511/uloha9/divider.vhd" into library work
Parsing VHDL file "C:/BDIO/243511/uloha9/debouncer.vhd" into library work
Parsing VHDL file "C:/BDIO/243511/uloha9/counter.vhd" into library work
Parsing VHDL file "C:/BDIO/243511/uloha9/top.vhd" into library work
Parsing VHDL file "C:/BDIO/243511/uloha9/tb_uloha9.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity divider [divider_default]
Compiling architecture behavioral of entity debouncer [debouncer_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity tb_uloha9
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/BDIO/243511/uloha9/tb_uloha9_isim_beh.exe
Fuse Memory Usage: 33988 KB
Fuse CPU Usage: 358 ms
