$date
	Mon Feb  3 21:47:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_test $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 2 & control [1:0] $end
$scope module m4 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 2 ' control [1:0] $end
$var wire 1 ( double_not $end
$var wire 1 ) double_yes $end
$var wire 1 * not_0 $end
$var wire 1 + not_1 $end
$var wire 1 , not_control0 $end
$var wire 1 - not_control1 $end
$var wire 1 ! out $end
$var wire 1 . out_1 $end
$var wire 1 / out_2 $end
$var wire 1 0 wA $end
$var wire 1 1 wB $end
$var wire 1 2 wC $end
$var wire 1 3 wD $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
01
00
0/
0.
1-
1,
0+
0*
0)
1(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#1
1!
1/
1.
10
1"
#2
0!
0/
0.
00
0"
1#
#3
1!
1/
1.
10
1"
#4
0!
0/
0.
00
0"
0#
1$
#5
1!
1/
1.
10
1"
#6
0!
0/
0.
00
0"
1#
#7
1!
1/
1.
10
1"
#8
0!
0/
0.
00
0"
0#
0$
1%
#9
1!
1/
1.
10
1"
#10
0!
0/
0.
00
0"
1#
#11
1!
1/
1.
10
1"
#12
0!
0/
0.
00
0"
0#
1$
#13
1!
1/
1.
10
1"
#14
0!
0/
0.
00
0"
1#
#15
1!
1/
1.
10
1"
#16
0!
0/
0(
0.
0,
1+
00
0"
0#
0$
0%
b1 &
b1 '
#17
1"
#18
1!
1/
1.
11
0"
1#
#19
1"
#20
0!
0/
0.
01
0"
0#
1$
#21
1"
#22
1!
1/
1.
11
0"
1#
#23
1"
#24
0!
0/
0.
01
0"
0#
0$
1%
#25
1"
#26
1!
1/
1.
11
0"
1#
#27
1"
#28
0!
0/
0.
01
0"
0#
1$
#29
1"
#30
1!
1/
1.
11
0"
1#
#31
1"
#32
0!
0/
1*
0.
1,
0-
0+
01
0"
0#
0$
0%
b10 &
b10 '
#33
1"
#34
0"
1#
#35
1"
#36
1!
1/
12
0"
0#
1$
#37
1"
#38
0"
1#
#39
1"
#40
0!
0/
02
0"
0#
0$
1%
#41
1"
#42
0"
1#
#43
1"
#44
1!
1/
12
0"
0#
1$
#45
1"
#46
0"
1#
#47
1"
#48
0!
0*
0/
0,
1)
02
0"
0#
0$
0%
b11 &
b11 '
#49
1"
#50
0"
1#
#51
1"
#52
0"
0#
1$
#53
1"
#54
0"
1#
#55
1"
#56
1!
13
0"
0#
0$
1%
#57
1"
#58
0"
1#
#59
1"
#60
0"
0#
1$
#61
1"
#62
0"
1#
#63
1"
#64
0!
03
0"
0#
0$
0%
