\hypertarget{struct_p_m_c___type}{}\section{P\+M\+C\+\_\+\+Type Struct Reference}
\label{struct_p_m_c___type}\index{PMC\_Type@{PMC\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_p_m_c___type_a183606de7c919c44520d5625860eaebd}{L\+V\+D\+S\+C1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_p_m_c___type_a22e5df8ec02f6f9fb1aae7aab10f7ac6}{L\+V\+D\+S\+C2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_p_m_c___type_ac2fc2acedfe2248d41dfbaaccd2a582e}{R\+E\+G\+SC}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+MC -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_p_m_c___type_a183606de7c919c44520d5625860eaebd}\label{struct_p_m_c___type_a183606de7c919c44520d5625860eaebd}} 
\index{PMC\_Type@{PMC\_Type}!LVDSC1@{LVDSC1}}
\index{LVDSC1@{LVDSC1}!PMC\_Type@{PMC\_Type}}
\subsubsection{\texorpdfstring{LVDSC1}{LVDSC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t L\+V\+D\+S\+C1}

Low Voltage Detect Status And Control 1 register, offset\+: 0x0 \mbox{\Hypertarget{struct_p_m_c___type_a22e5df8ec02f6f9fb1aae7aab10f7ac6}\label{struct_p_m_c___type_a22e5df8ec02f6f9fb1aae7aab10f7ac6}} 
\index{PMC\_Type@{PMC\_Type}!LVDSC2@{LVDSC2}}
\index{LVDSC2@{LVDSC2}!PMC\_Type@{PMC\_Type}}
\subsubsection{\texorpdfstring{LVDSC2}{LVDSC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t L\+V\+D\+S\+C2}

Low Voltage Detect Status And Control 2 register, offset\+: 0x1 \mbox{\Hypertarget{struct_p_m_c___type_ac2fc2acedfe2248d41dfbaaccd2a582e}\label{struct_p_m_c___type_ac2fc2acedfe2248d41dfbaaccd2a582e}} 
\index{PMC\_Type@{PMC\_Type}!REGSC@{REGSC}}
\index{REGSC@{REGSC}!PMC\_Type@{PMC\_Type}}
\subsubsection{\texorpdfstring{REGSC}{REGSC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t R\+E\+G\+SC}

Regulator Status And Control register, offset\+: 0x2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
