// Seed: 893875380
module module_0;
  assign id_1 = id_1;
  supply1 id_2 = 1;
endmodule
module module_1 ();
  always @(posedge 1 or posedge 1) $display(1, id_1, id_1);
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    input  supply1 id_0,
    output logic   id_1
);
  wand id_3;
  assign id_3 = id_0;
  reg  id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always @(posedge 1) begin : LABEL_0
    id_1 <= id_4;
  end
  reg id_6;
  assign id_4 = id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
