Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\GMateusDP\Documents\Trobina\Development\Software\BladeRF\bladerf_micro\nios_cpu.qsys --block-symbol-file --output-directory=C:\Users\GMateusDP\Documents\Trobina\Development\Software\BladeRF\bladerf_micro\nios_cpu --family="Cyclone V" --part=5CEBA4F23C8
Progress: Loading bladerf_micro/nios_cpu.qsys
Progress: Reading input file
Progress: Adding bladerf_oc_i2c_master_0 [bladerf_oc_i2c_master 1.0]
Warning: bladerf_oc_i2c_master_0: Component type bladerf_oc_i2c_master is not in the library
Progress: Parameterizing module bladerf_oc_i2c_master_0
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding ram [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: nios_cpu.bladerf_oc_i2c_master_0: Component bladerf_oc_i2c_master 1.0 not found or could not be instantiated
Info: nios_cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\GMateusDP\Documents\Trobina\Development\Software\BladeRF\bladerf_micro\nios_cpu.qsys --synthesis=VHDL --output-directory=C:\Users\GMateusDP\Documents\Trobina\Development\Software\BladeRF\bladerf_micro\nios_cpu\synthesis --family="Cyclone V" --part=5CEBA4F23C8
Progress: Loading bladerf_micro/nios_cpu.qsys
Progress: Reading input file
Progress: Adding bladerf_oc_i2c_master_0 [bladerf_oc_i2c_master 1.0]
Warning: bladerf_oc_i2c_master_0: Component type bladerf_oc_i2c_master is not in the library
Progress: Parameterizing module bladerf_oc_i2c_master_0
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding ram [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: nios_cpu.bladerf_oc_i2c_master_0: Component bladerf_oc_i2c_master 1.0 not found or could not be instantiated
Info: nios_cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_cpu: Generating nios_cpu "nios_cpu" for QUARTUS_SYNTH
Error: null
