// Seed: 3096488310
module module_0 ();
  logic id_1;
  ;
  wire [-1 : 1] id_2;
  assign id_2 = id_1;
  assign module_2.id_15 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input uwire id_4
);
  assign id_1 = id_3;
  module_0 modCall_1 ();
  logic id_6;
  assign id_6 = id_3;
endmodule
module module_2 (
    output uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    output tri0 id_7
    , id_31, id_32,
    output supply1 id_8,
    output wor id_9,
    output wire id_10,
    output wire id_11,
    input wand id_12,
    input wand id_13,
    input wand id_14,
    input wand id_15,
    input wor id_16,
    input tri id_17,
    input tri0 id_18,
    input tri id_19,
    input wand id_20,
    output tri id_21,
    input tri0 id_22,
    output tri1 id_23,
    input wor id_24,
    input tri id_25,
    output tri0 id_26,
    output tri id_27,
    output wire id_28,
    input tri id_29
);
  id_33 :
  assert  property  (  @  (  negedge  1  or  posedge  1  *  -1  or  posedge  -1  or  posedge  id_17  or  posedge  id_12  )  -1  )
    return id_18.id_29;
  wire [{  -1 'b0 } : 1 'b0] id_34;
  assign id_7 = id_15;
  wire id_35;
  assign id_23 = -1'b0;
  logic id_36;
  ;
  real id_37;
  assign id_37 = id_35;
  module_0 modCall_1 ();
endmodule
