

================================================================
== Vivado HLS Report for 'DCT_Block_DCT_exit2_proc'
================================================================
* Date:           Thu Oct 29 23:53:06 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   80|   80|        10|          -|          -|     8|    no    |
        | + Loop 1.1  |    8|    8|         1|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     20|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      19|     68|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |colrcv_fu_118_p2     |     +    |      0|  0|   4|           4|           1|
    |rowrcv_fu_90_p2      |     +    |      0|  0|   4|           4|           1|
    |tmp_3_fu_124_p2      |     +    |      0|  0|   6|           6|           6|
    |ap_sig_bdd_68        |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_112_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond3_fu_84_p2   |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_77        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  20|          24|          20|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |Ybuff_address0   |   7|          3|    7|         21|
    |Ybuff_d0         |  32|          3|   32|         96|
    |ap_NS_fsm        |   1|          4|    1|          4|
    |colrcv_1_reg_72  |   4|          2|    4|          8|
    |rowrcv_1_reg_61  |   4|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  48|         14|   48|        137|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  3|   0|    3|          0|
    |ap_done_reg      |  1|   0|    1|          0|
    |colrcv_1_reg_72  |  4|   0|    4|          0|
    |rowrcv_1_reg_61  |  4|   0|    4|          0|
    |rowrcv_reg_137   |  4|   0|    4|          0|
    |tmp_2_reg_142    |  3|   0|    6|          3|
    +-----------------+---+----+-----+-----------+
    |Total            | 19|   0|   22|          3|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------+-----+-----+------------+---------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | DCT_Block_DCT_.exit2_proc | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | DCT_Block_DCT_.exit2_proc | return value |
|ap_start        |  in |    1| ap_ctrl_hs | DCT_Block_DCT_.exit2_proc | return value |
|ap_done         | out |    1| ap_ctrl_hs | DCT_Block_DCT_.exit2_proc | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | DCT_Block_DCT_.exit2_proc | return value |
|ap_idle         | out |    1| ap_ctrl_hs | DCT_Block_DCT_.exit2_proc | return value |
|ap_ready        | out |    1| ap_ctrl_hs | DCT_Block_DCT_.exit2_proc | return value |
|Ybuff_address0  | out |    7|  ap_memory |           Ybuff           |     array    |
|Ybuff_ce0       | out |    1|  ap_memory |           Ybuff           |     array    |
|Ybuff_we0       | out |    1|  ap_memory |           Ybuff           |     array    |
|Ybuff_d0        | out |   32|  ap_memory |           Ybuff           |     array    |
|Xbuff_dout      |  in |   32|   ap_fifo  |           Xbuff           |    pointer   |
|Xbuff_empty_n   |  in |    1|   ap_fifo  |           Xbuff           |    pointer   |
|Xbuff_read      | out |    1|   ap_fifo  |           Xbuff           |    pointer   |
+----------------+-----+-----+------------+---------------------------+--------------+

