#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Sep 29 19:35:38 2016
# Process ID: 7536
# Current directory: C:/Users/Gerik/Documents/sha-256/sha-256.runs/synth_1
# Command line: vivado.exe -log designWrapper.vds -mode batch -messageDb vivado.pb -notrace -source designWrapper.tcl
# Log file: C:/Users/Gerik/Documents/sha-256/sha-256.runs/synth_1/designWrapper.vds
# Journal file: C:/Users/Gerik/Documents/sha-256/sha-256.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source designWrapper.tcl -notrace
Command: synth_design -top designWrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 268.516 ; gain = 62.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'designWrapper' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/designWrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'spiHw' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/spiHw.v:23]
INFO: [Synth 8-638] synthesizing module 'shiftRegister' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v:29]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v:44]
WARNING: [Synth 8-567] referenced signal 'dIn' should be on the sensitivity list [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v:44]
WARNING: [Synth 8-567] referenced signal 'writeP' should be on the sensitivity list [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v:44]
WARNING: [Synth 8-567] referenced signal 'pIn' should be on the sensitivity list [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v:44]
INFO: [Synth 8-256] done synthesizing module 'shiftRegister' (1#1) [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v:29]
INFO: [Synth 8-638] synthesizing module 'SPICtrlUnit' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v:23]
	Parameter CtrlStateWait bound to: 0 - type: integer 
	Parameter CtrlStateWriteReg1 bound to: 1 - type: integer 
	Parameter CtrlStateWriteReg2 bound to: 2 - type: integer 
	Parameter CtrlStateIncRegnum bound to: 3 - type: integer 
	Parameter CtrlStateWaitNextByte bound to: 4 - type: integer 
	Parameter MaxReadSpiRegNum bound to: 5 - type: integer 
	Parameter MaxSpiRegNum bound to: 10 - type: integer 
	Parameter RegValidStateInvalid bound to: 0 - type: integer 
	Parameter RegValidStateValid bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v:91]
INFO: [Synth 8-256] done synthesizing module 'SPICtrlUnit' (2#1) [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v:23]
WARNING: [Synth 8-567] referenced signal 'cs' should be on the sensitivity list [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/spiHw.v:93]
WARNING: [Synth 8-567] referenced signal 'counterResetWire' should be on the sensitivity list [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/spiHw.v:93]
INFO: [Synth 8-256] done synthesizing module 'spiHw' (3#1) [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/spiHw.v:23]
INFO: [Synth 8-638] synthesizing module 'regFile' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/regFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'regFile' (4#1) [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/regFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'designWrapper' (5#1) [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/designWrapper.v:23]
WARNING: [Synth 8-3331] design shiftRegister has unconnected port writeClk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 304.801 ; gain = 98.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 304.801 ; gain = 98.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'sclk_IBUF'. [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched 'spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q'. [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc:233]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q}]'. [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc:233]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q'. [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc:234]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q}]'. [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc:234]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q'. [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc:235]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins {spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q}]'. [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc:235]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/constrs_1/new/arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/designWrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/designWrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 590.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ctrlState_reg' in module 'SPICtrlUnit'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spiRegNum" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'dOutReg_reg' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'internal_reg' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/shiftRegister.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v:89]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           CtrlStateWait |                              000 |                              000
      CtrlStateWriteReg1 |                              001 |                              001
      CtrlStateWriteReg2 |                              010 |                              010
      CtrlStateIncRegnum |                              011 |                              011
   CtrlStateWaitNextByte |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrlState_reg' using encoding 'sequential' in module 'SPICtrlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'writeRegReg_reg' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'writeShiftRegReg_reg' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/SPICtrlUnit.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'bitCounterReg_reg' [C:/Users/Gerik/Documents/sha-256/sha-256.srcs/sources_1/new/spiHw.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module designWrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftRegister 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SPICtrlUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module spiHw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regFile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regFile/registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile/registers_reg[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 590.922 ; gain = 384.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (spi/ctrlUnit/regValidState_reg) is unused and will be removed from module designWrapper.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 590.922 ; gain = 384.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     8|
|3     |LUT1   |    35|
|4     |LUT2   |     8|
|5     |LUT3   |    15|
|6     |LUT4   |     6|
|7     |LUT5   |    11|
|8     |LUT6   |    36|
|9     |FDRE   |   107|
|10    |LD     |    11|
|11    |LDC    |     7|
|12    |IBUF   |     5|
|13    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |   253|
|2     |  regFile    |regFile       |   106|
|3     |  spi        |spiHw         |    77|
|4     |    ctrlUnit |SPICtrlUnit   |    57|
|5     |    sr       |shiftRegister |     9|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 590.922 ; gain = 98.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 590.922 ; gain = 384.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 11 instances
  LDC => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 20 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 590.922 ; gain = 384.434
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 590.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 19:36:02 2016...
