#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Feb 14 15:18:20 2025
# Process ID         : 18056
# Current directory  : D:/Thesis/Zedboard_v/Zedboard_v.runs/synth_1
# Command line       : vivado.exe -log TopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file           : D:/Thesis/Zedboard_v/Zedboard_v.runs/synth_1/TopModule.vds
# Journal file       : D:/Thesis/Zedboard_v/Zedboard_v.runs/synth_1\vivado.jou
# Running On         : DESKTOP-4VU606L
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17002 MB
# Swap memory        : 10737 MB
# Total Virtual      : 27740 MB
# Available Virtual  : 10596 MB
#-----------------------------------------------------------
source TopModule.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 399.309 ; gain = 110.234
Command: read_checkpoint -auto_incremental -incremental D:/Thesis/Zedboard_v/Zedboard_v.srcs/utils_1/imports/synth_1/TopModule.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Thesis/Zedboard_v/Zedboard_v.srcs/utils_1/imports/synth_1/TopModule.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TopModule -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1104.555 ; gain = 469.250
---------------------------------------------------------------------------------
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:21]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:21]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:27]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:27]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:35]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:35]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:42]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:42]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:48]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:48]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:54]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:54]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:62]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:62]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:69]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:69]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:75]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:75]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:81]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:81]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:89]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:89]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:96]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:96]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:103]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:103]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:109]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:109]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:118]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:118]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:125]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:125]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:131]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:131]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:137]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:137]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:145]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:145]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:152]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:152]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:158]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:158]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:164]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:164]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:172]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:172]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:179]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:179]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:185]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:185]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:191]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:191]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:199]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:199]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:206]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:206]
INFO: [Synth 8-11241] undeclared symbol 'compare_result', assumed default net type 'wire' [D:/Thesis/Src/modules/NIRD/NI_calc.v:39]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:17]
WARNING: [Synth 8-11065] parameter 'START' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:18]
WARNING: [Synth 8-11065] parameter 'START_ROW' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:19]
WARNING: [Synth 8-11065] parameter 'SUM_EN' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:20]
WARNING: [Synth 8-11065] parameter 'CUM_EN' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:21]
WARNING: [Synth 8-11065] parameter 'FINISH_ALL' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:22]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'R2_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R2/R2_controller.v:23]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:18]
WARNING: [Synth 8-11065] parameter 'START' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:19]
WARNING: [Synth 8-11065] parameter 'START_ROW' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:20]
WARNING: [Synth 8-11065] parameter 'SUM_EN' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:21]
WARNING: [Synth 8-11065] parameter 'CUM_EN' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:22]
WARNING: [Synth 8-11065] parameter 'FINISH_ALL' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:23]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'R4_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R4/R4_controller.v:24]
WARNING: [Synth 8-10940] macro 'CYCLE_DELAY' is redefined [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:70]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:36]
WARNING: [Synth 8-11065] parameter 'START' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:37]
WARNING: [Synth 8-11065] parameter 'START_ROW' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:38]
WARNING: [Synth 8-11065] parameter 'SUM_EN' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:39]
WARNING: [Synth 8-11065] parameter 'CUM_EN' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:40]
WARNING: [Synth 8-11065] parameter 'FINISH_ALL' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:41]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'R6_controller' with formal parameter declaration list [D:/Thesis/Src/modules/common/R6/R6_controller.v:42]
INFO: [Synth 8-11241] undeclared symbol 'bit', assumed default net type 'wire' [D:/Thesis/Src/modules/NIRD/RD_calc.v:18]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'finish' is not allowed [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:19]
INFO: [Synth 8-11241] undeclared symbol 'gt', assumed default net type 'wire' [D:/Thesis/Src/modules/NIRD/riu2_mapping.v:166]
INFO: [Synth 8-6157] synthesizing module 'TopModule' [D:/Thesis/Src/modules/TopModule/TopModule.v:1]
INFO: [Synth 8-6157] synthesizing module 'TopModule_controller' [D:/Thesis/Src/modules/TopModule/TopModule_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TopModule_controller' (0#1) [D:/Thesis/Src/modules/TopModule/TopModule_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'TopModule_datapath' [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Median_processing' [D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Preparation_6' [D:/Thesis/Src/modules/Buffers/Preparation_6.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Line_buffer' [D:/Thesis/Src/modules/Buffers/Line_buffer.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Line_buffer_controller' [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_2_1' [D:/Thesis/Src/modules/common/mux_2_1.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1' (0#1) [D:/Thesis/Src/modules/common/mux_2_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer_controller' (0#1) [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Line_buffer_datapath' [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v:3]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1' (0#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Line_buffer' (0#1) [D:/Thesis/Src/modules/Buffers/Line_buffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Preparation_6' (0#1) [D:/Thesis/Src/modules/Buffers/Preparation_6.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_3x3' [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3_controller' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3_controller' (0#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_3x3_datapath' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1__parameterized0' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1__parameterized0' (0#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3_datapath' (0#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_3x3' (0#1) [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_3x3_calc' [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Sorting_network' [D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v:1]
INFO: [Synth 8-6157] synthesizing module 'Node' [D:/Thesis/Src/modules/MedianFilterModule/Node.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Node' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/Node.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Sorting_network' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_3x3_calc' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_3x3' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_5x5' [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5_controller' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5_controller' (0#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_5x5_datapath' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5_datapath' (0#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_5x5' (0#1) [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_5x5_calc' [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'SortAscending5' [D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SortAscending5' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_5x5_calc' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_5x5' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_7x7' [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7_controller' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7_controller' (0#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_modulate_7x7_datapath' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7_datapath' (0#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_modulate_7x7' (0#1) [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v:1]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_7x7_calc' [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'SortAscending7' [D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SortAscending7' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_7x7_calc' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_7x7' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Median_processing' (0#1) [D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'done_o' does not match port width (1) of module 'Median_processing' [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:35]
INFO: [Synth 8-6157] synthesizing module 'CI_top' [D:/Thesis/Src/modules/MRELBP_CI/CI_top.v:1]
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_12_rows_ci' [D:/Thesis/Src/modules/Buffers/Buffer_12_rows_ci.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_12_rows_ci' (0#1) [D:/Thesis/Src/modules/Buffers/Buffer_12_rows_ci.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R2' [D:/Thesis/Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R2_controller' [D:/Thesis/Src/modules/common/R2/R2_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R2/R2_controller.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R2/R2_controller.v:43]
INFO: [Synth 8-6155] done synthesizing module 'R2_controller' (0#1) [D:/Thesis/Src/modules/common/R2/R2_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_sum' [D:/Thesis/Src/modules/common/R2/R2_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'plus_1__parameterized1' [D:/Thesis/Src/modules/common/plus_1.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized2' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized2' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'plus_1__parameterized1' (0#1) [D:/Thesis/Src/modules/common/plus_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized3' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized3' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized0' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized0' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized1' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized4' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized4' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized1' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 13 - type: integer 
	Parameter WIDTH2 bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative' (0#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R2_sum' (0#1) [D:/Thesis/Src/modules/common/R2/R2_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R2' (0#1) [D:/Thesis/Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R4' [D:/Thesis/Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R4_controller' [D:/Thesis/Src/modules/common/R4/R4_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R4/R4_controller.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R4/R4_controller.v:44]
INFO: [Synth 8-6155] done synthesizing module 'R4_controller' (0#1) [D:/Thesis/Src/modules/common/R4/R4_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R4_sum' [D:/Thesis/Src/modules/common/R4/R4_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized2' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized5' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized5' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized2' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative__parameterized0' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 15 - type: integer 
	Parameter WIDTH2 bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative__parameterized0' (0#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R4_sum' (0#1) [D:/Thesis/Src/modules/common/R4/R4_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R4' (0#1) [D:/Thesis/Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v:1]
INFO: [Synth 8-6157] synthesizing module 'MRELBP_CI_R6' [D:/Thesis/Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'R6_controller' [D:/Thesis/Src/modules/common/R6/R6_controller.v:1]
	Parameter COLS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R6/R6_controller.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/common/R6/R6_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'R6_controller' (0#1) [D:/Thesis/Src/modules/common/R6/R6_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'R6_sum' [D:/Thesis/Src/modules/common/R6/R6_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum_cumulative__parameterized1' [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
	Parameter WIDTH1 bound to: 16 - type: integer 
	Parameter WIDTH2 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_cumulative__parameterized1' (0#1) [D:/Thesis/Src/modules/common/sum_cumulative.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R6_sum' (0#1) [D:/Thesis/Src/modules/common/R6/R6_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MRELBP_CI_R6' (0#1) [D:/Thesis/Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CI_top' (0#1) [D:/Thesis/Src/modules/MRELBP_CI/CI_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_NIRD' [D:/Thesis/Src/modules/NIRD/R2_NIRD.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_4_rows' [D:/Thesis/Src/modules/Buffers/Buffer_4_rows.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_4_rows' (0#1) [D:/Thesis/Src/modules/Buffers/Buffer_4_rows.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized0' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized0' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5_controller' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_5x5_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_5x5' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3_controller' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_3x3_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_3x3' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x__parameterized0' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized0' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized0' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized1' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized1' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized2' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 2 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized2' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x__parameterized0' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
INFO: [Synth 8-6157] synthesizing module 'R2_patch_sum' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'R2_patch_sum' (0#1) [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'NI' [D:/Thesis/Src/modules/NIRD/NI.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter GAIN bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NI_calc' [D:/Thesis/Src/modules/NIRD/NI_calc.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter GAIN bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized6' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized6' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NI_calc' (0#1) [D:/Thesis/Src/modules/NIRD/NI_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NI' (0#1) [D:/Thesis/Src/modules/NIRD/NI.v:1]
INFO: [Synth 8-6157] synthesizing module 'RD' [D:/Thesis/Src/modules/NIRD/RD.v:1]
INFO: [Synth 8-6157] synthesizing module 'RD_calc' [D:/Thesis/Src/modules/NIRD/RD_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RD_calc' (0#1) [D:/Thesis/Src/modules/NIRD/RD_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RD' (0#1) [D:/Thesis/Src/modules/NIRD/RD.v:1]
INFO: [Synth 8-6157] synthesizing module 'riu2_mapping' [D:/Thesis/Src/modules/NIRD/riu2_mapping.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized3' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized3' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized4' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized4' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum__parameterized5' [D:/Thesis/Src/modules/common/sum.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized7' [D:/Thesis/Src/modules/common/dff.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized7' (0#1) [D:/Thesis/Src/modules/common/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum__parameterized5' (0#1) [D:/Thesis/Src/modules/common/sum.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized1' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized1' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'riu2_mapping' (0#1) [D:/Thesis/Src/modules/NIRD/riu2_mapping.v:1]
INFO: [Synth 8-6155] done synthesizing module 'R2_NIRD' (0#1) [D:/Thesis/Src/modules/NIRD/R2_NIRD.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'done_original_i' does not match port width (1) of module 'R2_NIRD' [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:79]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram' [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:1]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram_controller' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram_controller' (0#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Joint_histogram_datapath' [D:/Thesis/Src/modules/OutputModule/Joint_histogram_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram_datapath' (0#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Joint_histogram' (0#1) [D:/Thesis/Src/modules/OutputModule/Joint_histogram.v:1]
INFO: [Synth 8-6157] synthesizing module 'R4_NIRD' [D:/Thesis/Src/modules/NIRD/R4_NIRD.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Buffer_8_rows' [D:/Thesis/Src/modules/Buffers/Buffer_8_rows.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Buffer_8_rows' (0#1) [D:/Thesis/Src/modules/Buffers/Buffer_8_rows.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized2' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized2' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_registers__parameterized3' [D:/Thesis/Src/modules/common/shift_registers.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_registers__parameterized3' (0#1) [D:/Thesis/Src/modules/common/shift_registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7_controller' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_7x7_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_7x7' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9_controller' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9_controller' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Window_buffer_9x9_datapath' [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v:1]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9_datapath' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Window_buffer_9x9' (0#1) [D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_R_x__parameterized1' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized3' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized3' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Interpolation_calc__parameterized4' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized4' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized5' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
	Parameter R bound to: 3 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized6' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_R_x__parameterized1' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v:1]
	Parameter R bound to: 4 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Interpolation_calc__parameterized7' (0#1) [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 4 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter GAIN bound to: 81 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter GAIN bound to: 81 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 14 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 26 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CYCLE bound to: 26 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v:41]
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v:41]
	Parameter R bound to: 5 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 5 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 45 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 135 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 225 - type: integer 
	Parameter R bound to: 6 - type: integer 
	Parameter RADIUS bound to: 315 - type: integer 
	Parameter COLS bound to: 128 - type: integer 
	Parameter ROWS bound to: 128 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter GAIN bound to: 169 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter GAIN bound to: 169 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter CYCLE bound to: 39 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:270]
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:392]
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:393]
WARNING: [Synth 8-6014] Unused sequential element p3_sa6_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:394]
WARNING: [Synth 8-6014] Unused sequential element p3_sa7_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:398]
WARNING: [Synth 8-6014] Unused sequential element p3_sa7_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:399]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:404]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:408]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:413]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:414]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:418]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:419]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:420]
WARNING: [Synth 8-6014] Unused sequential element p1_sn4_max_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v:587]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:668]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:669]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:670]
WARNING: [Synth 8-6014] Unused sequential element p3_sa8_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:671]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:676]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:677]
WARNING: [Synth 8-6014] Unused sequential element p3_sa9_S3_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:678]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:684]
WARNING: [Synth 8-6014] Unused sequential element p3_sa10_S2_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:685]
WARNING: [Synth 8-6014] Unused sequential element p3_sa11_S1_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:692]
WARNING: [Synth 8-6014] Unused sequential element p3_sa11_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:698]
WARNING: [Synth 8-6014] Unused sequential element p3_sa12_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:705]
WARNING: [Synth 8-6014] Unused sequential element p3_sa12_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:706]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:712]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:713]
WARNING: [Synth 8-6014] Unused sequential element p3_sa13_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:714]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S4_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:719]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S5_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:720]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S6_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:721]
WARNING: [Synth 8-6014] Unused sequential element p3_sa14_S7_reg was removed.  [D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v:722]
WARNING: [Synth 8-7129] Port S_45_i_2[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_2[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_3[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_45_i_4[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_2[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_3[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_135_i_4[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_2[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_3[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_225_i_4[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_2[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_3[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[7] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[6] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[5] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[4] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[3] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[2] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[1] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_315_i_4[0] in module Interpolation_R_x is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Data_modulate_7x7_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Data_modulate_7x7_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Data_modulate_5x5_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Data_modulate_5x5_controller is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1306.090 ; gain = 670.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1306.090 ; gain = 670.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1306.090 ; gain = 670.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1306.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Thesis/Zedboard_v/Zedboard_v.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [D:/Thesis/Zedboard_v/Zedboard_v.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1426.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.998 . Memory (MB): peak = 1435.031 ; gain = 8.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.031 ; gain = 799.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.031 ; gain = 799.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1435.031 ; gain = 799.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch Median_filter_3x3
got a mismatch Data_modulate_3x3
got a mismatch Data_modulate_3x3_datapath
got a mismatch Median_filter_5x5
Is not a child genome
got a mismatch Data_modulate_5x5
got a mismatch Data_modulate_5x5_datapath
got a mismatch Median_filter_7x7
Is not a child genome
got a mismatch Data_modulate_7x7
got a mismatch Data_modulate_7x7_datapath
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1435.031 ; gain = 799.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1435.031 ; gain = 799.727
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'TopModule_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'R2_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'R4_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'R6_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_5x5_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_3x3_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Joint_histogram_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_7x7_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_9x9_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_11x11_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Window_buffer_13x13_controller'
INFO: [Synth 8-802] inferred FSM for state register 'read_stage_reg' in module 'TopModule_datapath'
WARNING: [Synth 8-327] inferring latch for variable 'o_intr_reg' [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 PROCESS |                               01 |                               01
                    READ |                               10 |                               10
                  FINISH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'TopModule_controller'
WARNING: [Synth 8-327] inferring latch for variable 'read_en_reg' [D:/Thesis/Src/modules/TopModule/TopModule_datapath.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'i_counter' [D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'd0_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'd1_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'd2_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'd3_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'd4_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'd5_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'd6_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'd7_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'd8_o_reg' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'i_counter' [D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'd0_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'd1_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'd2_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'd3_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'd4_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'd5_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'd6_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'd7_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'd8_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:139]
WARNING: [Synth 8-327] inferring latch for variable 'd9_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'd10_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'd11_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'd12_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'd13_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'd14_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'd15_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'd16_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'd17_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'd18_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'd19_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'd20_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'd21_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'd22_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'd23_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:154]
WARNING: [Synth 8-327] inferring latch for variable 'd24_o_reg' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'i_counter' [D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'd0_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:179]
WARNING: [Synth 8-327] inferring latch for variable 'd1_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'd2_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:181]
WARNING: [Synth 8-327] inferring latch for variable 'd3_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:182]
WARNING: [Synth 8-327] inferring latch for variable 'd4_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'd5_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'd6_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'd7_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:186]
WARNING: [Synth 8-327] inferring latch for variable 'd8_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:187]
WARNING: [Synth 8-327] inferring latch for variable 'd9_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:188]
WARNING: [Synth 8-327] inferring latch for variable 'd10_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:189]
WARNING: [Synth 8-327] inferring latch for variable 'd11_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'd12_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:191]
WARNING: [Synth 8-327] inferring latch for variable 'd13_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:192]
WARNING: [Synth 8-327] inferring latch for variable 'd14_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:193]
WARNING: [Synth 8-327] inferring latch for variable 'd15_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'd16_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:195]
WARNING: [Synth 8-327] inferring latch for variable 'd17_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:196]
WARNING: [Synth 8-327] inferring latch for variable 'd18_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:197]
WARNING: [Synth 8-327] inferring latch for variable 'd19_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:198]
WARNING: [Synth 8-327] inferring latch for variable 'd20_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:199]
WARNING: [Synth 8-327] inferring latch for variable 'd21_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:200]
WARNING: [Synth 8-327] inferring latch for variable 'd22_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'd23_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:202]
WARNING: [Synth 8-327] inferring latch for variable 'd24_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'd25_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:204]
WARNING: [Synth 8-327] inferring latch for variable 'd26_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:205]
WARNING: [Synth 8-327] inferring latch for variable 'd27_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:206]
WARNING: [Synth 8-327] inferring latch for variable 'd28_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'd29_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:208]
WARNING: [Synth 8-327] inferring latch for variable 'd30_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:209]
WARNING: [Synth 8-327] inferring latch for variable 'd31_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:210]
WARNING: [Synth 8-327] inferring latch for variable 'd32_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:211]
WARNING: [Synth 8-327] inferring latch for variable 'd33_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:212]
WARNING: [Synth 8-327] inferring latch for variable 'd34_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:213]
WARNING: [Synth 8-327] inferring latch for variable 'd35_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'd36_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:215]
WARNING: [Synth 8-327] inferring latch for variable 'd37_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:216]
WARNING: [Synth 8-327] inferring latch for variable 'd38_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:217]
WARNING: [Synth 8-327] inferring latch for variable 'd39_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:218]
WARNING: [Synth 8-327] inferring latch for variable 'd40_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:219]
WARNING: [Synth 8-327] inferring latch for variable 'd41_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:220]
WARNING: [Synth 8-327] inferring latch for variable 'd42_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:221]
WARNING: [Synth 8-327] inferring latch for variable 'd43_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'd44_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:223]
WARNING: [Synth 8-327] inferring latch for variable 'd45_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:224]
WARNING: [Synth 8-327] inferring latch for variable 'd46_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:225]
WARNING: [Synth 8-327] inferring latch for variable 'd47_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:226]
WARNING: [Synth 8-327] inferring latch for variable 'd48_o_reg' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:227]
WARNING: [Synth 8-327] inferring latch for variable 'i_counter' [D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'cum_en_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                   START |                          0000010 |                              001
               START_ROW |                          0000100 |                              010
                  SUM_EN |                          0001000 |                              011
                  CUM_EN |                          0010000 |                              100
              FINISH_ALL |                          0100000 |                              101
                  iSTATE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'R2_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'done_o_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'sum_en_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'count_en_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'start_en_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'ld_en_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'progress_done_reg' [D:/Thesis/Src/modules/common/R2/R2_patch_sum.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'i_row' [D:/Thesis/Src/modules/NIRD/R4_NIRD.v:68]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                   START |                          0000010 |                              001
               START_ROW |                          0000100 |                              010
                  SUM_EN |                          0001000 |                              011
                  CUM_EN |                          0010000 |                              100
              FINISH_ALL |                          0100000 |                              101
                  iSTATE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'R4_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                   START |                          0000010 |                              001
               START_ROW |                          0000100 |                              010
                  SUM_EN |                          0001000 |                              011
                  CUM_EN |                          0010000 |                              100
              FINISH_ALL |                          0100000 |                              101
                  iSTATE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'R6_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_5x5_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_3x3_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                COUNTING |                            00010 |                              001
              START_READ |                            00100 |                              010
                 READING |                            01000 |                              011
                  FINISH |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Joint_histogram_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_7x7_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_9x9_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_11x11_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
               START_COL |                              010 |                              010
                 COL_OUT |                              011 |                              011
                 END_COL |                              100 |                              100
               END_COL_2 |                              101 |                              101
              FINISH_ALL |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Window_buffer_13x13_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_stage_reg' using encoding 'sequential' in module 'TopModule_datapath'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1435.031 ; gain = 799.727
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Port sizes have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 241   
	   2 Input    9 Bit       Adders := 24    
	   2 Input    8 Bit       Adders := 17    
	   3 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 31    
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 116   
	               16 Bit    Registers := 615   
	               15 Bit    Registers := 11    
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 48    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 242   
	                9 Bit    Registers := 24    
	                8 Bit    Registers := 3002  
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 43    
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 607   
+---RAMs : 
	               3K Bit	(200 X 16 bit)          RAMs := 3     
	             1024 Bit	(128 X 8 bit)          RAMs := 66    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 6     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 6     
	   2 Input   13 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 71    
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1720  
	   3 Input    8 Bit        Muxes := 3     
	   6 Input    7 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 48    
	   5 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 12    
	   2 Input    3 Bit        Muxes := 46    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 294   
	   5 Input    1 Bit        Muxes := 28    
	   8 Input    1 Bit        Muxes := 48    
	   7 Input    1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (JOINT_DATAPATH/\rd_delay_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (JOINT_DATAPATH/\ni_delay_reg[0] )
INFO: [Synth 8-4471] merging register 'NI2/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI3/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI4/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI5/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI6/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI7/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI8/DFF_SUM/data_out_reg[12:0]' into 'NI1/DFF_SUM/data_out_reg[12:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
DSP Report: Generating DSP NI1/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI1/scaled_S_r2_reg is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: operator NI1/scaled_S_r20 is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: Generating DSP NI2/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI2/scaled_S_r2_reg is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: operator NI2/scaled_S_r20 is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: Generating DSP NI3/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI3/scaled_S_r2_reg is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: operator NI3/scaled_S_r20 is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: Generating DSP NI4/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI4/scaled_S_r2_reg is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: operator NI4/scaled_S_r20 is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: Generating DSP NI5/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI5/scaled_S_r2_reg is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: operator NI5/scaled_S_r20 is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: Generating DSP NI6/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI6/scaled_S_r2_reg is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: operator NI6/scaled_S_r20 is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: Generating DSP NI7/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI7/scaled_S_r2_reg is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: operator NI7/scaled_S_r20 is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: Generating DSP NI8/scaled_S_r2_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register NI8/scaled_S_r2_reg is absorbed into DSP NI8/scaled_S_r2_reg.
DSP Report: operator NI8/scaled_S_r20 is absorbed into DSP NI8/scaled_S_r2_reg.
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:28]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:29]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:31]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:36]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:37]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:38]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:43]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:44]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_2/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_2/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:46]
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_2/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_2/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_2/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_2/INTER_R2_315/data_o_reg.
INFO: [Synth 8-4471] merging register 'NI2/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI3/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI4/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI5/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI6/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI7/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI8/DFF_SUM/data_out_reg[15:0]' into 'NI1/DFF_SUM/data_out_reg[15:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
DSP Report: Generating DSP NI1/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI1/scaled_S_r2_reg is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: operator NI1/scaled_S_r20 is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: Generating DSP NI2/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI2/scaled_S_r2_reg is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: operator NI2/scaled_S_r20 is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: Generating DSP NI3/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI3/scaled_S_r2_reg is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: operator NI3/scaled_S_r20 is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: Generating DSP NI4/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI4/scaled_S_r2_reg is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: operator NI4/scaled_S_r20 is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: Generating DSP NI5/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI5/scaled_S_r2_reg is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: operator NI5/scaled_S_r20 is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: Generating DSP NI6/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI6/scaled_S_r2_reg is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: operator NI6/scaled_S_r20 is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: Generating DSP NI7/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI7/scaled_S_r2_reg is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: operator NI7/scaled_S_r20 is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: Generating DSP NI8/scaled_S_r2_reg, operation Mode is: (A*(B:0xa9))'.
DSP Report: register NI8/scaled_S_r2_reg is absorbed into DSP NI8/scaled_S_r2_reg.
DSP Report: operator NI8/scaled_S_r20 is absorbed into DSP NI8/scaled_S_r2_reg.
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:110]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:111]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:113]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:119]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:120]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:121]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:126]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:127]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_5/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_5/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:129]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:138]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:139]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:141]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:146]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:147]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:148]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:153]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:154]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_6/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_6/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:156]
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_6/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_6/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_6/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_6/INTER_R2_315/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_5/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_5/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_5/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_5/INTER_R2_315/data_o_reg.
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/st1_S5_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S5_reg[7:0]' [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:83]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/central_reg[0][7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st2_S5_reg[7:0]' [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:238]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/central_reg[1][7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st3_S5_reg[7:0]' [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:238]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/st1_S1_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[7:0]' [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:79]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/st1_S2_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[7:0]' [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:80]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/st1_S3_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S3_reg[7:0]' [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:81]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/st1_S4_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S4_reg[7:0]' [D:/Thesis/Src/modules/NIRD/R6_NIRD.v:82]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S7_reg[7:0]' into 'CI_TOP/R4_TOP/R4_SUM/st1_S7_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:89]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S1_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S1_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:83]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S2_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S2_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:84]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S3_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S3_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:85]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S4_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S4_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:86]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S5_reg[7:0]' into 'CI_TOP/R2_TOP/R2_SUM/st1_S5_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:87]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S6_reg[7:0]' into 'CI_TOP/R4_TOP/R4_SUM/st1_S6_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:88]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S8_reg[7:0]' into 'CI_TOP/R4_TOP/R4_SUM/st1_S8_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:90]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/st1_S9_reg[7:0]' into 'CI_TOP/R4_TOP/R4_SUM/st1_S9_reg[7:0]' [D:/Thesis/Src/modules/NIRD/RD.v:91]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/SUM12/SUM_DFF/data_out_reg[8:0]' into 'CI_TOP/R2_TOP/R2_SUM/SUM12/SUM_DFF/data_out_reg[8:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/SUM34/SUM_DFF/data_out_reg[8:0]' into 'CI_TOP/R2_TOP/R2_SUM/SUM34/SUM_DFF/data_out_reg[8:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/SUM78/SUM_DFF/data_out_reg[8:0]' into 'CI_TOP/R4_TOP/R4_SUM/SUM78/SUM_DFF/data_out_reg[8:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/SUM12/SUM_DFF/data_out_reg[8:0]' into 'CI_TOP/R2_TOP/R2_SUM/SUM12/SUM_DFF/data_out_reg[8:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/SUM34/SUM_DFF/data_out_reg[8:0]' into 'CI_TOP/R2_TOP/R2_SUM/SUM34/SUM_DFF/data_out_reg[8:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/SUM56/SUM_DFF/data_out_reg[8:0]' into 'CI_TOP/R4_TOP/R4_SUM/SUM56/SUM_DFF/data_out_reg[8:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R4_TOP/R4_SUM/SUM1234/SUM_DFF/data_out_reg[9:0]' into 'CI_TOP/R2_TOP/R2_SUM/SUM1234/SUM_DFF/data_out_reg[9:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/SUM5678/SUM_DFF/data_out_reg[9:0]' into 'CI_TOP/R4_TOP/R4_SUM/SUM5678/SUM_DFF/data_out_reg[9:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/SUM1234/SUM_DFF/data_out_reg[9:0]' into 'CI_TOP/R2_TOP/R2_SUM/SUM1234/SUM_DFF/data_out_reg[9:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'CI_TOP/R6_TOP/R6_SUM/SUM1_TO_8/SUM_DFF/data_out_reg[10:0]' into 'CI_TOP/R4_TOP/R4_SUM/SUM_ALL_EXCEPT_9/SUM_DFF/data_out_reg[10:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_1_reg[0]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_2_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[0]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_3_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_1_reg[1]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_2_reg[1]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[1]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[1]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[1]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_3_reg[1]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_1_reg[2]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_2_reg[2]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[2]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[2]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[2]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_3_reg[2]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_1_reg[3]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_2_reg[3]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[3]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[3]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[3]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_3_reg[3]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_1_reg[4]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_2_reg[4]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[4]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[4]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[4]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_3_reg[4]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_1_reg[5]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_2_reg[5]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[5]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[5]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[5]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_3_reg[5]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_1_reg[6]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_2_reg[6]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[6]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[6]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[6]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_3_reg[6]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_1_reg[7]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_2_reg[7]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_1_reg[7]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S3_window_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S8_shift_3_reg[7]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_2_reg[7]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S7_shift_3_reg[7]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_1_reg[0]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_2_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[0]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_3_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_1_reg[1]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_2_reg[1]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[1]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[1]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[1]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_3_reg[1]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_1_reg[2]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_2_reg[2]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[2]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[2]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[2]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_3_reg[2]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_1_reg[3]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_2_reg[3]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[3]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[3]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[3]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_3_reg[3]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_1_reg[4]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_2_reg[4]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[4]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[4]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[4]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_3_reg[4]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_1_reg[5]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_2_reg[5]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[5]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[5]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[5]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_3_reg[5]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_1_reg[6]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_2_reg[6]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[6]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[6]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[6]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_3_reg[6]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_1_reg[7]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_2_reg[7]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_1_reg[7]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S1_window_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S2_shift_3_reg[7]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_2_reg[7]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S3_shift_3_reg[7]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S1_shift_1_reg[0]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S2_window_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S1_shift_2_reg[0]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S2_window_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S1_shift_3_reg[0]' (FDR) to 'R2_NI_RD/INTERPOLATION_R_1/S5_shift_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2_NI_RD/INTERPOLATION_R_1/S1_shift_1_reg[1]' (FDR) to 'R2_NI_RD/WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/S2_window_reg[1][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R6_NI_RD/\INTERPOLATION_R_6/INTER_R2_45/r2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R6_NI_RD/\INTERPOLATION_R_6/INTER_R2_45/r2_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R2_NI_RD/\INTERPOLATION_R_2/INTER_R2_45/r2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R6_NI_RD/\SHIFT_S1_R4/data_out_reg[15] )
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111102]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111103]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111104]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111105]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111106]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111107]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111108]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111109]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111110]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (BUFFER_4_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/i_counter[-1111111111]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/count_en_reg) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/FSM_sequential_current_state_reg[2]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/FSM_sequential_current_state_reg[1]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/FSM_sequential_current_state_reg[0]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/FSM_sequential_next_state_reg[2]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/FSM_sequential_next_state_reg[1]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/FSM_sequential_next_state_reg[0]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/progress_done_reg) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_CONTROLLER/done_o_reg) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111102]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111103]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111104]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111105]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111106]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111107]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111108]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111109]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111110]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_3X3_R2/WINDOW_BUFFER_3X3_DATAPATH/i_row[-1111111111]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (R2_PATCH_SUM/R2_CONTROLLER/FSM_onehot_current_state_reg[6]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (R2_PATCH_SUM/R2_CONTROLLER/FSM_onehot_next_state_reg[6]) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (R2_PATCH_SUM/R2_CONTROLLER/done_o_reg) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (R2_PATCH_SUM/R2_CONTROLLER/progress_done_reg) is unused and will be removed from module R2_NIRD.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111102]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111103]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111104]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111105]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111106]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111107]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111108]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111109]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111110]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[11].LINE_BUFFER/datapath_inst/i_counter[-1111111111]) is unused and will be removed from module Buffer_12_rows__1.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/count_en_reg) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/FSM_sequential_current_state_reg[2]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/FSM_sequential_current_state_reg[1]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/FSM_sequential_current_state_reg[0]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/FSM_sequential_next_state_reg[2]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/FSM_sequential_next_state_reg[1]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/FSM_sequential_next_state_reg[0]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/progress_done_reg) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_controller/done_o_reg) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111102]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111103]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111104]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111105]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111106]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111107]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111108]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111109]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111110]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (inst_Window_buffer_11x11_datapath/i_row[-1111111111]) is unused and will be removed from module Window_buffer_11x11.
WARNING: [Synth 8-3332] Sequential element (R6_CONTROLLER/FSM_onehot_current_state_reg[6]) is unused and will be removed from module R6_patch_sum.
WARNING: [Synth 8-3332] Sequential element (R6_CONTROLLER/FSM_onehot_next_state_reg[6]) is unused and will be removed from module R6_patch_sum.
WARNING: [Synth 8-3332] Sequential element (R6_CONTROLLER/done_o_reg) is unused and will be removed from module R6_patch_sum.
WARNING: [Synth 8-3332] Sequential element (R6_CONTROLLER/progress_done_reg) is unused and will be removed from module R6_patch_sum.
INFO: [Synth 8-4471] merging register 'NI2/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI3/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI4/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI5/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI6/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI7/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
INFO: [Synth 8-4471] merging register 'NI8/DFF_SUM/data_out_reg[14:0]' into 'NI1/DFF_SUM/data_out_reg[14:0]' [D:/Thesis/Src/modules/common/mux_2_1.v:8]
DSP Report: Generating DSP NI1/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI1/scaled_S_r2_reg is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: operator NI1/scaled_S_r20 is absorbed into DSP NI1/scaled_S_r2_reg.
DSP Report: Generating DSP NI2/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI2/scaled_S_r2_reg is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: operator NI2/scaled_S_r20 is absorbed into DSP NI2/scaled_S_r2_reg.
DSP Report: Generating DSP NI3/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI3/scaled_S_r2_reg is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: operator NI3/scaled_S_r20 is absorbed into DSP NI3/scaled_S_r2_reg.
DSP Report: Generating DSP NI4/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI4/scaled_S_r2_reg is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: operator NI4/scaled_S_r20 is absorbed into DSP NI4/scaled_S_r2_reg.
DSP Report: Generating DSP NI5/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI5/scaled_S_r2_reg is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: operator NI5/scaled_S_r20 is absorbed into DSP NI5/scaled_S_r2_reg.
DSP Report: Generating DSP NI6/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI6/scaled_S_r2_reg is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: operator NI6/scaled_S_r20 is absorbed into DSP NI6/scaled_S_r2_reg.
DSP Report: Generating DSP NI7/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI7/scaled_S_r2_reg is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: operator NI7/scaled_S_r20 is absorbed into DSP NI7/scaled_S_r2_reg.
DSP Report: Generating DSP NI8/scaled_S_r2_reg, operation Mode is: (A*(B:0x51))'.
DSP Report: register NI8/scaled_S_r2_reg is absorbed into DSP NI8/scaled_S_r2_reg.
DSP Report: operator NI8/scaled_S_r20 is absorbed into DSP NI8/scaled_S_r2_reg.
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:55]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:56]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:58]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:63]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:64]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:65]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:70]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:71]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_3/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_3/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:73]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_135/r1_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:82]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_135/r2_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:83]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_135/r4_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:85]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_225/r1_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:90]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_225/r2_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:91]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_225/r3_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:92]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_315/r1_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r2_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:97]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_315/r2_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r1_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:98]
INFO: [Synth 8-4471] merging register 'INTERPOLATION_R_4/INTER_R2_315/r4_reg[23:0]' into 'INTERPOLATION_R_4/INTER_R2_45/r3_reg[23:0]' [D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v:100]
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_4/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_4/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_4/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_4/INTER_R2_315/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/mult_result30 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/add_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/mult_result4_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/add_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/mult_result40 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/mult_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/add_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/mult_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/add_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/mult_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_45/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_45/data_o_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/data_o_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_45/data_o0 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_45/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/mult_result30 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/add_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/mult_result4_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/add_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/mult_result40 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/mult_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/add_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/mult_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/add_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/mult_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_135/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_135/data_o_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/data_o_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_135/data_o0 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_135/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/mult_result30 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/add_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/mult_result4_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/add_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/mult_result40 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/mult_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/add_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/mult_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/add_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/mult_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_225/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_225/data_o_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/data_o_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_225/data_o0 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_225/data_o_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/mult_result30 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/add_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/mult_result4_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/add_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/mult_result40 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result2_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg, operation Mode is: (A*B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/mult_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/add_result1_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/mult_result2_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/add_result10 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/mult_result20 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/add_result1_reg.
DSP Report: Generating DSP INTERPOLATION_R_3/INTER_R2_315/data_o_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register INTERPOLATION_R_3/INTER_R2_315/data_o_reg is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/data_o_reg.
DSP Report: operator INTERPOLATION_R_3/INTER_R2_315/data_o0 is absorbed into DSP INTERPOLATION_R_3/INTER_R2_315/data_o_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\INTERPOLATION_R_4/INTER_R2_45/r2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INTERPOLATION_R_4/INTER_R2_45/r2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SHIFT_S1_R4/data_out_reg[15] )
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111102]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111103]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111104]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111105]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111106]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111107]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111108]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111109]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111110]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (gen_line_buffers[7].LINE_BUFFER/datapath_inst/i_counter[-1111111111]) is unused and will be removed from module Buffer_8_rows__1.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/count_en_reg) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/FSM_sequential_current_state_reg[2]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/FSM_sequential_current_state_reg[1]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/FSM_sequential_current_state_reg[0]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/FSM_sequential_next_state_reg[2]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/FSM_sequential_next_state_reg[1]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/FSM_sequential_next_state_reg[0]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/progress_done_reg) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_CONTROLLER/done_o_reg) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111102]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111103]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111104]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111105]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111106]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111107]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111108]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111109]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111110]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (WINDOW_BUFFER_7X7_DATAPATH/i_row[-1111111111]) is unused and will be removed from module Window_buffer_7x7.
WARNING: [Synth 8-3332] Sequential element (R4_CONTROLLER/FSM_onehot_current_state_reg[6]) is unused and will be removed from module R4_patch_sum.
WARNING: [Synth 8-3332] Sequential element (R4_CONTROLLER/FSM_onehot_next_state_reg[6]) is unused and will be removed from module R4_patch_sum.
WARNING: [Synth 8-3332] Sequential element (R4_CONTROLLER/done_o_reg) is unused and will be removed from module R4_patch_sum.
WARNING: [Synth 8-3332] Sequential element (R4_CONTROLLER/progress_done_reg) is unused and will be removed from module R4_patch_sum.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:04:23 . Memory (MB): peak = 1500.250 ; gain = 864.945
---------------------------------------------------------------------------------
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg_f : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg_f : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_135/mult_result3_reg_f : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg_11 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg_11 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_225/mult_result3_reg_11 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg_13 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg_13 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_315/mult_result3_reg_13 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg_c : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg_c : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_45/mult_result3_reg_c : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg_17 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg_17 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_135/mult_result3_reg_17 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg_19 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg_19 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_225/mult_result3_reg_19 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg_1b : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg_1b : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_315/mult_result3_reg_1b : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg_15 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg_15 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_45/mult_result3_reg_15 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg_f : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg_f : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_135/mult_result3_reg_f : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg_11 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg_11 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_225/mult_result3_reg_11 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg_13 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg_13 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_315/mult_result3_reg_13 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg_c : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg_c : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_45/mult_result3_reg_c : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg_27 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg_27 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_135/mult_result3_reg_27 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg_29 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg_29 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_225/mult_result3_reg_29 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg_2b : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg_2b : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_315/mult_result3_reg_2b : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg_25 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg_25 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_45/mult_result3_reg_25 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg_1f : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg_1f : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_135/mult_result3_reg_1f : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg_21 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg_21 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_225/mult_result3_reg_21 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg_23 : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg_23 : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_315/mult_result3_reg_23 : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg_1d : 0 0 : 1326 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg_1d : 0 1 : 1421 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_45/mult_result3_reg_1d : 0 2 : 95 2842 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg_e : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_135/mult_result1_reg_e : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg_10 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_225/mult_result1_reg_10 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg_12 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_315/mult_result1_reg_12 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg_9 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_2/INTER_R2_45/mult_result1_reg_9 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg_16 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_135/mult_result1_reg_16 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg_18 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_225/mult_result1_reg_18 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg_1a : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_315/mult_result1_reg_1a : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg_14 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_3/INTER_R2_45/mult_result1_reg_14 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg_e : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_135/mult_result1_reg_e : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg_10 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_225/mult_result1_reg_10 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg_12 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_315/mult_result1_reg_12 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg_9 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is R4_NIRD INTERPOLATION_R_4/INTER_R2_45/mult_result1_reg_9 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg_26 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_135/mult_result1_reg_26 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg_28 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_225/mult_result1_reg_28 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg_2a : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_315/mult_result1_reg_2a : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg_24 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_5/INTER_R2_45/mult_result1_reg_24 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg_1e : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_135/mult_result1_reg_1e : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg_20 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_225/mult_result1_reg_20 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg_22 : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_315/mult_result1_reg_22 : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg_1c : 0 0 : 1326 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 INTERPOLATION_R_6/INTER_R2_45/mult_result1_reg_1c : 0 1 : 1421 2747 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI1/scaled_S_r2_reg_14 : 0 0 : 1326 1326 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI2/scaled_S_r2_reg_15 : 0 0 : 1326 1326 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI3/scaled_S_r2_reg_16 : 0 0 : 1326 1326 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI4/scaled_S_r2_reg_17 : 0 0 : 1326 1326 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI5/scaled_S_r2_reg_18 : 0 0 : 1326 1326 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI6/scaled_S_r2_reg_19 : 0 0 : 1326 1326 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI7/scaled_S_r2_reg_1a : 0 0 : 1326 1326 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI8/scaled_S_r2_reg_1b : 0 0 : 1326 1326 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI1/scaled_S_r2_reg_0 : 0 0 : 433 433 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI2/scaled_S_r2_reg_2 : 0 0 : 433 433 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI3/scaled_S_r2_reg_3 : 0 0 : 433 433 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI4/scaled_S_r2_reg_4 : 0 0 : 433 433 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI5/scaled_S_r2_reg_5 : 0 0 : 433 433 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI6/scaled_S_r2_reg_6 : 0 0 : 433 433 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI7/scaled_S_r2_reg_7 : 0 0 : 433 433 : Used 1 time 0
 Sort Area is TopModule_datapath__GCB0 NI8/scaled_S_r2_reg_8 : 0 0 : 433 433 : Used 1 time 0
 Sort Area is R4_NIRD NI1/scaled_S_r2_reg_0 : 0 0 : 425 425 : Used 1 time 0
 Sort Area is R4_NIRD NI2/scaled_S_r2_reg_2 : 0 0 : 425 425 : Used 1 time 0
 Sort Area is R4_NIRD NI3/scaled_S_r2_reg_3 : 0 0 : 425 425 : Used 1 time 0
 Sort Area is R4_NIRD NI4/scaled_S_r2_reg_4 : 0 0 : 425 425 : Used 1 time 0
 Sort Area is R4_NIRD NI5/scaled_S_r2_reg_5 : 0 0 : 425 425 : Used 1 time 0
 Sort Area is R4_NIRD NI6/scaled_S_r2_reg_6 : 0 0 : 425 425 : Used 1 time 0
 Sort Area is R4_NIRD NI7/scaled_S_r2_reg_7 : 0 0 : 425 425 : Used 1 time 0
 Sort Area is R4_NIRD NI8/scaled_S_r2_reg_8 : 0 0 : 425 425 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[11].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS_3X3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg      | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg      | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg      | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[11].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------+------------+-----------+----------------------+--------------+
|Module Name              | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+-------------------------+------------+-----------+----------------------+--------------+
|TopModule_datapath__GCB0 | ram_r2_reg | Implied   | 256 x 16             | RAM64M x 24  | 
|TopModule_datapath__GCB0 | ram_r4_reg | Implied   | 256 x 16             | RAM64M x 24  | 
|TopModule_datapath__GCB0 | ram_r6_reg | Implied   | 256 x 16             | RAM64M x 24  | 
+-------------------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x19))'  | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0xa9))'  | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|NI_calc            | (A*(B:0x51))'  | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B)'         | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Interpolation_calc | (PCIN+(A*B)')' | 24     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'    | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:26 ; elapsed = 00:04:43 . Memory (MB): peak = 1701.582 ; gain = 1066.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (JOINT_CONTROLLER/finish_reg) is unused and will be removed from module Joint_histogram.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:48 ; elapsed = 00:05:07 . Memory (MB): peak = 1798.312 ; gain = 1163.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|TopModule                   | MEDIAN_PREPARATION/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_3X3           | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|BUFFER_8_ROWS_5x5           | gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\CI_TOP/BUFFER_12_ROWS      | gen_line_buffers[11].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS_3X3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg  | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg      | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg      | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R2_NI_RD                    | BUFFER_4_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg      | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_12_ROWS_5x5 | gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg                    | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|R6_NI_RD/BUFFER_8_ROWS_7x7  | gen_line_buffers[11].LINE_BUFFER/datapath_inst/mem_reg                   | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------+------------+-----------+----------------------+--------------+
|Module Name              | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+-------------------------+------------+-----------+----------------------+--------------+
|TopModule_datapath__GCB0 | ram_r2_reg | Implied   | 256 x 16             | RAM64M x 24  | 
|TopModule_datapath__GCB0 | ram_r4_reg | Implied   | 256 x 16             | RAM64M x 24  | 
|TopModule_datapath__GCB0 | ram_r6_reg | Implied   | 256 x 16             | RAM64M x 24  | 
+-------------------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance MEDIAN_PROCESSINGi_4/MEDIAN_PREPARATION/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEDIAN_PROCESSINGi_4/MEDIAN_PREPARATION/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEDIAN_PROCESSINGi_4/MEDIAN_PREPARATION/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEDIAN_PROCESSINGi_4/MEDIAN_PREPARATION/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEDIAN_PROCESSINGi_4/MEDIAN_PREPARATION/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEDIAN_PROCESSINGi_4/MEDIAN_PREPARATION/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapathi_5/inst_TopModule_datapath/R6_NI_RD/BUFFER_8_ROWS_7x7/gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Thesis/Src/modules/common/sum.v:16]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Thesis/Src/modules/common/sum.v:16]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Thesis/Src/modules/common/sum.v:16]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Thesis/Src/modules/common/sum.v:16]
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:05:49 . Memory (MB): peak = 1808.215 ; gain = 1172.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_PREPARATION/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_PREPARATION/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_PREPARATION/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_PREPARATION/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_PREPARATION/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_3X3/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R4_NI_RD/BUFFER_8_ROWS_5x5/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[4].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[5].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[6].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[7].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[8].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[9].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/CI_TOP/BUFFER_12_ROWS/gen_line_buffers[10].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS_3X3/gen_line_buffers[3].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R2_NI_RD/BUFFER_4_ROWS/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[0].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[1].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst_TopModule_datapath/R6_NI_RD/BUFFER_12_ROWS_5x5/gen_line_buffers[2].LINE_BUFFER/datapath_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:27 ; elapsed = 00:06:08 . Memory (MB): peak = 1972.559 ; gain = 1337.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:27 ; elapsed = 00:06:08 . Memory (MB): peak = 1972.559 ; gain = 1337.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:40 ; elapsed = 00:06:23 . Memory (MB): peak = 2068.383 ; gain = 1433.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:41 ; elapsed = 00:06:23 . Memory (MB): peak = 2068.383 ; gain = 1433.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:43 ; elapsed = 00:06:26 . Memory (MB): peak = 2091.195 ; gain = 1455.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:43 ; elapsed = 00:06:26 . Memory (MB): peak = 2091.195 ; gain = 1455.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA10/p1_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA10/p1_S4_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/SA11/p1_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/p4_done_o_reg                   | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_5x5/MEDIAN_5X5_CALC/p1_sa7_max_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA1/p1_S5_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA1/p1_S4_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA2/p1_S5_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA2/p1_S4_reg[7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA3/p1_S5_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA3/p1_S4_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA4/p1_S4_reg[7]         | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA5/p1_S5_reg[7]         | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA5/p1_S4_reg[7]         | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA10/p1_S5_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA10/p1_S4_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/SA11/p1_S5_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p4_done_o_reg            | 38     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_sa7_max_reg[7]        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S11_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S12_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S13_reg[7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S16_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S17_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S18_reg[7]            | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S21_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S22_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/CALC75/p1_S23_reg[7]            | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA1/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA2/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA3/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA4/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA5/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p4_S6_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p4_S7_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA10/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S1_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S2_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa13_S3_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S3_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S2_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p4_S6_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p4_S7_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA11/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA8/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA8/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA6/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/SA1/p1_S5_reg[7]           | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/SA1/p1_S4_reg[7]           | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p4_S6_reg[7]               | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p4_S7_reg[7]               | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA13/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/SA1/p1_S5_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/SA1/p1_S4_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p4_S6_reg[7]               | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p4_S7_reg[7]               | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA12/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA9/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/SA1/p1_S5_reg[7]           | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/SA1/p1_S4_reg[7]           | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p4_S6_reg[7]               | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p4_S7_reg[7]               | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p2_sa1_min_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA14/p2_sa1_out2_reg[7]         | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p4_S6_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p4_S7_reg[7]                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p2_sa1_min_reg[7]           | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/SA7/p2_sa1_out2_reg[7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa12_S5_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa11_S6_reg[7]               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p3_sa10_S7_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S1_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S2_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa12_S1_reg[7]               | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_7x7/MEDIAN_7x7_CALC/p2_sa14_S3_reg[7]               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/MEDIAN_PROCESSING/MEDIAN_FILTER_3x3/MEDIAN_3X3_CALC/p4_done_i_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S1_window_reg[3][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S2_window_reg[3][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S6_window_reg[3][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_7X7/WINDOW_BUFFER_7X7_DATAPATH/S7_window_reg[3][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S2_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S3_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S7_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/WINDOW_BUFFER_9X9/WINDOW_BUFFER_9X9_DATAPATH/S8_window_reg[4][7]           | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/R4_PATCH_SUM/R4_SUM/sum2_reg[11]                                           | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_4/S3_shift_2_reg[7]                                        | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_4/S5_shift_2_reg[7]                                        | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_4/S7_shift_2_reg[7]                                        | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_RD_PROGRESS_DONE/data_out_reg[0]                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_3/S5_shift_3_reg[7]                                        | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/INTERPOLATION_R_3/S1_shift_3_reg[1]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DONE_R4_O/data_out_reg[0]                                            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/R2_PATCH_SUM/R2_SUM/sum2_reg[10]                                           | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S6_shift_1_reg[0]                               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/INTERPOLATION_R_1/R1_LOGIC.S4_shift_1_reg[0]                               | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/INTERPOLATION_R_1/S5_shift_1_reg[0]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/RD_CALC_R2/progress_done_o_reg                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S2_window_reg[6][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S3_window_reg[6][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S9_window_reg[6][7]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_11x11/inst_Window_buffer_11x11_datapath/S10_window_reg[6][7] | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S2_window_reg[8][7]  | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S3_window_reg[8][7]  | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S11_window_reg[8][7] | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/WINDOW_BUFFER_13x13/inst_Window_buffer_13x13_datapath/S12_window_reg[8][7] | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/R6_PATCH_SUM/R6_SUM/sum2_reg[11]                                           | 13     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_6/S3_shift_2_reg[7]                                        | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_6/S5_shift_2_reg[7]                                        | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_6/S7_shift_2_reg[7]                                        | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_RD_PROGRESS_DONE/data_out_reg[0]                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_5/S3_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_5/S5_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_5/S7_shift_3_reg[7]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/INTERPOLATION_R_5/S1_shift_3_reg[1]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DONE_R4/data_out_reg[0]                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R2_TOP/R2_SUM/sum2_reg[10]                                                   | 5      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R2_TOP/R2_SUM/central_6_reg[7]                                               | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/sum2_reg[11]                                                   | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R4_TOP/R4_SUM/central_reg[8][7]                                              | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/sum2_reg[11]                                                   | 13     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TopModule   | inst_TopModule_datapath/CI_TOP/R6_TOP/R6_SUM/central_reg[10][7]                                             | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA1_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA2_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA4_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA6_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R4_NI_RD/SHIFT_DATA7_3x3/data_o_reg[7]                                              | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/SHIFT_5_DATA1/data_o_reg[7]                                                | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/SHIFT_5_DATA2/data_o_reg[7]                                                | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R2_NI_RD/SHIFT_5_DATA3/data_o_reg[7]                                                | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA1_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA2_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA3_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA6_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA9_5x5/data_o_reg[7]                                              | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA10_5x5/data_o_reg[7]                                             | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/R6_NI_RD/SHIFT_DATA11_5x5/data_o_reg[7]                                             | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|TopModule   | inst_TopModule_datapath/SHIFT_CI_R4/data_o_reg[0]                                                           | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TopModule   | inst_TopModule_datapath/SHIFT_CI_R6/data_o_reg[0]                                                           | 39     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 15     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 5      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*B)'           | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 5      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*B)'           | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 5      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*B)'           | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 5      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A*B)'           | 24     | 5      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 10     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 13     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 10     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 10     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 10     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 13     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 13     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 11     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 11     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 11     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 11     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 15     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 15     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 12     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 12     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 12     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (A*B'')'         | 12     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 14     | 8      | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (A*B'')'         | 14     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Interpolation_calc | (PCIN+(A*B'')')' | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|Interpolation_calc | (PCIN+A:B)'      | 6      | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A''*B)'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|NI_calc            | (A'*B)'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |  1749|
|3     |DSP48E1  |   124|
|9     |LUT1     |   283|
|10    |LUT2     |  2447|
|11    |LUT3     |  2945|
|12    |LUT4     |  5763|
|13    |LUT5     |  8711|
|14    |LUT6     | 14082|
|15    |MUXF7    |  1554|
|16    |MUXF8    |   744|
|17    |RAM64M   |    60|
|18    |RAM64X1D |    12|
|19    |RAMB18E1 |    63|
|21    |SRL16E   |  1198|
|22    |SRLC32E  |    60|
|23    |FDCE     |   181|
|24    |FDRE     | 24675|
|25    |FDSE     |    53|
|26    |LD       |   840|
|27    |LDC      |   664|
|28    |IBUF     |    12|
|29    |OBUF     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:43 ; elapsed = 00:06:26 . Memory (MB): peak = 2091.195 ; gain = 1455.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 272 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:17 ; elapsed = 00:06:13 . Memory (MB): peak = 2091.195 ; gain = 1326.949
Synthesis Optimization Complete : Time (s): cpu = 00:04:44 ; elapsed = 00:06:28 . Memory (MB): peak = 2091.195 ; gain = 1455.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2101.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5810 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 5 inverter(s) to 50 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2115.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1576 instances were transformed.
  LD => LDCE: 790 instances
  LD => LDCE (inverted pins: G): 50 instances
  LDC => LDCE: 664 instances
  RAM64M => RAM64M (RAMD64E(x4)): 60 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 12 instances

Synth Design complete | Checksum: 8ee27342
INFO: [Common 17-83] Releasing license: Synthesis
580 Infos, 415 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:06 ; elapsed = 00:06:56 . Memory (MB): peak = 2115.246 ; gain = 1711.688
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2115.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Thesis/Zedboard_v/Zedboard_v.runs/synth_1/TopModule.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.246 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 15:25:37 2025...
