{
    "nl": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/36-openroad-resizertimingpostcts/user_project.nl.v",
    "pnl": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/36-openroad-resizertimingpostcts/user_project.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/36-openroad-resizertimingpostcts/user_project.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/36-openroad-resizertimingpostcts/user_project.odb",
    "sdc": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/36-openroad-resizertimingpostcts/user_project.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/12-openroad-staprepnr/nom_tt_025C_1v80/user_project__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/12-openroad-staprepnr/nom_ss_100C_1v60/user_project__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/12-openroad-staprepnr/nom_ff_n40C_1v95/user_project__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/05-yosys-jsonheader/user_project.h.json",
    "vh": "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-57-28/28-odb-writeverilogheader/user_project.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 493,
        "design__inferred_latch__count": 0,
        "design__instance__count": 9940,
        "design__instance__area": 225408,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 128,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 45,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00170444,
        "power__switching__total": 0.000589217,
        "power__leakage__total": 3.18181e-08,
        "power__total": 0.00229369,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -2.13975,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.303107,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.26477,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 9.32075,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.297755,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 17.3138,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1205,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 110,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 14,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.0900002320366187,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.060215389934207074,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 6.480409281509157,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.513937,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.480409,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 716,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 110,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -2.0900002320366187,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.4635376658159768,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.066651908101509,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -17.90157761586038,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.4635376658159768,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 406,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.018275,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 1,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 20.283945,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 128,
        "design__max_fanout_violation__count": 45,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -2.13975,
        "clock__skew__worst_setup": 0.303107,
        "timing__hold__ws": 0.26477,
        "timing__setup__ws": 9.32075,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.297755,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 17.3138,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 737.445 748.165",
        "design__core__bbox": "5.52 10.88 731.86 737.12",
        "design__io": 114,
        "design__die__area": 551731,
        "design__core__area": 527497,
        "design__instance__count__stdcell": 9939,
        "design__instance__area__stdcell": 60107.6,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 165300,
        "design__instance__utilization": 0.427315,
        "design__instance__utilization__stdcell": 0.165953,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:inverter": 557,
        "design__instance__count__class:sequential_cell": 755,
        "design__instance__count__class:multi_input_combinational_cell": 2531,
        "flow__warnings__count": 14,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 872,
        "design__instance__count__class:tap_cell": 4884,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 3016.91,
        "design__instance__displacement__mean": 0.279,
        "design__instance__displacement__max": 167.932,
        "route__wirelength__estimated": 182917,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 1062,
        "design__instance__count__class:clock_buffer": 88,
        "design__instance__count__class:clock_inverter": 60,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 624
    }
}