{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682995347433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682995347433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 21:42:27 2023 " "Processing started: Mon May 01 21:42:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682995347433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1682995347433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_2 -c lab5_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_2 -c lab5_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1682995347433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1682995348782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1682995348782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../ece_385_yay/lab5_2/flipflop.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../ece_385_yay/lab5_2/ram.v" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../ece_385_yay/lab5_2/testbench.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "../ece_385_yay/lab5_2/test_memory.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../ece_385_yay/lab5_2/synchronizers.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369650 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "../ece_385_yay/lab5_2/synchronizers.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369650 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "../ece_385_yay/lab5_2/synchronizers.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "../ece_385_yay/lab5_2/slc3_testtop.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "../ece_385_yay/lab5_2/slc3_sramtop.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1682995369681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "../ece_385_yay/lab5_2/slc3_sramtop.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1682995369681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "../ece_385_yay/lab5_2/slc3_sramtop.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "../ece_385_yay/lab5_2/SLC3_2.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "../ece_385_yay/lab5_2/register_unit.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "../ece_385_yay/lab5_2/reg_16.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N NZP_reg.sv(2) " "Verilog HDL Declaration information at NZP_reg.sv(2): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "../ece_385_yay/lab5_2/NZP_reg.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/NZP_reg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1682995369767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "z Z NZP_reg.sv(2) " "Verilog HDL Declaration information at NZP_reg.sv(2): object \"z\" differs only in case from object \"Z\" in the same scope" {  } { { "../ece_385_yay/lab5_2/NZP_reg.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/NZP_reg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1682995369767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P NZP_reg.sv(2) " "Verilog HDL Declaration information at NZP_reg.sv(2): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "../ece_385_yay/lab5_2/NZP_reg.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/NZP_reg.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1682995369767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/nzp_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/nzp_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_reg " "Found entity 1: NZP_reg" {  } { { "../ece_385_yay/lab5_2/NZP_reg.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/NZP_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/mux_4_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/mux_4_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_4 " "Found entity 1: mux_4_4" {  } { { "../ece_385_yay/lab5_2/mux_4_4.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/mux_4_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "../ece_385_yay/lab5_2/mux_4_1.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/mux_4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/mux_2_1_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/mux_2_1_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_3 " "Found entity 1: mux_2_1_3" {  } { { "../ece_385_yay/lab5_2/mux_2_1_3.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/mux_2_1_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "../ece_385_yay/lab5_2/mux_2_1.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/mux_2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "../ece_385_yay/lab5_2/memory_contents.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/memory_contents.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../ece_385_yay/lab5_2/Mem2IO.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "../ece_385_yay/lab5_2/ISDU.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "../ece_385_yay/lab5_2/Instantiateram.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369870 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../ece_385_yay/lab5_2/HexDriver.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1682995369870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../ece_385_yay/lab5_2/HexDriver.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal_stuff/school/ece385/ece_385_yay/lab5_2/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /personal_stuff/school/ece385/ece_385_yay/lab5_2/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ece_385_yay/lab5_2/ALU.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682995369901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682995369901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1682995370122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "../ece_385_yay/lab5_2/slc3_testtop.sv" "button_sync\[0\]" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "../ece_385_yay/lab5_2/slc3_testtop.sv" "slc" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 slc3.sv(137) " "Verilog HDL assignment warning at slc3.sv(137): truncated value with size 12 to match size of target (10)" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682995370233 "|slc3_sramtop|slc3:slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "hex_drivers\[0\]" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "memory_subsystem" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 slc3:slc\|mux_2_1:MDRMUX_unit " "Elaborating entity \"mux_2_1\" for hierarchy \"slc3:slc\|mux_2_1:MDRMUX_unit\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "MDRMUX_unit" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|reg_16:MAR_reg " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|reg_16:MAR_reg\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "MAR_reg" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "state_controller" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370374 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ISDU.sv(155) " "Verilog HDL Case Statement warning at ISDU.sv(155): incomplete case statement has no default case item" {  } { { "../ece_385_yay/lab5_2/ISDU.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/ISDU.sv" 155 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682995370374 "|slc3_sramtop|slc3:slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP_reg slc3:slc\|NZP_reg:nzp_reg " "Elaborating entity \"NZP_reg\" for hierarchy \"slc3:slc\|NZP_reg:nzp_reg\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "nzp_reg" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop slc3:slc\|flipflop:BEN_ff " "Elaborating entity \"flipflop\" for hierarchy \"slc3:slc\|flipflop:BEN_ff\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "BEN_ff" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 slc3:slc\|mux_4_1:PCMUX_unit " "Elaborating entity \"mux_4_1\" for hierarchy \"slc3:slc\|mux_4_1:PCMUX_unit\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "PCMUX_unit" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_4 slc3:slc\|mux_4_4:BUSMUX " "Elaborating entity \"mux_4_4\" for hierarchy \"slc3:slc\|mux_4_4:BUSMUX\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "BUSMUX" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370421 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_4_4.sv(14) " "Verilog HDL Case Statement information at mux_4_4.sv(14): all case item expressions in this case statement are onehot" {  } { { "../ece_385_yay/lab5_2/mux_4_4.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/mux_4_4.sv" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682995370424 "|slc3_sramtop|slc3:slc|mux_4_4:BUSMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:slc\|ALU:ADDRADDER " "Elaborating entity \"ALU\" for hierarchy \"slc3:slc\|ALU:ADDRADDER\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "ADDRADDER" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_3 slc3:slc\|mux_2_1_3:DRMUX_unit " "Elaborating entity \"mux_2_1_3\" for hierarchy \"slc3:slc\|mux_2_1_3:DRMUX_unit\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "DRMUX_unit" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit slc3:slc\|register_unit:reg_u " "Elaborating entity \"register_unit\" for hierarchy \"slc3:slc\|register_unit:reg_u\"" {  } { { "../ece_385_yay/lab5_2/slc3.sv" "reg_u" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "../ece_385_yay/lab5_2/slc3_testtop.sv" "mem" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370546 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "../ece_385_yay/lab5_2/test_memory.sv" "" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682995370546 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "../ece_385_yay/lab5_2/test_memory.sv" "parser" { Text "C:/Personal_Stuff/School/ECE385/ece_385_yay/lab5_2/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682995370562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Personal_Stuff/School/ECE385/Lab5_2/output_files/lab5_2.map.smsg " "Generated suppressed messages file C:/Personal_Stuff/School/ECE385/Lab5_2/output_files/lab5_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1682995370941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682995370968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 21:42:50 2023 " "Processing ended: Mon May 01 21:42:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682995370968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682995370968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682995370968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1682995370968 ""}
