// Seed: 3142923398
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always #(1) $signed(91);
  ;
  wor [-1 : 1] id_9 = id_9 ? -1 : id_8;
endmodule
module module_1 #(
    parameter id_8 = 32'd90
) (
    input uwire id_0,
    output uwire id_1,
    output tri id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input supply0 id_6,
    input wor id_7,
    input wor _id_8
    , id_20,
    input uwire id_9,
    output uwire id_10,
    output uwire id_11,
    output supply0 id_12,
    output tri id_13,
    input tri id_14,
    input supply1 id_15,
    input wire id_16,
    output supply1 id_17,
    input wand id_18
);
  wire [-1  &&  -1 : !  id_8] id_21;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_21,
      id_20,
      id_21,
      id_20
  );
  wire id_22;
  assign id_21 = id_20;
  logic id_23 = (id_3);
endmodule
