<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35921504</ID>
            <Severity>Info</Severity>
            <Dynamic></Dynamic>
            <Dynamic>D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/impl1</Dynamic>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd(5): </Dynamic>
            <Dynamic>div_clk</Dynamic>
            <Navigation>d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd(13): </Dynamic>
            <Dynamic>behavioral</Dynamic>
            <Navigation>d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>35921205</ID>
            <Severity>Warning</Severity>
            <Dynamic>d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd(11): </Dynamic>
            <Dynamic>div_clk</Dynamic>
            <Dynamic>behavioral</Dynamic>
            <Navigation>d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
    </Task>
</BaliMessageLog>