// Seed: 2104356061
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wand id_2
);
  supply1 id_4 = 1'd0 & 1;
  assign id_4 = id_1;
  assign id_4 = 1;
  module_2 modCall_1 ();
endmodule
macromodule module_1 (
    output wire id_0,
    input  tri  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_1 = 0;
  wire id_4;
endmodule
module module_2;
  reg id_1;
  reg id_3 = id_1;
  always begin : LABEL_0
    if (1) @(id_2) id_3 <= "";
    else id_1 <= id_2;
    id_2 <= id_1;
  end
  wire id_4;
  supply1 id_5 = 1;
  event id_6;
  assign module_0.type_2 = 0;
endmodule
