<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>RAIL: chip/efr32/efr32xg1x/rail_chip_specific.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RAIL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rail__chip__specific_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rail_chip_specific.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rail__chip__specific_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef __RAIL_CHIP_SPECIFIC_H_</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define __RAIL_CHIP_SPECIFIC_H_</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// Include standard type headers to help define structures</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;em_gpio.h&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;em_device.h&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rail__types_8h.html">rail_types.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// Multiprotocol</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a6173cf5194e4049e672b48c19a0b4b8c">   34</a></span>&#160;<span class="preprocessor">#define EFR32XG1_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 25</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a68141e326d54306ef7f7a757e981b110">   41</a></span>&#160;<span class="preprocessor">#define EFR32XG12_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 25</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a577482ef3684a73ef9ae05650c0c215e">   48</a></span>&#160;<span class="preprocessor">#define EFR32XG13_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 25</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a550dff7248111a9e3b4f551421321b27">   55</a></span>&#160;<span class="preprocessor">#define EFR32XG14_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 25</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if (_SILICON_LABS_32B_SERIES_1_CONFIG == 1)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG1_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 2)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG12_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 3)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG13_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 4)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG14_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#error &quot;UNSUPPORTED _SILICON_LABS_32B_SERIES_1_CONFIG value&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif //_SILICON_LABS_32B_SERIES_1_CONFIG</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#ab8b9632959bdd26b190a8163987fac95">   77</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="rail__chip__specific_8h.html#ab8b9632959bdd26b190a8163987fac95">RAIL_SchedulerStateBuffer_t</a>[RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE];</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_r_a_i_l_sched___config__t.html">   87</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAILSched_Config {</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">   88</a></span>&#160;  RAIL_SchedulerStateBuffer_t <a class="code" href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">buffer</a>; </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;} <a class="code" href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#ab94f8104162590ddb3d30f63423f82ca">   96</a></span>&#160;<span class="preprocessor">#define EFR32XG1_RAIL_STATE_UINT32_BUFFER_SIZE 80</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#ad7fb612a64d192dd4492939c45324e76">  103</a></span>&#160;<span class="preprocessor">#define EFR32XG12_RAIL_STATE_UINT32_BUFFER_SIZE 80</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a6ebd0861fe5c61fbc04c2cc1c1cb9d38">  110</a></span>&#160;<span class="preprocessor">#define EFR32XG13_RAIL_STATE_UINT32_BUFFER_SIZE 80</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#aa129ce6047aa71daa36306ec179ea142">  117</a></span>&#160;<span class="preprocessor">#define EFR32XG14_RAIL_STATE_UINT32_BUFFER_SIZE 82</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#if (_SILICON_LABS_32B_SERIES_1_CONFIG == 1)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG1_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 2)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG12_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 3)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG13_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 4)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG14_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#error &quot;UNSUPPORTED _SILICON_LABS_32B_SERIES_1_CONFIG value&quot;</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif //_SILICON_LABS_32B_SERIES_1_CONFIG</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a2e1d2cb24822c99e057532d0fa4fdc29">  135</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="rail__chip__specific_8h.html#a2e1d2cb24822c99e057532d0fa4fdc29">RAIL_StateBuffer_t</a>[RAIL_STATE_UINT32_BUFFER_SIZE];</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html">  145</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_Config {</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#ac306471283408d4d47ffca784681c740">  155</a></span>&#160;  void (*eventsCallback)(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle, <a class="code" href="group___events.html#ga1559b73de83c34b15369bd0be4429a45">RAIL_Events_t</a> events);</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">  162</a></span>&#160;  <span class="keywordtype">void</span> *<a class="code" href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">protocol</a>;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">  168</a></span>&#160;  <a class="code" href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a> *<a class="code" href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">scheduler</a>;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">  173</a></span>&#160;  RAIL_StateBuffer_t <a class="code" href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">buffer</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;} <a class="code" href="struct_r_a_i_l___config__t.html">RAIL_Config_t</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___multiprotocol___e_f_r32.html#ga9cc0246bb308ae8311cf0e746c42372e">  187</a></span>&#160;<span class="preprocessor">#define RAIL_EFR32_HANDLE ((RAIL_Handle_t)0xFFFFFFFFUL)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; <span class="comment">// end of group Multiprotocol_EFR32</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Calibration</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga28feea6fbfddfe14e4ba5290b301081d">  218</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define RAIL_CAL_TEMP_VCO         (0x00000001U)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga97381526c792e093e656130c9a11f12d">  220</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ONETIME_IRCAL    (0x00010000U)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac628de9e1896ccdd3f5dbb64182518d3">  223</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_TEMP             (RAIL_CAL_TEMP_VCO)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga2c7da807f1359b0dae2eaf026e3fd993">  225</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ONETIME          (RAIL_CAL_ONETIME_IRCAL)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gad124992189ae3811e70558010c3aba8f">  227</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_PERF             (0)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga52c37a88be4b922086e46c2b202c96ec">  229</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_OFFLINE          (RAIL_CAL_ONETIME_IRCAL)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga6b753959c0e1acec5cd338cdf2e775ba">  231</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ALL              (RAIL_CAL_TEMP | RAIL_CAL_ONETIME)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac89e865bfce7958b91197bde1ab7794d">  233</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ALL_PENDING      (0x00000000U)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gad1d69115469b551ca82a871ab6330993">  235</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_INVALID_VALUE    (0xFFFFFFFFU)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gad7845316f73360410f06e6a465a9c4f7">RAIL_ApplyIrCalibration</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                      uint32_t imageRejection);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gafbea2dbbd13346e2d4bd6c30dea6977e">RAIL_CalibrateIr</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                               uint32_t *imageRejection);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#ga0d817fdf760d1b7635543d0d64e28918">RAIL_IEEE802154_CalibrateIr2p4Ghz</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                                uint32_t *imageRejection);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gac9cc5420014c73fb388dbf4fe2d12487">RAIL_IEEE802154_CalibrateIrSubGhz</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                                uint32_t *imageRejection);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#ga84ffa0812fd4bd0707dc88cb8f59fcfe">RAIL_BLE_CalibrateIr</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                   uint32_t *imageRejection);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gaed72ec0a781080109529cd665eb6778a">RAIL_CalibrateTemp</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___cal_values__t.html">  351</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_CalValues {</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">  352</a></span>&#160;  uint32_t <a class="code" href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">imageRejection</a>; </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;} <a class="code" href="struct_r_a_i_l___cal_values__t.html">RAIL_CalValues_t</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac97b7693833c99fd36c932875587b288">  361</a></span>&#160;<span class="preprocessor">#define RAIL_CALVALUES_UNINIT (RAIL_CalValues_t){ \</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">    RAIL_CAL_INVALID_VALUE,                       \</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; <span class="comment">// end of group Calibration_EFR32</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// Diagnostic</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">  388</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> int16_t <a class="code" href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">RAIL_FrequencyOffset_t</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___diagnostic___e_f_r32.html#gac453ba46510d4abcc60b86d74555cbd8">  394</a></span>&#160;<span class="preprocessor">#define RAIL_FREQUENCY_OFFSET_INVALID ((int16_t)0xFFFF)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; <span class="comment">// end of group Diagnostic_EFR32</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// Radio Configuration</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">  415</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keyword">const</span> uint32_t *<a class="code" href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">RAIL_RadioConfig_t</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; <span class="comment">// end of group Radio_Configuration_EFR32</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// Transmit</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">  439</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> uint8_t <a class="code" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga385fc39401ebb53ccd19c77f4824c0d5">  445</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_LP_MAX     (7U)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gafba3a28cf5d2066bdb25a4bdf491c299">  450</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_HP_MAX     (252U)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gadda85ec3f0d62e8705757f6186f253a9">  455</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_SUBGIG_MAX (248U)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga3727c23c642b51f917929159794871b2">  460</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_LP_MIN     (1U)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga7dd99eb9ab39a8f6d577f7db387b7ad3">  465</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_HP_MIN     (0U)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga72355fabca49f83dc3ce299f7c433b14">  470</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_SUBGIG_MIN (0U)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gabba4752575f8f70cd7092a50e60b6540">  475</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_INVALID (255U)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">  485</a></span>&#160;<a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a>) {</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">  487</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a>,</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">  489</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a>,</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">  491</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a>,</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">  493</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">RAIL_TX_POWER_MODE_NONE</a></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;};</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html">  501</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_TxPowerConfig {</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">  503</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a> <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">mode</a>;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">  508</a></span>&#160;  uint16_t <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">voltage</a>;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">  510</a></span>&#160;  uint16_t <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">rampTime</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;} <a class="code" href="struct_r_a_i_l___tx_power_config__t.html">RAIL_TxPowerConfig_t</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; <span class="comment">// end of group PA_EFR32</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// PTI</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">  530</a></span>&#160;<span class="comment"></span><a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a>) {</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">  532</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">RAIL_PTI_MODE_DISABLED</a>,</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">  534</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">RAIL_PTI_MODE_SPI</a>,</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">  536</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">RAIL_PTI_MODE_UART</a>,</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">  538</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">RAIL_PTI_MODE_UART_ONEWIRE</a>,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;};</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html">  545</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_PtiConfig {</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">  547</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a> <a class="code" href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">mode</a>;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">  549</a></span>&#160;  uint32_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">baud</a>;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">  551</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">doutLoc</a>;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a3d6d05c511dcd2d217b070611fd79086">  553</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___pti_config__t.html#a3d6d05c511dcd2d217b070611fd79086">doutPort</a>;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">  555</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">doutPin</a>;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">  557</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">dclkLoc</a>;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a043f5e1562397678bd36df2ab383c16f">  559</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___pti_config__t.html#a043f5e1562397678bd36df2ab383c16f">dclkPort</a>;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">  561</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">dclkPin</a>;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">  563</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">dframeLoc</a>;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a1a4ed190b24efa9535112e2fd0313912">  565</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___pti_config__t.html#a1a4ed190b24efa9535112e2fd0313912">dframePort</a>;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">  567</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">dframePin</a>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;} <a class="code" href="struct_r_a_i_l___pti_config__t.html">RAIL_PtiConfig_t</a>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; <span class="comment">// end of group PTI_EFR32</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// Antenna Control</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">  586</a></span>&#160;<span class="comment"></span><a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a>) {</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">  588</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">RAIL_ANTENNA_0</a> = 0,</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">  590</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">RAIL_ANTENNA_1</a> = 1,</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">  592</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">RAIL_ANTENNA_AUTO</a> = 255</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;};</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html">  599</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_AntennaConfig {</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">  602</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">ant0PinEn</a>;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">  604</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">ant1PinEn</a>;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">  607</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">ant0Loc</a>;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#ad94c14dad9002993237aa4f5c7f465e1">  609</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___antenna_config__t.html#ad94c14dad9002993237aa4f5c7f465e1">ant0Port</a>;</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">  611</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">ant0Pin</a>;</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">  613</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">ant1Loc</a>;</div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a3b64de8127dae4e5eb2b93621c9c0acf">  615</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a3b64de8127dae4e5eb2b93621c9c0acf">ant1Port</a>;</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">  617</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">ant1Pin</a>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;} <a class="code" href="struct_r_a_i_l___antenna_config__t.html">RAIL_AntennaConfig_t</a>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; <span class="comment">// end of group Antenna_Control_EFR32</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;}</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a9fa62cab58fbb49f9b279f92450a7feb"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">RAIL_AntennaConfig_t::ant0Loc</a></div><div class="ttdeci">uint8_t ant0Loc</div><div class="ttdoc">MODEM_ROUTELOC1 fields. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00607">rail_chip_specific.h:607</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">RAIL_ANTENNA_0</a></div><div class="ttdoc">Enum for antenna path 0. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00588">rail_chip_specific.h:588</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a3b1cbe59ed846d62893ca0f0c73c5b3d"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">RAIL_Config_t::buffer</a></div><div class="ttdeci">RAIL_StateBuffer_t buffer</div><div class="ttdoc">A structure for RAIL to maintain its internal state, which must be initialized to all zeros...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00173">rail_chip_specific.h:173</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">RAIL_PTI_MODE_SPI</a></div><div class="ttdoc">SPI mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00534">rail_chip_specific.h:534</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a8e373e48de02520fb4030b660e8dc5b3"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">RAIL_PtiConfig_t::baud</a></div><div class="ttdeci">uint32_t baud</div><div class="ttdoc">Output baudrate for PTI in Hz. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00549">rail_chip_specific.h:549</a></div></div>
<div class="ttc" id="rail__types_8h_html_af699509de8da8916438386180ccead3f"><div class="ttname"><a href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a></div><div class="ttdeci">#define RAIL_ENUM(name)</div><div class="ttdoc">The RAIL library does not use enumerations because the ARM EABI leaves their size ambiguous...</div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00026">rail_types.h:26</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gad7845316f73360410f06e6a465a9c4f7"><div class="ttname"><a href="group___calibration___e_f_r32.html#gad7845316f73360410f06e6a465a9c4f7">RAIL_ApplyIrCalibration</a></div><div class="ttdeci">RAIL_Status_t RAIL_ApplyIrCalibration(RAIL_Handle_t railHandle, uint32_t imageRejection)</div><div class="ttdoc">Applies a given image rejection calibration value. </div></div>
<div class="ttc" id="group___events_html_ga1559b73de83c34b15369bd0be4429a45"><div class="ttname"><a href="group___events.html#ga1559b73de83c34b15369bd0be4429a45">RAIL_Events_t</a></div><div class="ttdeci">RAIL_Events_t</div><div class="ttdoc">RAIL events passed to the event callback. </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00185">rail_types.h:185</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_gaee32825f3105d9af8ef2d9892a6950cb"><div class="ttname"><a href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a></div><div class="ttdeci">RAIL_TxPowerMode_t</div><div class="ttdoc">An enumeration of the EFR32 power modes. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00485">rail_chip_specific.h:485</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">RAIL_TX_POWER_MODE_NONE</a></div><div class="ttdoc">Invalid amplifier Selection. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00493">rail_chip_specific.h:493</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gafbea2dbbd13346e2d4bd6c30dea6977e"><div class="ttname"><a href="group___calibration___e_f_r32.html#gafbea2dbbd13346e2d4bd6c30dea6977e">RAIL_CalibrateIr</a></div><div class="ttdeci">RAIL_Status_t RAIL_CalibrateIr(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Runs the image rejection calibration. </div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a56d1b6a8fcb95629e6f9c63a65c09cb8"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">RAIL_AntennaConfig_t::ant0Pin</a></div><div class="ttdeci">uint8_t ant0Pin</div><div class="ttdoc">Antenna 0 output GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00611">rail_chip_specific.h:611</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a92c371ab9613ce36bfa8b9f616cd294d"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">RAIL_TxPowerConfig_t::voltage</a></div><div class="ttdeci">uint16_t voltage</div><div class="ttdoc">Power amplifier supply voltage in mV, generally: DCDC supply ~ 1800 mV (1.8 V) Battery supply ~ 3300 ...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00508">rail_chip_specific.h:508</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a3b64de8127dae4e5eb2b93621c9c0acf"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a3b64de8127dae4e5eb2b93621c9c0acf">RAIL_AntennaConfig_t::ant1Port</a></div><div class="ttdeci">GPIO_Port_TypeDef ant1Port</div><div class="ttdoc">Antenna 1 output GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00615">rail_chip_specific.h:615</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gac9cc5420014c73fb388dbf4fe2d12487"><div class="ttname"><a href="group___calibration___e_f_r32.html#gac9cc5420014c73fb388dbf4fe2d12487">RAIL_IEEE802154_CalibrateIrSubGhz</a></div><div class="ttdeci">RAIL_Status_t RAIL_IEEE802154_CalibrateIrSubGhz(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrates image rejection for IEEE 802.15.4 915 MHz and 868 MHz. </div></div>
<div class="ttc" id="rail__chip__specific_8h_html_ab8b9632959bdd26b190a8163987fac95"><div class="ttname"><a href="rail__chip__specific_8h.html#ab8b9632959bdd26b190a8163987fac95">RAIL_SchedulerStateBuffer_t</a></div><div class="ttdeci">uint32_t RAIL_SchedulerStateBuffer_t[RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE]</div><div class="ttdoc">A buffer used to store multiprotocol scheduler internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00077">rail_chip_specific.h:77</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_ga0076e83c728b4a4416535d3a844dc0e2"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a></div><div class="ttdeci">RAIL_PtiMode_t</div><div class="ttdoc">A channel type enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00530">rail_chip_specific.h:530</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a2ae7816bc80d9b018f082c44b6f3853c"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">RAIL_Config_t::protocol</a></div><div class="ttdeci">void * protocol</div><div class="ttdoc">A pointer to a protocol-specific state structure allocated in global read-write memory and initialize...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00162">rail_chip_specific.h:162</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">RAIL_PTI_MODE_UART_ONEWIRE</a></div><div class="ttdoc">9-bit UART mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00538">rail_chip_specific.h:538</a></div></div>
<div class="ttc" id="rail__types_8h_html"><div class="ttname"><a href="rail__types_8h.html">rail_types.h</a></div><div class="ttdoc">This file contains the type definitions for RAIL structures, enums, and other types. </div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a357f1510d1553227288b93c6dfcc8bb9"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">RAIL_PtiConfig_t::mode</a></div><div class="ttdeci">RAIL_PtiMode_t mode</div><div class="ttdoc">Packet Trace mode (UART or SPI) </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00547">rail_chip_specific.h:547</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a1a4ed190b24efa9535112e2fd0313912"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a1a4ed190b24efa9535112e2fd0313912">RAIL_PtiConfig_t::dframePort</a></div><div class="ttdeci">GPIO_Port_TypeDef dframePort</div><div class="ttdoc">Data frame (DFRAME) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00565">rail_chip_specific.h:565</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a7035c6434cf88a521a3c4db5b365fe0a"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">RAIL_AntennaConfig_t::ant1PinEn</a></div><div class="ttdeci">bool ant1PinEn</div><div class="ttdoc">Antenna 1 Pin Enable. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00604">rail_chip_specific.h:604</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_ad94c14dad9002993237aa4f5c7f465e1"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#ad94c14dad9002993237aa4f5c7f465e1">RAIL_AntennaConfig_t::ant0Port</a></div><div class="ttdeci">GPIO_Port_TypeDef ant0Port</div><div class="ttdoc">Antenna 0 output GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00609">rail_chip_specific.h:609</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">RAIL_PTI_MODE_UART</a></div><div class="ttdoc">UART mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00536">rail_chip_specific.h:536</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ae4f272e76dd2dbd73fbc094d07ad7809"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">RAIL_PtiConfig_t::dclkPin</a></div><div class="ttdeci">uint8_t dclkPin</div><div class="ttdoc">Data clock (DCLK) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00561">rail_chip_specific.h:561</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">RAIL_ANTENNA_AUTO</a></div><div class="ttdoc">Enum for antenna path auto. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00592">rail_chip_specific.h:592</a></div></div>
<div class="ttc" id="struct_r_a_i_l___cal_values__t_html_a661c7ce933af7f16246c43e17cd3cd9d"><div class="ttname"><a href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">RAIL_CalValues_t::imageRejection</a></div><div class="ttdeci">uint32_t imageRejection</div><div class="ttdoc">An Image Rejection (IR) calibration value. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00352">rail_chip_specific.h:352</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a4cd2ec932b491a2446e9fa89b9d3d58a"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">RAIL_AntennaConfig_t::ant1Loc</a></div><div class="ttdeci">uint8_t ant1Loc</div><div class="ttdoc">Antenna 1 location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00613">rail_chip_specific.h:613</a></div></div>
<div class="ttc" id="struct_r_a_i_l_sched___config__t_html"><div class="ttname"><a href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a></div><div class="ttdoc">A multiprotocol scheduler configuration and internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00087">rail_chip_specific.h:87</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">RAIL_PTI_MODE_DISABLED</a></div><div class="ttdoc">Turn PTI off entirely. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00532">rail_chip_specific.h:532</a></div></div>
<div class="ttc" id="group___general_html_gae0d330e2daabbf1988161b4bba1ddef3"><div class="ttname"><a href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a></div><div class="ttdeci">RAIL_Status_t</div><div class="ttdoc">A status returned by many RAIL API calls indicating their success or failure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00699">rail_types.h:699</a></div></div>
<div class="ttc" id="group___general_html_gade1c256898a301054e34aeee015a3582"><div class="ttname"><a href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a></div><div class="ttdeci">void * RAIL_Handle_t</div><div class="ttdoc">A handle of a RAIL instance, as returned from RAIL_Init(). </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00692">rail_types.h:692</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a></div><div class="ttdoc">SubGig amplifier, up to 20 dBm, raw values: 0-248. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00491">rail_chip_specific.h:491</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_abae5aba8eaa90f3ea9203a3aa6f550ef"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">RAIL_PtiConfig_t::dframePin</a></div><div class="ttdeci">uint8_t dframePin</div><div class="ttdoc">Data frame (DFRAME) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00567">rail_chip_specific.h:567</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a043f5e1562397678bd36df2ab383c16f"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a043f5e1562397678bd36df2ab383c16f">RAIL_PtiConfig_t::dclkPort</a></div><div class="ttdeci">GPIO_Port_TypeDef dclkPort</div><div class="ttdoc">Data clock (DCLK) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00559">rail_chip_specific.h:559</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html">RAIL_TxPowerConfig_t</a></div><div class="ttdoc">A structure containing values used to initialize the power amplifiers. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00501">rail_chip_specific.h:501</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_ga0d817fdf760d1b7635543d0d64e28918"><div class="ttname"><a href="group___calibration___e_f_r32.html#ga0d817fdf760d1b7635543d0d64e28918">RAIL_IEEE802154_CalibrateIr2p4Ghz</a></div><div class="ttdeci">RAIL_Status_t RAIL_IEEE802154_CalibrateIr2p4Ghz(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrates image rejection for IEEE 802.15.4 2.4 GHz. </div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gaed72ec0a781080109529cd665eb6778a"><div class="ttname"><a href="group___calibration___e_f_r32.html#gaed72ec0a781080109529cd665eb6778a">RAIL_CalibrateTemp</a></div><div class="ttdeci">RAIL_Status_t RAIL_CalibrateTemp(RAIL_Handle_t railHandle)</div><div class="ttdoc">Runs the temperature calibration. </div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_ga58357fe4a8c80ee177c52ef4a2e0388b"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a></div><div class="ttdeci">RAIL_AntennaSel_t</div><div class="ttdoc">Antenna path Selection enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00586">rail_chip_specific.h:586</a></div></div>
<div class="ttc" id="group___radio___configuration___e_f_r32_html_ga718bfc17d26d48090ca378a7d48bd198"><div class="ttname"><a href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">RAIL_RadioConfig_t</a></div><div class="ttdeci">const uint32_t * RAIL_RadioConfig_t</div><div class="ttdoc">The radio configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00415">rail_chip_specific.h:415</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a7ce5f2afd247264334f97594c8fab590"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">RAIL_PtiConfig_t::dframeLoc</a></div><div class="ttdeci">uint8_t dframeLoc</div><div class="ttdoc">Data frame (DFRAME) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00563">rail_chip_specific.h:563</a></div></div>
<div class="ttc" id="struct_r_a_i_l___cal_values__t_html"><div class="ttname"><a href="struct_r_a_i_l___cal_values__t.html">RAIL_CalValues_t</a></div><div class="ttdoc">A calibration value structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00351">rail_chip_specific.h:351</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a3d6d05c511dcd2d217b070611fd79086"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a3d6d05c511dcd2d217b070611fd79086">RAIL_PtiConfig_t::doutPort</a></div><div class="ttdeci">GPIO_Port_TypeDef doutPort</div><div class="ttdoc">Data output (DOUT) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00553">rail_chip_specific.h:553</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html">RAIL_AntennaConfig_t</a></div><div class="ttdoc">A configuration for antenna selection. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00599">rail_chip_specific.h:599</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a741fdb18b829741e2a41fa757264c864"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">RAIL_AntennaConfig_t::ant0PinEn</a></div><div class="ttdeci">bool ant0PinEn</div><div class="ttdoc">MODEM_ROUTEPEN fields. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00602">rail_chip_specific.h:602</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a></div><div class="ttdoc">High-power amplifier, up to 20 dBm, raw values: 0-252. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00487">rail_chip_specific.h:487</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_ga84ffa0812fd4bd0707dc88cb8f59fcfe"><div class="ttname"><a href="group___calibration___e_f_r32.html#ga84ffa0812fd4bd0707dc88cb8f59fcfe">RAIL_BLE_CalibrateIr</a></div><div class="ttdeci">RAIL_Status_t RAIL_BLE_CalibrateIr(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrates image rejection for Bluetooth Low Energy. </div></div>
<div class="ttc" id="group___diagnostic___e_f_r32_html_ga0f4031ddf7c4609dab78940d3680c531"><div class="ttname"><a href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">RAIL_FrequencyOffset_t</a></div><div class="ttdeci">int16_t RAIL_FrequencyOffset_t</div><div class="ttdoc">Chip-specific type that represents the number of Frequency Offset units. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00388">rail_chip_specific.h:388</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a></div><div class="ttdoc">Low-power amplifier, up to 0 dBm, raw values: 1-7. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00489">rail_chip_specific.h:489</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ade51ab1741c191e3c5bf6fb873379d10"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">RAIL_PtiConfig_t::dclkLoc</a></div><div class="ttdeci">uint8_t dclkLoc</div><div class="ttdoc">Data clock (DCLK) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00557">rail_chip_specific.h:557</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">RAIL_ANTENNA_1</a></div><div class="ttdoc">Enum for antenna path 1. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00590">rail_chip_specific.h:590</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a1ae6e94653d3319ad3ba30f2601ca031"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">RAIL_TxPowerConfig_t::mode</a></div><div class="ttdeci">RAIL_TxPowerMode_t mode</div><div class="ttdoc">TX power mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00503">rail_chip_specific.h:503</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ab7888d07537366f8496b5a4970c3cc5f"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">RAIL_PtiConfig_t::doutPin</a></div><div class="ttdeci">uint8_t doutPin</div><div class="ttdoc">Data output (DOUT) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00555">rail_chip_specific.h:555</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a729f48843039493484cfb78f5cc120cf"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">RAIL_PtiConfig_t::doutLoc</a></div><div class="ttdeci">uint8_t doutLoc</div><div class="ttdoc">Data output (DOUT) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00551">rail_chip_specific.h:551</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html"><div class="ttname"><a href="struct_r_a_i_l___config__t.html">RAIL_Config_t</a></div><div class="ttdoc">RAIL configuration and internal state structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00145">rail_chip_specific.h:145</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a83ffaa5685071dce63a8425e8518a23b"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">RAIL_AntennaConfig_t::ant1Pin</a></div><div class="ttdeci">uint8_t ant1Pin</div><div class="ttdoc">Antenna 1 output GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00617">rail_chip_specific.h:617</a></div></div>
<div class="ttc" id="rail__chip__specific_8h_html_a2e1d2cb24822c99e057532d0fa4fdc29"><div class="ttname"><a href="rail__chip__specific_8h.html#a2e1d2cb24822c99e057532d0fa4fdc29">RAIL_StateBuffer_t</a></div><div class="ttdeci">uint32_t RAIL_StateBuffer_t[RAIL_STATE_UINT32_BUFFER_SIZE]</div><div class="ttdoc">A buffer to store RAIL internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00135">rail_chip_specific.h:135</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ga37838bfd8f434aade272985edd3b745d"><div class="ttname"><a href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a></div><div class="ttdeci">uint8_t RAIL_TxPowerLevel_t</div><div class="ttdoc">Raw power levels used directly by the RAIL_Get/SetTxPower API where a higher numerical value correspo...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00439">rail_chip_specific.h:439</a></div></div>
<div class="ttc" id="struct_r_a_i_l_sched___config__t_html_a3c885ceebfa3614a0cb5cdb2b5f5aecd"><div class="ttname"><a href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">RAILSched_Config_t::buffer</a></div><div class="ttdeci">RAIL_SchedulerStateBuffer_t buffer</div><div class="ttdoc">An internal state buffer. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00088">rail_chip_specific.h:88</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a67f1bbf4a2c3591048536b4925708d98"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">RAIL_TxPowerConfig_t::rampTime</a></div><div class="ttdeci">uint16_t rampTime</div><div class="ttdoc">The amount of time to spend ramping for TX in uS. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00510">rail_chip_specific.h:510</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html">RAIL_PtiConfig_t</a></div><div class="ttdoc">A configuration for PTI. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00545">rail_chip_specific.h:545</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a1cf1702c14e50199ba70593956cc6bc2"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">RAIL_Config_t::scheduler</a></div><div class="ttdeci">RAILSched_Config_t * scheduler</div><div class="ttdoc">A pointer to a RAIL scheduler state object allocated in global read-write memory and initialized to a...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00168">rail_chip_specific.h:168</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_99570405f99daf86416ffaed27b0cf5c.html">chip</a></li><li class="navelem"><a class="el" href="dir_b303b20dad097fa47ed5c4c8c8f91c06.html">efr32</a></li><li class="navelem"><a class="el" href="dir_b4d03df67cd8d62fd34e8c894d32b943.html">efr32xg1x</a></li><li class="navelem"><a class="el" href="rail__chip__specific_8h.html">rail_chip_specific.h</a></li>
    <li class="footer">Generated on Thu Nov 1 2018 15:29:37 for RAIL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
