HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:_74HC194
Implementation;Synthesis|| MT530 ||@W:Found inferred clock _74HC194|CLK which controls 4 sequential elements including Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||_74HC194.srr(106);liberoaction://cross_probe/hdl/file/'D:\chang\_74HC194\synthesis\_74HC194.srr'/linenumber/106||hc194.v(10);liberoaction://cross_probe/hdl/file/'d:\chang\_74hc194\hdl\hc194.v'/linenumber/10
Implementation;Synthesis|| MT420 ||@W:Found inferred clock _74HC194|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"||_74HC194.srr(233);liberoaction://cross_probe/hdl/file/'D:\chang\_74HC194\synthesis\_74HC194.srr'/linenumber/233||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||_74HC194.srr(249);liberoaction://cross_probe/hdl/file/'D:\chang\_74HC194\synthesis\_74HC194.srr'/linenumber/249||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||_74HC194.srr(251);liberoaction://cross_probe/hdl/file/'D:\chang\_74HC194\synthesis\_74HC194.srr'/linenumber/251||null;null
