
*** Running vivado
    with args -log FFT_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_Wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/hhartmann/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/hhartmann/AppData/Roaming/Xilinx/Vivado/init.tcl'
source FFT_Wrapper.tcl -notrace
Command: synth_design -top FFT_Wrapper -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 419.840 ; gain = 105.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FFT_Wrapper' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Wrapper.vhd:61]
	Parameter G_BEHAVIOURAL bound to: 0 - type: bool 
	Parameter G_BEHAVIOURAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FFT_RAM_Wrapper' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:31' bound to instance 'U_FFT_RAM_Wrapper' of component 'FFT_RAM_Wrapper' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Wrapper.vhd:261]
INFO: [Synth 8-638] synthesizing module 'FFT_RAM_Wrapper' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:71]
	Parameter G_BEHAVIOURAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'BRAM_512_16bit' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_16bit/synth/BRAM_512_16bit.vhd:59' bound to instance 'U_RAM_Sample' of component 'BRAM_512_16bit' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:182]
INFO: [Synth 8-638] synthesizing module 'BRAM_512_16bit' [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_16bit/synth/BRAM_512_16bit.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: BRAM_512_16bit.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_16bit/synth/BRAM_512_16bit.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'BRAM_512_16bit' (9#1) [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_16bit/synth/BRAM_512_16bit.vhd:74]
INFO: [Synth 8-3491] module 'BRAM_512_32bit' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/synth/BRAM_512_32bit.vhd:59' bound to instance 'U_RAM_FFTA' of component 'BRAM_512_32bit' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:211]
INFO: [Synth 8-638] synthesizing module 'BRAM_512_32bit' [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/synth/BRAM_512_32bit.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: BRAM_512_32bit.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.9043 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/synth/BRAM_512_32bit.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'BRAM_512_32bit' (10#1) [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/synth/BRAM_512_32bit.vhd:74]
INFO: [Synth 8-3491] module 'BRAM_512_32bit' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/synth/BRAM_512_32bit.vhd:59' bound to instance 'U_RAM_FFTB' of component 'BRAM_512_32bit' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:229]
INFO: [Synth 8-3491] module 'ROM_256_32bit' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/synth/ROM_256_32bit.vhd:59' bound to instance 'U_RAM_COEF' of component 'ROM_256_32bit' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:353]
INFO: [Synth 8-638] synthesizing module 'ROM_256_32bit' [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/synth/ROM_256_32bit.vhd:67]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_256_32bit.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_256_32bit.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.375199 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/synth/ROM_256_32bit.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'ROM_256_32bit' (12#1) [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/synth/ROM_256_32bit.vhd:67]
INFO: [Synth 8-4471] merging register 'RAM_FFTA_wrB_reg[0:0]' into 'RAM_FFTA_wrA_reg[0:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:218]
INFO: [Synth 8-4471] merging register 'RAM_FFTB_dinA_reg[31:0]' into 'RAM_FFTA_dinA_reg[31:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:233]
INFO: [Synth 8-4471] merging register 'RAM_FFTB_dinB_reg[31:0]' into 'RAM_FFTA_dinB_reg[31:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:238]
INFO: [Synth 8-4471] merging register 'RAM_FFTB_wrB_reg[0:0]' into 'RAM_FFTB_wrA_reg[0:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element RAM_FFTA_wrB_reg was removed.  [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element RAM_FFTB_dinA_reg was removed.  [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element RAM_FFTB_dinB_reg was removed.  [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element RAM_FFTB_wrB_reg was removed.  [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'FFT_RAM_Wrapper' (13#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd:71]
INFO: [Synth 8-3491] module 'FFT_FSM' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FSM.vhd:30' bound to instance 'U_FFT_FSM' of component 'FFT_FSM' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Wrapper.vhd:289]
INFO: [Synth 8-638] synthesizing module 'FFT_FSM' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FSM.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'FFT_FSM' (14#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FSM.vhd:54]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'FFT_UAL' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:30' bound to instance 'U_FFT_UAL' of component 'FFT_UAL' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Wrapper.vhd:310]
INFO: [Synth 8-638] synthesizing module 'FFT_UAL' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:64]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_SUB_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FFT_Adder' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:30' bound to instance 'U_Adder' of component 'FFT_Adder' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:147]
INFO: [Synth 8-638] synthesizing module 'FFT_Adder' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:61]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_SUB_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'FFT_Adder' (15#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:61]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_FIFO_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FFT_FIFO' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:30' bound to instance 'U_FIFO_A_r' of component 'FFT_FIFO' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:166]
INFO: [Synth 8-638] synthesizing module 'FFT_FIFO' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:53]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_FIFO_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FFT_FIFO' (16#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:53]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_FIFO_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FFT_FIFO' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:30' bound to instance 'U_FIFO_A_i' of component 'FFT_FIFO' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:179]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_SUB_EN bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'FFT_Adder' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:30' bound to instance 'U_Sub' of component 'FFT_Adder' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:192]
INFO: [Synth 8-638] synthesizing module 'FFT_Adder__parameterized1' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:61]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_SUB_EN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'FFT_Adder__parameterized1' (16#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:61]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_FIFO_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FFT_FIFO' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:30' bound to instance 'U_FIFO_coef_r' of component 'FFT_FIFO' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:211]
INFO: [Synth 8-638] synthesizing module 'FFT_FIFO__parameterized2' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:53]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_FIFO_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FFT_FIFO__parameterized2' (16#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:53]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
	Parameter G_FIFO_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FFT_FIFO' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:30' bound to instance 'U_FIFO_coef_i' of component 'FFT_FIFO' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:224]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'FFT_Multiplier' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Multiplier.vhd:30' bound to instance 'U_Multiplier' of component 'FFT_Multiplier' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:237]
INFO: [Synth 8-638] synthesizing module 'FFT_Multiplier' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Multiplier.vhd:60]
	Parameter G_OPERAND_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult1' of component 'Multiplier_s16_s16' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Multiplier.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Multiplier_s16_s16' [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'Multiplier_s16_s16' (22#1) [c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:68]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult2' of component 'Multiplier_s16_s16' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Multiplier.vhd:150]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult3' of component 'Multiplier_s16_s16' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Multiplier.vhd:160]
INFO: [Synth 8-3491] module 'Multiplier_s16_s16' declared at 'c:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_s16_s16/synth/Multiplier_s16_s16.vhd:59' bound to instance 'U_Mult4' of component 'Multiplier_s16_s16' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Multiplier.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'FFT_Multiplier' (23#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Multiplier.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FFT_UAL' (24#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd:64]
	Parameter G_OPERAND_SIZE bound to: 9 - type: integer 
	Parameter G_FIFO_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'FFT_FIFO' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:30' bound to instance 'U_FIFO_addrA' of component 'FFT_FIFO' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Wrapper.vhd:332]
INFO: [Synth 8-638] synthesizing module 'FFT_FIFO__parameterized4' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:53]
	Parameter G_OPERAND_SIZE bound to: 9 - type: integer 
	Parameter G_FIFO_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FFT_FIFO__parameterized4' (24#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:53]
	Parameter G_OPERAND_SIZE bound to: 9 - type: integer 
	Parameter G_FIFO_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'FFT_FIFO' declared at 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd:30' bound to instance 'U_FIFO_addrB' of component 'FFT_FIFO' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Wrapper.vhd:345]
INFO: [Synth 8-256] done synthesizing module 'FFT_Wrapper' (25#1) [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Wrapper.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:35 ; elapsed = 00:03:41 . Memory (MB): peak = 817.910 ; gain = 503.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:03:42 . Memory (MB): peak = 817.910 ; gain = 503.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:36 ; elapsed = 00:03:42 . Memory (MB): peak = 817.910 ; gain = 503.750
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/FFT_Wrapper/new/FFT_Wrapper_ooc.xdc]
Finished Parsing XDC File [C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/FFT_Wrapper/new/FFT_Wrapper_ooc.xdc]
Parsing XDC File [C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FFT_Wrapper_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FFT_Wrapper_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.910 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 817.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:48 ; elapsed = 00:03:56 . Memory (MB): peak = 817.910 ; gain = 503.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:48 ; elapsed = 00:03:56 . Memory (MB): peak = 817.910 ; gain = 503.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_FFT_RAM_Wrapper/\RAM3.U_RAM_COEF . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_FFT_RAM_Wrapper/\RAM0.U_RAM_Sample . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_FFT_UAL/U_Multiplier/U_Mult1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_FFT_UAL/U_Multiplier/U_Mult2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_FFT_UAL/U_Multiplier/U_Mult3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_FFT_UAL/U_Multiplier/U_Mult4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_FFT_RAM_Wrapper/\RAM1.U_RAM_FFTA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_FFT_RAM_Wrapper/\RAM2.U_RAM_FFTB . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 817.910 ; gain = 503.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FFT_FSM'
INFO: [Synth 8-5546] ROM "cnt_addr_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_stage_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_addr_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_stage_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_sample_zero" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               fft_reset |                   00000000000001 |                             0000
                fft_idle |                   00000000000010 |                             0001
           fft_new_stage |                   00000000000100 |                             0010
           fft_wait_pipe |                   00000000001000 |                             0011
         fft_addr_start1 |                   00000000010000 |                             0100
         fft_addr_start2 |                   00000000100000 |                             0101
         fft_addr_start3 |                   00000001000000 |                             0110
         fft_addr_start4 |                   00000010000000 |                             0111
           fft_addr_loop |                   00000100000000 |                             1000
           fft_addr_end1 |                   00001000000000 |                             1001
           fft_addr_end2 |                   00010000000000 |                             1010
           fft_addr_end3 |                   00100000000000 |                             1011
         fft_pipe_unload |                   01000000000000 |                             1100
                 fft_end |                   10000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'FFT_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:50 ; elapsed = 00:03:58 . Memory (MB): peak = 817.910 ; gain = 503.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'U_Sub/Cin_r_reg[15:0]' into 'U_Adder/Cin_r_reg[15:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:98]
INFO: [Synth 8-4471] merging register 'U_Sub/Cin_i_reg[15:0]' into 'U_Adder/Cin_i_reg[15:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:99]
INFO: [Synth 8-4471] merging register 'U_Sub/FFT_en_d_reg' into 'U_Adder/FFT_en_d_reg' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:93]
INFO: [Synth 8-4471] merging register 'U_Sub/opB_r_reg[15:0]' into 'U_Adder/opB_r_reg[15:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:96]
INFO: [Synth 8-4471] merging register 'U_Sub/opA_r_reg[15:0]' into 'U_Adder/opA_r_reg[15:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:94]
INFO: [Synth 8-4471] merging register 'U_Sub/opB_i_reg[15:0]' into 'U_Adder/opB_i_reg[15:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:97]
INFO: [Synth 8-4471] merging register 'U_Sub/opA_i_reg[15:0]' into 'U_Adder/opA_i_reg[15:0]' [C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd:95]
INFO: [Synth 8-5546] ROM "cnt_addr_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_stage_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_stage_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_sample_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[13] )
INFO: [Synth 8-3886] merging instance 'U_FFT_UAL/U_Adder/opA_r_reg[14]' (FDC) to 'U_FFT_UAL/U_Adder/opA_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_FFT_UAL/U_Adder/opB_r_reg[14]' (FDC) to 'U_FFT_UAL/U_Adder/opB_r_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[13] )
INFO: [Synth 8-3886] merging instance 'U_FFT_UAL/U_Adder/opA_i_reg[14]' (FDC) to 'U_FFT_UAL/U_Adder/opA_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_FFT_UAL/U_Adder/opB_i_reg[14]' (FDC) to 'U_FFT_UAL/U_Adder/opB_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Adder/Cin_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_FFT_UAL/U_Multiplier/round_Cin_r_reg[16] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 817.910 ; gain = 503.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:12 ; elapsed = 00:04:20 . Memory (MB): peak = 853.000 ; gain = 538.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:12 ; elapsed = 00:04:21 . Memory (MB): peak = 854.203 ; gain = 540.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:13 ; elapsed = 00:04:21 . Memory (MB): peak = 879.090 ; gain = 564.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 879.090 ; gain = 564.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 879.090 ; gain = 564.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 879.090 ; gain = 564.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 879.090 ; gain = 564.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 879.090 ; gain = 564.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 879.090 ; gain = 564.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    48|
|2     |DSP48E1    |     4|
|3     |LUT1       |     6|
|4     |LUT2       |   220|
|5     |LUT3       |   132|
|6     |LUT4       |    81|
|7     |LUT5       |    72|
|8     |LUT6       |   111|
|9     |MUXF7      |     2|
|10    |RAMB18E1   |     1|
|11    |RAMB18E1_1 |     1|
|12    |RAMB36E1   |     2|
|13    |SRL16E     |    51|
|14    |FDCE       |   577|
|15    |FDPE       |     5|
|16    |FDRE       |   321|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 879.090 ; gain = 564.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 520 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:04:12 . Memory (MB): peak = 879.090 ; gain = 564.930
Synthesis Optimization Complete : Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 879.090 ; gain = 564.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:19 ; elapsed = 00:04:27 . Memory (MB): peak = 879.090 ; gain = 573.578
INFO: [Coretcl 2-1174] Renamed 56 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/FFT_Wrapper_synth_1/FFT_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FFT_Wrapper_utilization_synth.rpt -pb FFT_Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 16:01:07 2020...
