INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/KSA16b/KSA16b.srcs/sources_1/new/kogge_stone_adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kogge_stone_adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/KSA16b/KSA16b.srcs/sources_1/new/kogge_stone_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kogge_stone_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/KSA16b/KSA16b.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/VeriLogProjects/KSA16b/KSA16b.srcs/sim_1/new/tb.v:35]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/VeriLogProjects/KSA16b/KSA16b.srcs/sim_1/new/tb.v:34]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/VeriLogProjects/KSA16b/KSA16b.srcs/sim_1/new/tb.v:33]
