<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: uart_reg_t结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.10.0 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>命名空间</span></a></li>
      <li class="current"><a href="annotated.html"><span>结构体</span></a></li>
      <li><a href="files.html"><span>文件</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>结构体</span></a></li>
      <li><a href="classes.html"><span>结构体索引</span></a></li>
      <li><a href="functions.html"><span>成员变量</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public 成员函数</a> &#124;
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle"><div class="title">uart_reg_t结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="i__reg__uart_8h_source.html">i_reg_uart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public 成员函数</h2></td></tr>
<tr class="memitem:a3367abd89571a331a4a26f1799d1ce75" id="r_a3367abd89571a331a4a26f1799d1ce75"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3367abd89571a331a4a26f1799d1ce75">DEF_UART_REG</a> (DFMTCFG, 32, <a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DLS :2;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> STOP :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEN :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> EPS :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BRK :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DIVAE :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DIVMS :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :23;)</td></tr>
<tr class="separator:a3367abd89571a331a4a26f1799d1ce75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7217746ca69b60b1c2ce69fe360adf" id="r_abb7217746ca69b60b1c2ce69fe360adf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb7217746ca69b60b1c2ce69fe360adf">DEF_UART_REG</a> (MDMCFG, 32, <a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DTR :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTS :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OUT1 :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OUT2 :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LOOPBACK :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> AFCE :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SIRE :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> AUTO_DET :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CLK_P :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :23;)</td></tr>
<tr class="separator:abb7217746ca69b60b1c2ce69fe360adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcedab72b0bb6aa8864fec095524f57" id="r_acbcedab72b0bb6aa8864fec095524f57"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acbcedab72b0bb6aa8864fec095524f57">DEF_UART_REG</a> (IRQSTS, 32, <a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DR :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OE :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> THRE :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TEMT :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RFE :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTDR :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :23;)</td></tr>
<tr class="separator:acbcedab72b0bb6aa8864fec095524f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bbf7959986fe0049bf6bc10bceb344b" id="r_a1bbf7959986fe0049bf6bc10bceb344b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bbf7959986fe0049bf6bc10bceb344b">DEF_UART_REG</a> (MDMSTS, 32, <a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MDMSTS :32;)</td></tr>
<tr class="separator:a1bbf7959986fe0049bf6bc10bceb344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd042216879df7a812faccc57a5fc0d" id="r_a2dd042216879df7a812faccc57a5fc0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a8a4cc841de38d24decca96a1aad68ac3">REG_RSVD_U32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2dd042216879df7a812faccc57a5fc0d">DEF_UART_REG</a> (DBUFSTS, 32, <a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TX_COUNT :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RX_COUNT :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TX_DBUF_EMPTY :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TX_DBUF_FULL :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RX_DBUF_EMPTY :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RX_DBUF_FULL :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :10;)</td></tr>
<tr class="separator:a2dd042216879df7a812faccc57a5fc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1f18b0e97e2732ea35e7d2a1fa7431" id="r_a4a1f18b0e97e2732ea35e7d2a1fa7431"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a1f18b0e97e2732ea35e7d2a1fa7431">DEF_UART_REG</a> (DBUFTH, 32, <a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXTRIGTH :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXTRIGTH :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :15;)</td></tr>
<tr class="separator:a4a1f18b0e97e2732ea35e7d2a1fa7431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2337a9841e9cbc7fbe7a2b9a847c9e" id="r_a1b2337a9841e9cbc7fbe7a2b9a847c9e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b2337a9841e9cbc7fbe7a2b9a847c9e">DEF_UART_REG</a> (DIV2, 32, <a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DIV2 :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :24;)</td></tr>
<tr class="separator:a1b2337a9841e9cbc7fbe7a2b9a847c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:a829dff445063ab6ce98133bf9ffc01ed" id="r_a829dff445063ab6ce98133bf9ffc01ed"><td class="memItemLeft" >union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f99ac480d0429a7a1a2d48470aefd38" id="r_a8f99ac480d0429a7a1a2d48470aefd38"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;&#160;&#160;<a class="el" href="#a1da83793f441b55a223e377de87f7ef7">BASE_ADDR</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8f99ac480d0429a7a1a2d48470aefd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829dff445063ab6ce98133bf9ffc01ed" id="r_a829dff445063ab6ce98133bf9ffc01ed"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom">&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a829dff445063ab6ce98133bf9ffc01ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f67e269635f0e8a71fd181b1235d3b3" id="r_a1f67e269635f0e8a71fd181b1235d3b3"><td class="memItemLeft" >union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f67e269635f0e8a71fd181b1235d3b3" id="r_a1f67e269635f0e8a71fd181b1235d3b3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom">&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1f67e269635f0e8a71fd181b1235d3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b9fc75f0cfff61e4fff6fd1d1a1da9" id="r_af0b9fc75f0cfff61e4fff6fd1d1a1da9"><td class="memItemLeft" >union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b9fc75f0cfff61e4fff6fd1d1a1da9" id="r_af0b9fc75f0cfff61e4fff6fd1d1a1da9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom">&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af0b9fc75f0cfff61e4fff6fd1d1a1da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b3976a04b70d4b0b901f994342533a" id="r_a40b3976a04b70d4b0b901f994342533a"><td class="memItemLeft" >union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd45401beb029111bb3030c12fd00cad" id="r_acd45401beb029111bb3030c12fd00cad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;&#160;&#160;<a class="el" href="#a02bdab223131aedb60fd2efeead64204">RBR</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acd45401beb029111bb3030c12fd00cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca78759f4004d04de98c8899f529b8f" id="r_a6ca78759f4004d04de98c8899f529b8f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;&#160;&#160;<a class="el" href="#a39f584f61293e5b0be0d32f7a7d524c2">THR</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6ca78759f4004d04de98c8899f529b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049d7248524ecd80c086fc358a4a6554" id="r_a049d7248524ecd80c086fc358a4a6554"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;&#160;&#160;<a class="el" href="#a31d59509f127450e492d7bdc8635a8d6">DLL</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a049d7248524ecd80c086fc358a4a6554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b3976a04b70d4b0b901f994342533a" id="r_a40b3976a04b70d4b0b901f994342533a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom">&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a40b3976a04b70d4b0b901f994342533a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8ee199bb6e5f0f08abb624255cc470" id="r_a3c8ee199bb6e5f0f08abb624255cc470"><td class="memItemLeft" >union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee07b9d8bfdb39ac345f108d6f224db" id="r_a4ee07b9d8bfdb39ac345f108d6f224db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;&#160;&#160;<a class="el" href="#aa96f52beec00cbcd0b7f55a0bf50d00e">DLH</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4ee07b9d8bfdb39ac345f108d6f224db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c07f68610d974effa9261a6e9e072ac" id="r_a8c07f68610d974effa9261a6e9e072ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;&#160;&#160;<a class="el" href="#a4a5786a8dc52d69a94a0856e5779afb7">IER</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8c07f68610d974effa9261a6e9e072ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8ee199bb6e5f0f08abb624255cc470" id="r_a3c8ee199bb6e5f0f08abb624255cc470"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom">&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3c8ee199bb6e5f0f08abb624255cc470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7660fbc7290eaaf4a4a0be75a281670a" id="r_a7660fbc7290eaaf4a4a0be75a281670a"><td class="memItemLeft" >union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e8fcf7bac68452d71486abd82f22c" id="r_adb5e8fcf7bac68452d71486abd82f22c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;&#160;&#160;<a class="el" href="#a926036dbe070bb70253b42c1caf07834">IIR</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adb5e8fcf7bac68452d71486abd82f22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39bca77b7f40dc163181489c0b166b9" id="r_ab39bca77b7f40dc163181489c0b166b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;&#160;&#160;<a class="el" href="#a2a74e00fce4f65ec4d969e13c6c80a26">FCR</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab39bca77b7f40dc163181489c0b166b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7660fbc7290eaaf4a4a0be75a281670a" id="r_a7660fbc7290eaaf4a4a0be75a281670a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom">&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7660fbc7290eaaf4a4a0be75a281670a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab581ef684bd86a8414f3dcf1d37ed767" id="r_ab581ef684bd86a8414f3dcf1d37ed767"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab581ef684bd86a8414f3dcf1d37ed767">LCR</a></td></tr>
<tr class="separator:ab581ef684bd86a8414f3dcf1d37ed767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02fa264221cdd18d59e0309a362e6a1f" id="r_a02fa264221cdd18d59e0309a362e6a1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02fa264221cdd18d59e0309a362e6a1f">MCR</a></td></tr>
<tr class="separator:a02fa264221cdd18d59e0309a362e6a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca39c14606efc7fd09917578b7f38b49" id="r_aca39c14606efc7fd09917578b7f38b49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca39c14606efc7fd09917578b7f38b49">LSR</a></td></tr>
<tr class="separator:aca39c14606efc7fd09917578b7f38b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47e925687a8f5ac4ae74dea4624eb5b" id="r_ad47e925687a8f5ac4ae74dea4624eb5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad47e925687a8f5ac4ae74dea4624eb5b">MSR</a></td></tr>
<tr class="separator:ad47e925687a8f5ac4ae74dea4624eb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17c0cfd24c8871ad4ae84ec78645ef4" id="r_ad17c0cfd24c8871ad4ae84ec78645ef4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad17c0cfd24c8871ad4ae84ec78645ef4">SCH</a></td></tr>
<tr class="separator:ad17c0cfd24c8871ad4ae84ec78645ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616a66360f47545d1dd5994a382802bf" id="r_a616a66360f47545d1dd5994a382802bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a616a66360f47545d1dd5994a382802bf">USR</a></td></tr>
<tr class="separator:a616a66360f47545d1dd5994a382802bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6169a9688fdc7805650e9ac90ce1280" id="r_ab6169a9688fdc7805650e9ac90ce1280"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6169a9688fdc7805650e9ac90ce1280">TFL</a></td></tr>
<tr class="separator:ab6169a9688fdc7805650e9ac90ce1280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633dbf095ca5fc64ac511c6485e71428" id="r_a633dbf095ca5fc64ac511c6485e71428"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a633dbf095ca5fc64ac511c6485e71428">RFL</a></td></tr>
<tr class="separator:a633dbf095ca5fc64ac511c6485e71428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7634c4dc1ae74a2a55577debb98daaaa" id="r_a7634c4dc1ae74a2a55577debb98daaaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7634c4dc1ae74a2a55577debb98daaaa">HALT</a></td></tr>
<tr class="separator:a7634c4dc1ae74a2a55577debb98daaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">成员函数说明</h2>
<a id="a3367abd89571a331a4a26f1799d1ce75" name="a3367abd89571a331a4a26f1799d1ce75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3367abd89571a331a4a26f1799d1ce75">&#9670;&#160;</a></span>DEF_UART_REG() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uart_reg_t::DEF_UART_REG </td>
          <td>(</td>
          <td class="paramtype">DFMTCFG</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DLS :2;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> STOP :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PEN :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> EPS :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BRK :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DIVAE :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DIVMS :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :23;</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb7217746ca69b60b1c2ce69fe360adf" name="abb7217746ca69b60b1c2ce69fe360adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb7217746ca69b60b1c2ce69fe360adf">&#9670;&#160;</a></span>DEF_UART_REG() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uart_reg_t::DEF_UART_REG </td>
          <td>(</td>
          <td class="paramtype">MDMCFG</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DTR :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTS :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OUT1 :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OUT2 :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LOOPBACK :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> AFCE :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SIRE :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> AUTO_DET :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CLK_P :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :23;</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbcedab72b0bb6aa8864fec095524f57" name="acbcedab72b0bb6aa8864fec095524f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbcedab72b0bb6aa8864fec095524f57">&#9670;&#160;</a></span>DEF_UART_REG() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uart_reg_t::DEF_UART_REG </td>
          <td>(</td>
          <td class="paramtype">IRQSTS</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DR :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OE :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> THRE :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TEMT :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RFE :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RTDR :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :23;</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bbf7959986fe0049bf6bc10bceb344b" name="a1bbf7959986fe0049bf6bc10bceb344b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bbf7959986fe0049bf6bc10bceb344b">&#9670;&#160;</a></span>DEF_UART_REG() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uart_reg_t::DEF_UART_REG </td>
          <td>(</td>
          <td class="paramtype">MDMSTS</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MDMSTS :32;</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dd042216879df7a812faccc57a5fc0d" name="a2dd042216879df7a812faccc57a5fc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd042216879df7a812faccc57a5fc0d">&#9670;&#160;</a></span>DEF_UART_REG() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a8a4cc841de38d24decca96a1aad68ac3">REG_RSVD_U32</a> uart_reg_t::DEF_UART_REG </td>
          <td>(</td>
          <td class="paramtype">DBUFSTS</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TX_COUNT :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RX_COUNT :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TX_DBUF_EMPTY :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TX_DBUF_FULL :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RX_DBUF_EMPTY :1;<a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RX_DBUF_FULL :1;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :10;</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a1f18b0e97e2732ea35e7d2a1fa7431" name="a4a1f18b0e97e2732ea35e7d2a1fa7431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a1f18b0e97e2732ea35e7d2a1fa7431">&#9670;&#160;</a></span>DEF_UART_REG() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uart_reg_t::DEF_UART_REG </td>
          <td>(</td>
          <td class="paramtype">DBUFTH</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RXTRIGTH :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :1;<a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TXTRIGTH :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :15;</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b2337a9841e9cbc7fbe7a2b9a847c9e" name="a1b2337a9841e9cbc7fbe7a2b9a847c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b2337a9841e9cbc7fbe7a2b9a847c9e">&#9670;&#160;</a></span>DEF_UART_REG() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uart_reg_t::DEF_UART_REG </td>
          <td>(</td>
          <td class="paramtype">DIV2</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">32</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="i__reg__gpio_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DIV2 :8;<a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> :24;</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="a1da83793f441b55a223e377de87f7ef7" name="a1da83793f441b55a223e377de87f7ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da83793f441b55a223e377de87f7ef7">&#9670;&#160;</a></span>BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="i__reg__gpio_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::BASE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a829dff445063ab6ce98133bf9ffc01ed" name="a829dff445063ab6ce98133bf9ffc01ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829dff445063ab6ce98133bf9ffc01ed">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  <a class="el" href="structuart__reg__t.html">uart_reg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f67e269635f0e8a71fd181b1235d3b3" name="a1f67e269635f0e8a71fd181b1235d3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f67e269635f0e8a71fd181b1235d3b3">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  <a class="el" href="structuart__reg__t.html">uart_reg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0b9fc75f0cfff61e4fff6fd1d1a1da9" name="af0b9fc75f0cfff61e4fff6fd1d1a1da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b9fc75f0cfff61e4fff6fd1d1a1da9">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  <a class="el" href="structuart__reg__t.html">uart_reg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02bdab223131aedb60fd2efeead64204" name="a02bdab223131aedb60fd2efeead64204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02bdab223131aedb60fd2efeead64204">&#9670;&#160;</a></span>RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39f584f61293e5b0be0d32f7a7d524c2" name="a39f584f61293e5b0be0d32f7a7d524c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f584f61293e5b0be0d32f7a7d524c2">&#9670;&#160;</a></span>THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::THR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31d59509f127450e492d7bdc8635a8d6" name="a31d59509f127450e492d7bdc8635a8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d59509f127450e492d7bdc8635a8d6">&#9670;&#160;</a></span>DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::DLL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40b3976a04b70d4b0b901f994342533a" name="a40b3976a04b70d4b0b901f994342533a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b3976a04b70d4b0b901f994342533a">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  <a class="el" href="structuart__reg__t.html">uart_reg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa96f52beec00cbcd0b7f55a0bf50d00e" name="aa96f52beec00cbcd0b7f55a0bf50d00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96f52beec00cbcd0b7f55a0bf50d00e">&#9670;&#160;</a></span>DLH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::DLH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a5786a8dc52d69a94a0856e5779afb7" name="a4a5786a8dc52d69a94a0856e5779afb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5786a8dc52d69a94a0856e5779afb7">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::IER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c8ee199bb6e5f0f08abb624255cc470" name="a3c8ee199bb6e5f0f08abb624255cc470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8ee199bb6e5f0f08abb624255cc470">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  <a class="el" href="structuart__reg__t.html">uart_reg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a926036dbe070bb70253b42c1caf07834" name="a926036dbe070bb70253b42c1caf07834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a926036dbe070bb70253b42c1caf07834">&#9670;&#160;</a></span>IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::IIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a74e00fce4f65ec4d969e13c6c80a26" name="a2a74e00fce4f65ec4d969e13c6c80a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a74e00fce4f65ec4d969e13c6c80a26">&#9670;&#160;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7660fbc7290eaaf4a4a0be75a281670a" name="a7660fbc7290eaaf4a4a0be75a281670a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7660fbc7290eaaf4a4a0be75a281670a">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  <a class="el" href="structuart__reg__t.html">uart_reg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab581ef684bd86a8414f3dcf1d37ed767" name="ab581ef684bd86a8414f3dcf1d37ed767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab581ef684bd86a8414f3dcf1d37ed767">&#9670;&#160;</a></span>LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::LCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02fa264221cdd18d59e0309a362e6a1f" name="a02fa264221cdd18d59e0309a362e6a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02fa264221cdd18d59e0309a362e6a1f">&#9670;&#160;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca39c14606efc7fd09917578b7f38b49" name="aca39c14606efc7fd09917578b7f38b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca39c14606efc7fd09917578b7f38b49">&#9670;&#160;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad47e925687a8f5ac4ae74dea4624eb5b" name="ad47e925687a8f5ac4ae74dea4624eb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad47e925687a8f5ac4ae74dea4624eb5b">&#9670;&#160;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad17c0cfd24c8871ad4ae84ec78645ef4" name="ad17c0cfd24c8871ad4ae84ec78645ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17c0cfd24c8871ad4ae84ec78645ef4">&#9670;&#160;</a></span>SCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::SCH</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a616a66360f47545d1dd5994a382802bf" name="a616a66360f47545d1dd5994a382802bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616a66360f47545d1dd5994a382802bf">&#9670;&#160;</a></span>USR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::USR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6169a9688fdc7805650e9ac90ce1280" name="ab6169a9688fdc7805650e9ac90ce1280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6169a9688fdc7805650e9ac90ce1280">&#9670;&#160;</a></span>TFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::TFL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a633dbf095ca5fc64ac511c6485e71428" name="a633dbf095ca5fc64ac511c6485e71428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633dbf095ca5fc64ac511c6485e71428">&#9670;&#160;</a></span>RFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::RFL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7634c4dc1ae74a2a55577debb98daaaa" name="a7634c4dc1ae74a2a55577debb98daaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7634c4dc1ae74a2a55577debb98daaaa">&#9670;&#160;</a></span>HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> uart_reg_t::HALT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
