{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 12:10:38 2014 " "Info: Processing started: Thu Nov 27 12:10:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Dmem -c eDmem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dmem -c eDmem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pClock " "Info: Assuming node \"pClock\" is an undefined clock" {  } { { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pClock memory lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_datain_reg0 memory lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_memory_reg0 290.87 MHz 3.438 ns Internal " "Info: Clock \"pClock\" has Internal fmax of 290.87 MHz between source memory \"lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_memory_reg0\" (period= 3.438 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.875 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X15_Y29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y29; Fanout = 1; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.875 ns) 2.875 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X15_Y29 0 " "Info: 2: + IC(0.000 ns) + CELL(2.875 ns) = 2.875 ns; Loc. = M4K_X15_Y29; Fanout = 0; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.875 ns ( 100.00 % ) " "Info: Total cell delay = 2.875 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.875ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.880 ns + Shortest memory " "Info: + Shortest clock path from clock \"pClock\" to destination memory is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 82 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.500 ns) 2.880 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X15_Y29 0 " "Info: 2: + IC(1.552 ns) + CELL(0.500 ns) = 2.880 ns; Loc. = M4K_X15_Y29; Fanout = 0; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 46.11 % ) " "Info: Total cell delay = 1.328 ns ( 46.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.552 ns ( 53.89 % ) " "Info: Total interconnect delay = 1.552 ns ( 53.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.828ns 0.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.892 ns - Longest memory " "Info: - Longest clock path from clock \"pClock\" to source memory is 2.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 82 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.512 ns) 2.892 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X15_Y29 1 " "Info: 2: + IC(1.552 ns) + CELL(0.512 ns) = 2.892 ns; Loc. = M4K_X15_Y29; Fanout = 1; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.33 % ) " "Info: Total cell delay = 1.340 ns ( 46.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.552 ns ( 53.67 % ) " "Info: Total interconnect delay = 1.552 ns ( 53.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.828ns 0.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.420 ns + " "Info: + Micro clock to output delay of source is 0.420 ns" {  } { { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.131 ns + " "Info: + Micro setup delay of destination is 0.131 ns" {  } { { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.875ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.828ns 0.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg2 pAddress\[4\] pClock 3.598 ns memory " "Info: tsu for memory \"lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg2\" (data pin = \"pAddress\[4\]\", clock pin = \"pClock\") is 3.598 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.360 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pAddress\[4\] 1 PIN PIN_W15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_W15; Fanout = 2; PIN Node = 'pAddress\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pAddress[4] } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.020 ns) + CELL(0.253 ns) 6.360 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg2 2 MEM M4K_X15_Y30 14 " "Info: 2: + IC(5.020 ns) + CELL(0.253 ns) = 6.360 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { pAddress[4] lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 21.07 % ) " "Info: Total cell delay = 1.340 ns ( 21.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.020 ns ( 78.93 % ) " "Info: Total interconnect delay = 5.020 ns ( 78.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { pAddress[4] lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { pAddress[4] {} pAddress[4]~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 {} } { 0.000ns 0.000ns 5.020ns } { 0.000ns 1.087ns 0.253ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.131 ns + " "Info: + Micro setup delay of destination is 0.131 ns" {  } { { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.893 ns - Shortest memory " "Info: - Shortest clock path from clock \"pClock\" to destination memory is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 82 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.512 ns) 2.893 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg2 2 MEM M4K_X15_Y30 14 " "Info: 2: + IC(1.553 ns) + CELL(0.512 ns) = 2.893 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.32 % ) " "Info: Total cell delay = 1.340 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.553 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.553 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { pAddress[4] lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { pAddress[4] {} pAddress[4]~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 {} } { 0.000ns 0.000ns 5.020ns } { 0.000ns 1.087ns 0.253ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pClock pReadData\[31\] lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg0 12.396 ns memory " "Info: tco from clock \"pClock\" to destination pin \"pReadData\[31\]\" through memory \"lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg0\" is 12.396 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.893 ns + Longest memory " "Info: + Longest clock path from clock \"pClock\" to source memory is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 82 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.512 ns) 2.893 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg0 2 MEM M4K_X15_Y30 14 " "Info: 2: + IC(1.553 ns) + CELL(0.512 ns) = 2.893 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.32 % ) " "Info: Total cell delay = 1.340 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.553 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.553 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.420 ns + " "Info: + Micro clock to output delay of source is 0.420 ns" {  } { { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.083 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg0 1 MEM M4K_X15_Y30 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 3.069 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|q_a\[31\] 2 MEM M4K_X15_Y30 1 " "Info: 2: + IC(0.000 ns) + CELL(3.069 ns) = 3.069 ns; Loc. = M4K_X15_Y30; Fanout = 1; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|q_a\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.638 ns) + CELL(2.376 ns) 9.083 ns pReadData\[31\] 3 PIN PIN_V1 0 " "Info: 3: + IC(3.638 ns) + CELL(2.376 ns) = 9.083 ns; Loc. = PIN_V1; Fanout = 0; PIN Node = 'pReadData\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31] pReadData[31] } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.445 ns ( 59.95 % ) " "Info: Total cell delay = 5.445 ns ( 59.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.638 ns ( 40.05 % ) " "Info: Total interconnect delay = 3.638 ns ( 40.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.083 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31] pReadData[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.083 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31] {} pReadData[31] {} } { 0.000ns 0.000ns 3.638ns } { 0.000ns 3.069ns 2.376ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.083 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31] pReadData[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.083 ns" { lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31] {} pReadData[31] {} } { 0.000ns 0.000ns 3.638ns } { 0.000ns 3.069ns 2.376ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pOE pReadData\[17\] 8.644 ns Longest " "Info: Longest tpd from source pin \"pOE\" to destination pin \"pReadData\[17\]\" is 8.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns pOE 1 PIN PIN_N6 32 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_N6; Fanout = 32; PIN Node = 'pOE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pOE } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.167 ns) + CELL(2.243 ns) 8.644 ns pReadData\[17\] 2 PIN PIN_P20 0 " "Info: 2: + IC(5.167 ns) + CELL(2.243 ns) = 8.644 ns; Loc. = PIN_P20; Fanout = 0; PIN Node = 'pReadData\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.410 ns" { pOE pReadData[17] } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.477 ns ( 40.22 % ) " "Info: Total cell delay = 3.477 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.167 ns ( 59.78 % ) " "Info: Total interconnect delay = 5.167 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.644 ns" { pOE pReadData[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.644 ns" { pOE {} pOE~out0 {} pReadData[17] {} } { 0.000ns 0.000ns 5.167ns } { 0.000ns 1.234ns 2.243ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg5 pAddress\[7\] pClock -2.143 ns memory " "Info: th for memory \"lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg5\" (data pin = \"pAddress\[7\]\", clock pin = \"pClock\") is -2.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.893 ns + Longest memory " "Info: + Longest clock path from clock \"pClock\" to destination memory is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 82 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 82; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.512 ns) 2.893 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg5 2 MEM M4K_X15_Y30 14 " "Info: 2: + IC(1.553 ns) + CELL(0.512 ns) = 2.893 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.32 % ) " "Info: Total cell delay = 1.340 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.553 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.553 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.034 ns + " "Info: + Micro hold delay of destination is 0.034 ns" {  } { { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.070 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pAddress\[7\] 1 PIN PIN_F14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_F14; Fanout = 2; PIN Node = 'pAddress\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pAddress[7] } "NODE_NAME" } } { "eDmem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/eDmem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.730 ns) + CELL(0.253 ns) 5.070 ns lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg5 2 MEM M4K_X15_Y30 14 " "Info: 2: + IC(3.730 ns) + CELL(0.253 ns) = 5.070 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_ha91:auto_generated\|ram_block1a18~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.983 ns" { pAddress[7] lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_ha91.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/dmem/dmem/db/altsyncram_ha91.tdf" 414 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 26.43 % ) " "Info: Total cell delay = 1.340 ns ( 26.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.730 ns ( 73.57 % ) " "Info: Total interconnect delay = 3.730 ns ( 73.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { pAddress[7] lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { pAddress[7] {} pAddress[7]~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 {} } { 0.000ns 0.000ns 3.730ns } { 0.000ns 1.087ns 0.253ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { pAddress[7] lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { pAddress[7] {} pAddress[7]~out0 {} lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5 {} } { 0.000ns 0.000ns 3.730ns } { 0.000ns 1.087ns 0.253ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 12:10:38 2014 " "Info: Processing ended: Thu Nov 27 12:10:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
