Begin main!
Start time: Sat Jun 26 12:17:07 2021

Give 1 to resetn___#1
Give 1 to resetn___#4
Give 1 to resetn___#7
Replace cpu_state___#7 with 8'b01000000
Replace is_beq_bne_blt_bge_bltu_bgeu___#7 with 1'b0
Replace instr_beq___#7 with 1'b0
Replace instr_bne___#7 with 1'b0
Replace instr_bge___#7 with 1'b0
Replace instr_bgeu___#7 with 1'b0
Replace mem_do_rinst___#7 with 1'b0
Replace mem_valid___#7 with 1'b0
Give 1 to mem_ready___#7
Replace mem_state___#7 with 2'b00
Replace mem_do_rdata___#7 with 1'b0
Replace mem_do_wdata___#7 with 1'b0
Replace mem_do_prefetch___#7 with 1'b0
Give 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3 to mem_rdata___#7
Replace decoder_trigger___#7 with 1'b0
Replace decoder_pseudo_trigger___#7 with 1'b0
Replace instr_ecall_ebreak___#7 with 1'bx
Give 1 to resetn___#5
Give 1 to resetn___#6
Replace decoder_trigger_q___#7 with 1'b0
Replace decoder_pseudo_trigger_q___#7 with 1'b0
Replace instr_jal___#7 with 1'bx
Replace instr_rdinstrh___#7 with 1'bx
Replace instr_rdinstr___#7 with 1'bx
Replace instr_rdcycleh___#7 with 1'bx
Replace instr_rdcycle___#7 with 1'bx
Replace is_lb_lh_lw_lbu_lhu___#7 with 1'bx
Replace is_sb_sh_sw___#7 with 1'bx
Replace instr_jalr___#7 with 1'bx
Replace trap___#7 with 1'b0
Give 1 to mem_ready___#6
Replace \cpuregs[0]___#7 with 32'b0
Replace instr_retirq___#7 with 1'bx
Replace instr_slt___#7 with 1'b0
Replace instr_blt___#7 with 1'b0
Replace instr_sltu___#7 with 1'b0
Replace instr_bltu___#7 with 1'b0
Replace instr_sll___#7 with 1'b0
Replace instr_srl___#7 with 1'b0
Replace instr_sra___#7 with 1'b0
Give 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3 to mem_rdata___#6
Give 1 to mem_ready___#5
Replace latched_store___#7 with 1'b0
Replace latched_branch___#7 with 1'b0
Replace latched_compr___#7 with 1'bx
Replace latched_stalu___#7 with 1'b0
Give 7'b0+5'h2+5'h3+3'h0+5'b1+5'hc+2'h3 to mem_rdata___#5
Replace is_alu_reg_reg___#7 with 1'bx
Replace instr_xor___#7 with 1'b0
Replace instr_or___#7 with 1'b0
Replace instr_and___#7 with 1'b0
Replace instr_sub___#7 with 1'b0
Replace latched_is_lu___#7 with 1'b0
Replace latched_is_lh___#7 with 1'b0
Replace mem_wordsize___#7 with 2'bxx
Replace compressed_instr___#7 with 1'bx
Give 1 to mem_ready___#4
Give 25'b0+5'b00100+2'b11 to mem_rdata___#4
Give 1 to resetn___#2
Give 1 to resetn___#3
Give 1 to mem_ready___#3
Replace instr_add___#7 with 1'b0
Replace is_lbu_lhu_lw___#7 with 1'bx
Replace instr_lh___#7 with 1'bx
Replace instr_lb___#7 with 1'bx
Replace instr_sb___#7 with 1'bx
Replace instr_sh___#7 with 1'bx
Replace instr_lbu___#7 with 1'bx
Replace instr_lhu___#7 with 1'bx
Replace instr_lw___#7 with 1'bx
Give 25'b0+5'b00100+2'b11 to mem_rdata___#3
Give 1 to mem_ready___#2
Give 25'b0+5'b00100+2'b11 to mem_rdata___#2
