// Seed: 2613350127
module module_0;
  genvar id_1;
  tri id_2 = id_1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(posedge 1) id_5)
  else id_3 <= 1'd0;
  always @(posedge 1 < id_4 or 1) begin
    $display(1, id_5 ? 1 - id_6 : 1);
    id_6 = 1;
  end
  module_0();
endmodule
