{"vcs1":{"timestamp_begin":1700136133.029679169, "rt":8.62, "ut":7.43, "st":0.49}}
{"vcselab":{"timestamp_begin":1700136141.711038072, "rt":1.09, "ut":0.35, "st":0.15}}
{"link":{"timestamp_begin":1700136142.871493173, "rt":0.40, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700136132.482630284}
{"VCS_COMP_START_TIME": 1700136132.482630284}
{"VCS_COMP_END_TIME": 1700136151.504390338}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369524}}
{"stitch_vcselab": {"peak_mem": 239996}}
