# ##############################################################################
# Target Board:  ROACH v1.0
# Family:	     virtex5
# Device:	     xc5vlx110t
# Package:	     ff1136
# Speed Grade:	 -1
# Processor:     None
# System clock frequency: 100.000000 MHz
# ##############################################################################


PARAMETER VERSION = 2.1.0

# Clock Ports
PORT sys_clk_n   = sys_clk_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT sys_clk_p   = sys_clk_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT dly_clk_n   = dly_clk_n,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT dly_clk_p   = dly_clk_p,   DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
PORT aux0_clk_n  = aux0_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 256000000
PORT aux0_clk_p  = aux0_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 256000000
PORT aux1_clk_n  = aux1_clk_n,  DIR = I, SIGIS = CLK, CLK_FREQ = 256000000
PORT aux1_clk_p  = aux1_clk_p,  DIR = I, SIGIS = CLK, CLK_FREQ = 256000000

# EPB Ports
PORT epb_clk_in  = epb_clk_in,  DIR = I
PORT epb_data    = epb_data,    DIR = IO, VEC = [15:0]
PORT epb_addr    = epb_addr,    DIR = I,  VEC = [22:0]
PORT epb_addr_gp = epb_addr_gp, DIR = I,  VEC =  [5:0]
PORT epb_cs_n    = epb_cs_n,    DIR = I
PORT epb_be_n    = epb_be_n,    DIR = I,  VEC =  [1:0]
PORT epb_r_w_n   = epb_r_w_n,   DIR = I
PORT epb_oe_n    = epb_oe_n,    DIR = I
PORT epb_rdy     = epb_rdy,     DIR = O

PORT ppc_irq_n   = ppc_irq_n,   DIR = O






BEGIN roach_infrastructure
  PARAMETER INSTANCE = infrastructure_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER CLK_FREQ = 256
  PORT sys_clk_n     = sys_clk_n
  PORT sys_clk_p     = sys_clk_p
  PORT dly_clk_n     = dly_clk_n
  PORT dly_clk_p     = dly_clk_p
  PORT aux0_clk_n    = aux0_clk_n
  PORT aux0_clk_p    = aux0_clk_p
  PORT aux1_clk_n    = aux1_clk_n
  PORT aux1_clk_p    = aux1_clk_p
  PORT epb_clk_in    = epb_clk_in
  PORT sys_clk       = sys_clk
  PORT sys_clk90     = sys_clk90
  PORT sys_clk180    = sys_clk180
  PORT sys_clk270    = sys_clk270
  PORT sys_clk_lock  = sys_clk_lock
  PORT sys_clk2x     = sys_clk2x
  PORT sys_clk2x90   = sys_clk2x90
  PORT sys_clk2x180  = sys_clk2x180
  PORT sys_clk2x270  = sys_clk2x270
  PORT dly_clk       = dly_clk
  PORT aux0_clk      = aux0_clk
  PORT aux0_clk90    = aux0_clk90
  PORT aux0_clk180   = aux0_clk180
  PORT aux0_clk270   = aux0_clk270
  PORT aux1_clk      = aux1_clk
  PORT aux1_clk90    = aux1_clk90
  PORT aux1_clk180   = aux1_clk180
  PORT aux1_clk270   = aux1_clk270
  PORT aux0_clk2x    = aux0_clk2x
  PORT aux0_clk2x90  = aux0_clk2x90
  PORT aux0_clk2x180 = aux0_clk2x180
  PORT aux0_clk2x270 = aux0_clk2x270
  PORT epb_clk       = epb_clk
  PORT idelay_rst    = sys_reset
  PORT idelay_rdy    = idelay_rdy
END

BEGIN reset_block
  PARAMETER INSTANCE = reset_block_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER DELAY    = 10
  PARAMETER WIDTH    = 50
  PORT clk           = epb_clk
  PORT async_reset_i = 0b0
  PORT reset_i       = 0b0
  PORT reset_o       = sys_reset
END

BEGIN opb_v20
  PARAMETER INSTANCE = opb0
  PARAMETER HW_VER = 1.10.c
  PARAMETER C_EXT_RESET_HIGH = 1
  PARAMETER C_REG_GRANTS = 0
  PORT SYS_Rst = 0b0
  PORT OPB_Clk = epb_clk
END

BEGIN epb_opb_bridge
  PARAMETER INSTANCE = epb_opb_bridge_inst
  PARAMETER HW_VER   = 1.00.a
  BUS_INTERFACE MOPB = opb0
  PORT OPB_Clk       = epb_clk
  PORT sys_reset     = 0b0
  PORT epb_data_oe_n = epb_data_oe_n
  PORT epb_cs_n      = epb_cs_n_int
  PORT epb_oe_n      = epb_oe_n_int
  PORT epb_r_w_n     = epb_r_w_n_int
  PORT epb_be_n      = epb_be_n_int
  PORT epb_addr      = epb_addr_int
  PORT epb_addr_gp   = epb_addr_gp_int
  PORT epb_data_i    = epb_data_i
  PORT epb_data_o    = epb_data_o
  PORT epb_rdy       = epb_rdy_buf
  PORT epb_rdy_oe    = epb_rdy_oe
END

BEGIN epb_infrastructure
  PARAMETER INSTANCE   = epb_infrastructure_inst
  PARAMETER HW_VER     = 1.00.a

  PORT epb_rdy_buf     = epb_rdy
  PORT epb_rdy         = epb_rdy_buf
  PORT epb_rdy_oe      = epb_rdy_oe
  PORT epb_data_buf    = epb_data
  PORT epb_data_oe_n_i = epb_data_oe_n
  PORT epb_data_out_i  = epb_data_o
  PORT epb_data_in_o   = epb_data_i
  PORT epb_oe_n_buf    = epb_oe_n
  PORT epb_oe_n        = epb_oe_n_int
  PORT epb_cs_n_buf    = epb_cs_n
  PORT epb_cs_n        = epb_cs_n_int
  PORT epb_be_n_buf    = epb_be_n
  PORT epb_be_n        = epb_be_n_int
  PORT epb_r_w_n_buf   = epb_r_w_n
  PORT epb_r_w_n       = epb_r_w_n_int
  PORT epb_addr_buf    = epb_addr
  PORT epb_addr        = epb_addr_int
  PORT epb_addr_gp_buf = epb_addr_gp
  PORT epb_addr_gp     = epb_addr_gp_int
END

BEGIN sys_block
  PARAMETER INSTANCE = sys_block_inst
  PARAMETER HW_VER = 1.00.a

  PARAMETER BOARD_ID     = 0xB00B
  PARAMETER REV_MAJOR    = 0x1
  PARAMETER REV_MINOR    = 0x0
  PARAMETER REV_RCS      = 0x0
  PARAMETER RCS_UPTODATE = 0x0

  PARAMETER C_BASEADDR   = 0x00000000
  PARAMETER C_HIGHADDR   = 0x0000FFFF
  BUS_INTERFACE SOPB = opb0

  PORT OPB_Clk    = epb_clk
  PORT soft_reset = soft_reset
  PORT irq_n      = ppc_irq_n
  PORT app_irq    = 0x0000

  PORT fab_clk    = adc1_clk
END

##############################################
# User XSG IP core                           #
##############################################

BEGIN timestamper
 PARAMETER INSTANCE = timestamper_XSG_core_config
 PARAMETER HW_VER = 1.00.a
 PORT clk = adc1_clk
 PORT timestamper_adc_mkid_user_data_i0 = timestamper_adc_mkid_user_data_i0
 PORT timestamper_adc_mkid_user_data_i1 = timestamper_adc_mkid_user_data_i1
 PORT timestamper_adc_mkid_user_data_q0 = timestamper_adc_mkid_user_data_q0
 PORT timestamper_adc_mkid_user_data_q1 = timestamper_adc_mkid_user_data_q1
 PORT timestamper_adc_mkid_user_sync = timestamper_adc_mkid_user_sync
 PORT timestamper_pulses_addr_user_data_in = timestamper_pulses_addr_user_data_in
 PORT timestamper_pulses_bram0_data_out = timestamper_pulses_bram0_data_out
 PORT timestamper_pulses_bram0_addr = timestamper_pulses_bram0_addr
 PORT timestamper_pulses_bram0_data_in = timestamper_pulses_bram0_data_in
 PORT timestamper_pulses_bram0_we = timestamper_pulses_bram0_we
 PORT timestamper_pulses_bram1_data_out = timestamper_pulses_bram1_data_out
 PORT timestamper_pulses_bram1_addr = timestamper_pulses_bram1_addr
 PORT timestamper_pulses_bram1_data_in = timestamper_pulses_bram1_data_in
 PORT timestamper_pulses_bram1_we = timestamper_pulses_bram1_we
 PORT timestamper_seconds_user_data_in = timestamper_seconds_user_data_in
 PORT timestamper_startBuffer_user_data_out = timestamper_startBuffer_user_data_out
END

############################
# Simulink interfaces      #
############################

# timestamper/XSG core config


# timestamper/adc_mkid
BEGIN adc_mkid_interface
 PARAMETER INSTANCE = timestamper_adc_mkid
 PARAMETER HW_VER = 1.00.a
 PARAMETER OUTPUT_CLK = 1
 PORT user_data_i0 = timestamper_adc_mkid_user_data_i0
 PORT user_data_i1 = timestamper_adc_mkid_user_data_i1
 PORT user_data_q0 = timestamper_adc_mkid_user_data_q0
 PORT user_data_q1 = timestamper_adc_mkid_user_data_q1
 PORT user_sync = timestamper_adc_mkid_user_sync
 PORT DRDY_I_p = adcmkid1_DRDY_I_p
 PORT DRDY_I_n = adcmkid1_DRDY_I_n
 PORT DRDY_Q_p = adcmkid1_DRDY_Q_p
 PORT DRDY_Q_n = adcmkid1_DRDY_Q_n
 PORT DI_p = adcmkid1_DI_p
 PORT DI_n = adcmkid1_DI_n
 PORT DQ_p = adcmkid1_DQ_p
 PORT DQ_n = adcmkid1_DQ_n
 PORT ADC_ext_in_p = adcmkid1_ADC_ext_in_p
 PORT ADC_ext_in_n = adcmkid1_ADC_ext_in_n
 PORT fpga_clk = adc1_clk
 PORT adc_clk_out = adc1_clk
 PORT adc_clk90_out = adc1_clk90
 PORT adc_clk180_out = adc1_clk180
 PORT adc_clk270_out = adc1_clk270
 PORT adc_dcm_locked = adc1_dcm_locked
END
PORT adcmkid1_DRDY_I_p = adcmkid1_DRDY_I_p, DIR = in, SIGIS = CLK, CLK_FREQ = 256000000
PORT adcmkid1_DRDY_I_n = adcmkid1_DRDY_I_n, DIR = in, SIGIS = CLK, CLK_FREQ = 256000000
PORT adcmkid1_DRDY_Q_p = adcmkid1_DRDY_Q_p, DIR = in, SIGIS = CLK, CLK_FREQ = 256000000
PORT adcmkid1_DRDY_Q_n = adcmkid1_DRDY_Q_n, DIR = in, SIGIS = CLK, CLK_FREQ = 256000000
PORT adcmkid1_DI_p = adcmkid1_DI_p, DIR = in, VEC = [11:0]
PORT adcmkid1_DI_n = adcmkid1_DI_n, DIR = in, VEC = [11:0]
PORT adcmkid1_DQ_p = adcmkid1_DQ_p, DIR = in, VEC = [11:0]
PORT adcmkid1_DQ_n = adcmkid1_DQ_n, DIR = in, VEC = [11:0]
PORT adcmkid1_ADC_ext_in_p = adcmkid1_ADC_ext_in_p, DIR = in
PORT adcmkid1_ADC_ext_in_n = adcmkid1_ADC_ext_in_n, DIR = in

# timestamper/pulses/addr
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = timestamper_pulses_addr
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x010000FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = timestamper_pulses_addr_user_data_in
 PORT user_clk = adc1_clk
END

# timestamper/pulses/bram0
BEGIN bram_if
 PARAMETER INSTANCE = timestamper_pulses_bram0_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 14
 BUS_INTERFACE PORTA = timestamper_pulses_bram0_ramblk_porta
 PORT clk_in   = adc1_clk
 PORT addr     = timestamper_pulses_bram0_addr    
 PORT data_in  = timestamper_pulses_bram0_data_in 
 PORT data_out = timestamper_pulses_bram0_data_out
 PORT we       = timestamper_pulses_bram0_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = timestamper_pulses_bram0_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = timestamper_pulses_bram0_ramblk_porta
 BUS_INTERFACE PORTB = timestamper_pulses_bram0_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = timestamper_pulses_bram0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01010000
 PARAMETER C_HIGHADDR = 0x0101FFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = timestamper_pulses_bram0_ramblk_portb
END


# timestamper/pulses/bram1
BEGIN bram_if
 PARAMETER INSTANCE = timestamper_pulses_bram1_ramif
 PARAMETER HW_VER = 1.00.a
 PARAMETER ADDR_SIZE = 14
 BUS_INTERFACE PORTA = timestamper_pulses_bram1_ramblk_porta
 PORT clk_in   = adc1_clk
 PORT addr     = timestamper_pulses_bram1_addr    
 PORT data_in  = timestamper_pulses_bram1_data_in 
 PORT data_out = timestamper_pulses_bram1_data_out
 PORT we       = timestamper_pulses_bram1_we      
END

BEGIN bram_block
 PARAMETER INSTANCE = timestamper_pulses_bram1_ramblk
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = timestamper_pulses_bram1_ramblk_porta
 BUS_INTERFACE PORTB = timestamper_pulses_bram1_ramblk_portb
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = timestamper_pulses_bram1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0x01020000
 PARAMETER C_HIGHADDR = 0x0102FFFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE PORTA = timestamper_pulses_bram1_ramblk_portb
END


# timestamper/seconds
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = timestamper_seconds
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01030000
 PARAMETER C_HIGHADDR = 0x010300FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = timestamper_seconds_user_data_in
 PORT user_clk = adc1_clk
END

# timestamper/startBuffer
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = timestamper_startBuffer
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01030100
 PARAMETER C_HIGHADDR = 0x010301FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = timestamper_startBuffer_user_data_out
 PORT user_clk = adc1_clk
END

