Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap processing_system7_vip_v1_0_6 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/processing_system7_vip_v1_0_6 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:05:33 on May 03,2019
vlog -64 -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip "+incdir+/home/dmonk/.cxl.ip/incl" -sv -work processing_system7_vip_v1_0_6 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/processing_system7_vip_v1_0_6/.cxl.systemverilog.processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6.lin64.cmf 
-- Compiling module processing_system7_vip_v1_0_6_arb_wr
-- Compiling module processing_system7_vip_v1_0_6_arb_rd
-- Compiling module processing_system7_vip_v1_0_6_arb_wr_4
-- Compiling module processing_system7_vip_v1_0_6_arb_rd_4
-- Compiling module processing_system7_vip_v1_0_6_arb_hp2_3
-- Compiling module processing_system7_vip_v1_0_6_arb_hp0_1
-- Compiling module processing_system7_vip_v1_0_6_ssw_hp
-- Compiling module processing_system7_vip_v1_0_6_sparse_mem
-- Compiling module processing_system7_vip_v1_0_6_reg_map
-- Compiling module processing_system7_vip_v1_0_6_ocm_mem
-- Compiling module processing_system7_vip_v1_0_6_intr_wr_mem
-- Compiling module processing_system7_vip_v1_0_6_intr_rd_mem
-- Compiling module processing_system7_vip_v1_0_6_fmsw_gp
-- Compiling module processing_system7_vip_v1_0_6_regc
-- Compiling module processing_system7_vip_v1_0_6_ocmc
-- Compiling module processing_system7_vip_v1_0_6_interconnect_model
-- Compiling module processing_system7_vip_v1_0_6_gen_reset
-- Compiling module processing_system7_vip_v1_0_6_gen_clock
-- Compiling module processing_system7_vip_v1_0_6_ddrc
-- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module processing_system7_vip_v1_0_6_axi_slave
-- Compiling module processing_system7_vip_v1_0_6_axi_slave_acp
-- Compiling module processing_system7_vip_v1_0_6_axi_master
-- Compiling module processing_system7_vip_v1_0_6_afi_slave
-- Compiling module processing_system7_vip_v1_0_6

Top level modules:
	processing_system7_vip_v1_0_6_intr_wr_mem
	processing_system7_vip_v1_0_6
End time: 13:05:33 on May 03,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
