// Seed: 1424337551
module module_0;
  if (-1) wire id_1, id_2;
  assign id_2 = -1;
  assign id_1 = $unsigned(93);
  ;
  logic id_3;
  ;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    input wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri id_14,
    input wire id_15,
    input tri0 id_16,
    output tri id_17,
    output supply1 id_18,
    output tri0 id_19,
    output uwire id_20
);
  parameter id_22 = -1;
  assign id_14 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
