module module_0 (
    output [id_1 : id_1] id_2,
    input logic id_3
);
  id_4 id_5 (
      .id_2(id_3),
      .id_1(id_3),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_3)
  );
endmodule
