// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module squeeze_1 (
        in_0_V_V_dout,
        in_0_V_V_empty_n,
        in_0_V_V_read,
        in_1_V_V_dout,
        in_1_V_V_empty_n,
        in_1_V_V_read,
        in_2_V_V_dout,
        in_2_V_V_empty_n,
        in_2_V_V_read,
        in_3_V_V_dout,
        in_3_V_V_empty_n,
        in_3_V_V_read,
        in_4_V_V_dout,
        in_4_V_V_empty_n,
        in_4_V_V_read,
        in_5_V_V_dout,
        in_5_V_V_empty_n,
        in_5_V_V_read,
        in_6_V_V_dout,
        in_6_V_V_empty_n,
        in_6_V_V_read,
        in_7_V_V_dout,
        in_7_V_V_empty_n,
        in_7_V_V_read,
        in_8_V_V_dout,
        in_8_V_V_empty_n,
        in_8_V_V_read,
        in_9_V_V_dout,
        in_9_V_V_empty_n,
        in_9_V_V_read,
        in_10_V_V_dout,
        in_10_V_V_empty_n,
        in_10_V_V_read,
        in_11_V_V_dout,
        in_11_V_V_empty_n,
        in_11_V_V_read,
        in_12_V_V_dout,
        in_12_V_V_empty_n,
        in_12_V_V_read,
        in_13_V_V_dout,
        in_13_V_V_empty_n,
        in_13_V_V_read,
        in_14_V_V_dout,
        in_14_V_V_empty_n,
        in_14_V_V_read,
        in_15_V_V_dout,
        in_15_V_V_empty_n,
        in_15_V_V_read,
        out_0_V_V_din,
        out_0_V_V_full_n,
        out_0_V_V_write,
        out_1_V_V_din,
        out_1_V_V_full_n,
        out_1_V_V_write,
        out_2_V_V_din,
        out_2_V_V_full_n,
        out_2_V_V_write,
        out_3_V_V_din,
        out_3_V_V_full_n,
        out_3_V_V_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [15:0] in_0_V_V_dout;
input   in_0_V_V_empty_n;
output   in_0_V_V_read;
input  [15:0] in_1_V_V_dout;
input   in_1_V_V_empty_n;
output   in_1_V_V_read;
input  [15:0] in_2_V_V_dout;
input   in_2_V_V_empty_n;
output   in_2_V_V_read;
input  [15:0] in_3_V_V_dout;
input   in_3_V_V_empty_n;
output   in_3_V_V_read;
input  [15:0] in_4_V_V_dout;
input   in_4_V_V_empty_n;
output   in_4_V_V_read;
input  [15:0] in_5_V_V_dout;
input   in_5_V_V_empty_n;
output   in_5_V_V_read;
input  [15:0] in_6_V_V_dout;
input   in_6_V_V_empty_n;
output   in_6_V_V_read;
input  [15:0] in_7_V_V_dout;
input   in_7_V_V_empty_n;
output   in_7_V_V_read;
input  [15:0] in_8_V_V_dout;
input   in_8_V_V_empty_n;
output   in_8_V_V_read;
input  [15:0] in_9_V_V_dout;
input   in_9_V_V_empty_n;
output   in_9_V_V_read;
input  [15:0] in_10_V_V_dout;
input   in_10_V_V_empty_n;
output   in_10_V_V_read;
input  [15:0] in_11_V_V_dout;
input   in_11_V_V_empty_n;
output   in_11_V_V_read;
input  [15:0] in_12_V_V_dout;
input   in_12_V_V_empty_n;
output   in_12_V_V_read;
input  [15:0] in_13_V_V_dout;
input   in_13_V_V_empty_n;
output   in_13_V_V_read;
input  [15:0] in_14_V_V_dout;
input   in_14_V_V_empty_n;
output   in_14_V_V_read;
input  [15:0] in_15_V_V_dout;
input   in_15_V_V_empty_n;
output   in_15_V_V_read;
output  [15:0] out_0_V_V_din;
input   out_0_V_V_full_n;
output   out_0_V_V_write;
output  [15:0] out_1_V_V_din;
input   out_1_V_V_full_n;
output   out_1_V_V_write;
output  [15:0] out_2_V_V_din;
input   out_2_V_V_full_n;
output   out_2_V_V_write;
output  [15:0] out_3_V_V_din;
input   out_3_V_V_full_n;
output   out_3_V_V_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    squeeze_in_1_U0_ap_start;
wire    squeeze_in_1_U0_ap_done;
wire    squeeze_in_1_U0_ap_continue;
wire    squeeze_in_1_U0_ap_idle;
wire    squeeze_in_1_U0_ap_ready;
wire    squeeze_in_1_U0_start_out;
wire    squeeze_in_1_U0_start_write;
wire    squeeze_in_1_U0_in_0_V_V_read;
wire    squeeze_in_1_U0_in_1_V_V_read;
wire    squeeze_in_1_U0_in_2_V_V_read;
wire    squeeze_in_1_U0_in_3_V_V_read;
wire    squeeze_in_1_U0_in_4_V_V_read;
wire    squeeze_in_1_U0_in_5_V_V_read;
wire    squeeze_in_1_U0_in_6_V_V_read;
wire    squeeze_in_1_U0_in_7_V_V_read;
wire    squeeze_in_1_U0_in_8_V_V_read;
wire    squeeze_in_1_U0_in_9_V_V_read;
wire    squeeze_in_1_U0_in_10_V_V_read;
wire    squeeze_in_1_U0_in_11_V_V_read;
wire    squeeze_in_1_U0_in_12_V_V_read;
wire    squeeze_in_1_U0_in_13_V_V_read;
wire    squeeze_in_1_U0_in_14_V_V_read;
wire    squeeze_in_1_U0_in_15_V_V_read;
wire   [15:0] squeeze_in_1_U0_out_0_V_V_din;
wire    squeeze_in_1_U0_out_0_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_1_V_V_din;
wire    squeeze_in_1_U0_out_1_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_2_V_V_din;
wire    squeeze_in_1_U0_out_2_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_3_V_V_din;
wire    squeeze_in_1_U0_out_3_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_4_V_V_din;
wire    squeeze_in_1_U0_out_4_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_5_V_V_din;
wire    squeeze_in_1_U0_out_5_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_6_V_V_din;
wire    squeeze_in_1_U0_out_6_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_7_V_V_din;
wire    squeeze_in_1_U0_out_7_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_8_V_V_din;
wire    squeeze_in_1_U0_out_8_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_9_V_V_din;
wire    squeeze_in_1_U0_out_9_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_10_V_V_din;
wire    squeeze_in_1_U0_out_10_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_11_V_V_din;
wire    squeeze_in_1_U0_out_11_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_12_V_V_din;
wire    squeeze_in_1_U0_out_12_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_13_V_V_din;
wire    squeeze_in_1_U0_out_13_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_14_V_V_din;
wire    squeeze_in_1_U0_out_14_V_V_write;
wire   [15:0] squeeze_in_1_U0_out_15_V_V_din;
wire    squeeze_in_1_U0_out_15_V_V_write;
wire    squeeze_out_U0_ap_start;
wire    squeeze_out_U0_ap_done;
wire    squeeze_out_U0_ap_continue;
wire    squeeze_out_U0_ap_idle;
wire    squeeze_out_U0_ap_ready;
wire    squeeze_out_U0_in_9_V_V_read;
wire    squeeze_out_U0_in_13_V_V_read;
wire    squeeze_out_U0_in_5_V_V_read;
wire    squeeze_out_U0_in_1_V_V_read;
wire    squeeze_out_U0_in_15_V_V_read;
wire    squeeze_out_U0_in_0_V_V_read;
wire    squeeze_out_U0_in_2_V_V_read;
wire    squeeze_out_U0_in_3_V_V_read;
wire    squeeze_out_U0_in_4_V_V_read;
wire    squeeze_out_U0_in_6_V_V_read;
wire    squeeze_out_U0_in_7_V_V_read;
wire    squeeze_out_U0_in_8_V_V_read;
wire    squeeze_out_U0_in_10_V_V_read;
wire    squeeze_out_U0_in_11_V_V_read;
wire    squeeze_out_U0_in_12_V_V_read;
wire    squeeze_out_U0_in_14_V_V_read;
wire   [15:0] squeeze_out_U0_out_0_V_V_din;
wire    squeeze_out_U0_out_0_V_V_write;
wire   [15:0] squeeze_out_U0_out_1_V_V_din;
wire    squeeze_out_U0_out_1_V_V_write;
wire   [15:0] squeeze_out_U0_out_2_V_V_din;
wire    squeeze_out_U0_out_2_V_V_write;
wire   [15:0] squeeze_out_U0_out_3_V_V_din;
wire    squeeze_out_U0_out_3_V_V_write;
wire    ap_sync_continue;
wire    cache_0_full_n;
wire   [15:0] cache_0_dout;
wire    cache_0_empty_n;
wire    cache_1_full_n;
wire   [15:0] cache_1_dout;
wire    cache_1_empty_n;
wire    cache_2_full_n;
wire   [15:0] cache_2_dout;
wire    cache_2_empty_n;
wire    cache_3_full_n;
wire   [15:0] cache_3_dout;
wire    cache_3_empty_n;
wire    cache_4_full_n;
wire   [15:0] cache_4_dout;
wire    cache_4_empty_n;
wire    cache_5_full_n;
wire   [15:0] cache_5_dout;
wire    cache_5_empty_n;
wire    cache_6_full_n;
wire   [15:0] cache_6_dout;
wire    cache_6_empty_n;
wire    cache_7_full_n;
wire   [15:0] cache_7_dout;
wire    cache_7_empty_n;
wire    cache_8_full_n;
wire   [15:0] cache_8_dout;
wire    cache_8_empty_n;
wire    cache_9_full_n;
wire   [15:0] cache_9_dout;
wire    cache_9_empty_n;
wire    cache_10_full_n;
wire   [15:0] cache_10_dout;
wire    cache_10_empty_n;
wire    cache_11_full_n;
wire   [15:0] cache_11_dout;
wire    cache_11_empty_n;
wire    cache_12_full_n;
wire   [15:0] cache_12_dout;
wire    cache_12_empty_n;
wire    cache_13_full_n;
wire   [15:0] cache_13_dout;
wire    cache_13_empty_n;
wire    cache_14_full_n;
wire   [15:0] cache_14_dout;
wire    cache_14_empty_n;
wire    cache_15_full_n;
wire   [15:0] cache_15_dout;
wire    cache_15_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_squeeze_out_U0_din;
wire    start_for_squeeze_out_U0_full_n;
wire   [0:0] start_for_squeeze_out_U0_dout;
wire    start_for_squeeze_out_U0_empty_n;
wire    squeeze_out_U0_start_full_n;
wire    squeeze_out_U0_start_write;

squeeze_in_1 squeeze_in_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(squeeze_in_1_U0_ap_start),
    .start_full_n(start_for_squeeze_out_U0_full_n),
    .ap_done(squeeze_in_1_U0_ap_done),
    .ap_continue(squeeze_in_1_U0_ap_continue),
    .ap_idle(squeeze_in_1_U0_ap_idle),
    .ap_ready(squeeze_in_1_U0_ap_ready),
    .start_out(squeeze_in_1_U0_start_out),
    .start_write(squeeze_in_1_U0_start_write),
    .in_0_V_V_dout(in_0_V_V_dout),
    .in_0_V_V_empty_n(in_0_V_V_empty_n),
    .in_0_V_V_read(squeeze_in_1_U0_in_0_V_V_read),
    .in_1_V_V_dout(in_1_V_V_dout),
    .in_1_V_V_empty_n(in_1_V_V_empty_n),
    .in_1_V_V_read(squeeze_in_1_U0_in_1_V_V_read),
    .in_2_V_V_dout(in_2_V_V_dout),
    .in_2_V_V_empty_n(in_2_V_V_empty_n),
    .in_2_V_V_read(squeeze_in_1_U0_in_2_V_V_read),
    .in_3_V_V_dout(in_3_V_V_dout),
    .in_3_V_V_empty_n(in_3_V_V_empty_n),
    .in_3_V_V_read(squeeze_in_1_U0_in_3_V_V_read),
    .in_4_V_V_dout(in_4_V_V_dout),
    .in_4_V_V_empty_n(in_4_V_V_empty_n),
    .in_4_V_V_read(squeeze_in_1_U0_in_4_V_V_read),
    .in_5_V_V_dout(in_5_V_V_dout),
    .in_5_V_V_empty_n(in_5_V_V_empty_n),
    .in_5_V_V_read(squeeze_in_1_U0_in_5_V_V_read),
    .in_6_V_V_dout(in_6_V_V_dout),
    .in_6_V_V_empty_n(in_6_V_V_empty_n),
    .in_6_V_V_read(squeeze_in_1_U0_in_6_V_V_read),
    .in_7_V_V_dout(in_7_V_V_dout),
    .in_7_V_V_empty_n(in_7_V_V_empty_n),
    .in_7_V_V_read(squeeze_in_1_U0_in_7_V_V_read),
    .in_8_V_V_dout(in_8_V_V_dout),
    .in_8_V_V_empty_n(in_8_V_V_empty_n),
    .in_8_V_V_read(squeeze_in_1_U0_in_8_V_V_read),
    .in_9_V_V_dout(in_9_V_V_dout),
    .in_9_V_V_empty_n(in_9_V_V_empty_n),
    .in_9_V_V_read(squeeze_in_1_U0_in_9_V_V_read),
    .in_10_V_V_dout(in_10_V_V_dout),
    .in_10_V_V_empty_n(in_10_V_V_empty_n),
    .in_10_V_V_read(squeeze_in_1_U0_in_10_V_V_read),
    .in_11_V_V_dout(in_11_V_V_dout),
    .in_11_V_V_empty_n(in_11_V_V_empty_n),
    .in_11_V_V_read(squeeze_in_1_U0_in_11_V_V_read),
    .in_12_V_V_dout(in_12_V_V_dout),
    .in_12_V_V_empty_n(in_12_V_V_empty_n),
    .in_12_V_V_read(squeeze_in_1_U0_in_12_V_V_read),
    .in_13_V_V_dout(in_13_V_V_dout),
    .in_13_V_V_empty_n(in_13_V_V_empty_n),
    .in_13_V_V_read(squeeze_in_1_U0_in_13_V_V_read),
    .in_14_V_V_dout(in_14_V_V_dout),
    .in_14_V_V_empty_n(in_14_V_V_empty_n),
    .in_14_V_V_read(squeeze_in_1_U0_in_14_V_V_read),
    .in_15_V_V_dout(in_15_V_V_dout),
    .in_15_V_V_empty_n(in_15_V_V_empty_n),
    .in_15_V_V_read(squeeze_in_1_U0_in_15_V_V_read),
    .out_0_V_V_din(squeeze_in_1_U0_out_0_V_V_din),
    .out_0_V_V_full_n(cache_0_full_n),
    .out_0_V_V_write(squeeze_in_1_U0_out_0_V_V_write),
    .out_1_V_V_din(squeeze_in_1_U0_out_1_V_V_din),
    .out_1_V_V_full_n(cache_1_full_n),
    .out_1_V_V_write(squeeze_in_1_U0_out_1_V_V_write),
    .out_2_V_V_din(squeeze_in_1_U0_out_2_V_V_din),
    .out_2_V_V_full_n(cache_2_full_n),
    .out_2_V_V_write(squeeze_in_1_U0_out_2_V_V_write),
    .out_3_V_V_din(squeeze_in_1_U0_out_3_V_V_din),
    .out_3_V_V_full_n(cache_3_full_n),
    .out_3_V_V_write(squeeze_in_1_U0_out_3_V_V_write),
    .out_4_V_V_din(squeeze_in_1_U0_out_4_V_V_din),
    .out_4_V_V_full_n(cache_4_full_n),
    .out_4_V_V_write(squeeze_in_1_U0_out_4_V_V_write),
    .out_5_V_V_din(squeeze_in_1_U0_out_5_V_V_din),
    .out_5_V_V_full_n(cache_5_full_n),
    .out_5_V_V_write(squeeze_in_1_U0_out_5_V_V_write),
    .out_6_V_V_din(squeeze_in_1_U0_out_6_V_V_din),
    .out_6_V_V_full_n(cache_6_full_n),
    .out_6_V_V_write(squeeze_in_1_U0_out_6_V_V_write),
    .out_7_V_V_din(squeeze_in_1_U0_out_7_V_V_din),
    .out_7_V_V_full_n(cache_7_full_n),
    .out_7_V_V_write(squeeze_in_1_U0_out_7_V_V_write),
    .out_8_V_V_din(squeeze_in_1_U0_out_8_V_V_din),
    .out_8_V_V_full_n(cache_8_full_n),
    .out_8_V_V_write(squeeze_in_1_U0_out_8_V_V_write),
    .out_9_V_V_din(squeeze_in_1_U0_out_9_V_V_din),
    .out_9_V_V_full_n(cache_9_full_n),
    .out_9_V_V_write(squeeze_in_1_U0_out_9_V_V_write),
    .out_10_V_V_din(squeeze_in_1_U0_out_10_V_V_din),
    .out_10_V_V_full_n(cache_10_full_n),
    .out_10_V_V_write(squeeze_in_1_U0_out_10_V_V_write),
    .out_11_V_V_din(squeeze_in_1_U0_out_11_V_V_din),
    .out_11_V_V_full_n(cache_11_full_n),
    .out_11_V_V_write(squeeze_in_1_U0_out_11_V_V_write),
    .out_12_V_V_din(squeeze_in_1_U0_out_12_V_V_din),
    .out_12_V_V_full_n(cache_12_full_n),
    .out_12_V_V_write(squeeze_in_1_U0_out_12_V_V_write),
    .out_13_V_V_din(squeeze_in_1_U0_out_13_V_V_din),
    .out_13_V_V_full_n(cache_13_full_n),
    .out_13_V_V_write(squeeze_in_1_U0_out_13_V_V_write),
    .out_14_V_V_din(squeeze_in_1_U0_out_14_V_V_din),
    .out_14_V_V_full_n(cache_14_full_n),
    .out_14_V_V_write(squeeze_in_1_U0_out_14_V_V_write),
    .out_15_V_V_din(squeeze_in_1_U0_out_15_V_V_din),
    .out_15_V_V_full_n(cache_15_full_n),
    .out_15_V_V_write(squeeze_in_1_U0_out_15_V_V_write)
);

squeeze_out squeeze_out_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(squeeze_out_U0_ap_start),
    .ap_done(squeeze_out_U0_ap_done),
    .ap_continue(squeeze_out_U0_ap_continue),
    .ap_idle(squeeze_out_U0_ap_idle),
    .ap_ready(squeeze_out_U0_ap_ready),
    .in_9_V_V_dout(cache_9_dout),
    .in_9_V_V_empty_n(cache_9_empty_n),
    .in_9_V_V_read(squeeze_out_U0_in_9_V_V_read),
    .in_13_V_V_dout(cache_13_dout),
    .in_13_V_V_empty_n(cache_13_empty_n),
    .in_13_V_V_read(squeeze_out_U0_in_13_V_V_read),
    .in_5_V_V_dout(cache_5_dout),
    .in_5_V_V_empty_n(cache_5_empty_n),
    .in_5_V_V_read(squeeze_out_U0_in_5_V_V_read),
    .in_1_V_V_dout(cache_1_dout),
    .in_1_V_V_empty_n(cache_1_empty_n),
    .in_1_V_V_read(squeeze_out_U0_in_1_V_V_read),
    .in_15_V_V_dout(cache_15_dout),
    .in_15_V_V_empty_n(cache_15_empty_n),
    .in_15_V_V_read(squeeze_out_U0_in_15_V_V_read),
    .in_0_V_V_dout(cache_0_dout),
    .in_0_V_V_empty_n(cache_0_empty_n),
    .in_0_V_V_read(squeeze_out_U0_in_0_V_V_read),
    .in_2_V_V_dout(cache_2_dout),
    .in_2_V_V_empty_n(cache_2_empty_n),
    .in_2_V_V_read(squeeze_out_U0_in_2_V_V_read),
    .in_3_V_V_dout(cache_3_dout),
    .in_3_V_V_empty_n(cache_3_empty_n),
    .in_3_V_V_read(squeeze_out_U0_in_3_V_V_read),
    .in_4_V_V_dout(cache_4_dout),
    .in_4_V_V_empty_n(cache_4_empty_n),
    .in_4_V_V_read(squeeze_out_U0_in_4_V_V_read),
    .in_6_V_V_dout(cache_6_dout),
    .in_6_V_V_empty_n(cache_6_empty_n),
    .in_6_V_V_read(squeeze_out_U0_in_6_V_V_read),
    .in_7_V_V_dout(cache_7_dout),
    .in_7_V_V_empty_n(cache_7_empty_n),
    .in_7_V_V_read(squeeze_out_U0_in_7_V_V_read),
    .in_8_V_V_dout(cache_8_dout),
    .in_8_V_V_empty_n(cache_8_empty_n),
    .in_8_V_V_read(squeeze_out_U0_in_8_V_V_read),
    .in_10_V_V_dout(cache_10_dout),
    .in_10_V_V_empty_n(cache_10_empty_n),
    .in_10_V_V_read(squeeze_out_U0_in_10_V_V_read),
    .in_11_V_V_dout(cache_11_dout),
    .in_11_V_V_empty_n(cache_11_empty_n),
    .in_11_V_V_read(squeeze_out_U0_in_11_V_V_read),
    .in_12_V_V_dout(cache_12_dout),
    .in_12_V_V_empty_n(cache_12_empty_n),
    .in_12_V_V_read(squeeze_out_U0_in_12_V_V_read),
    .in_14_V_V_dout(cache_14_dout),
    .in_14_V_V_empty_n(cache_14_empty_n),
    .in_14_V_V_read(squeeze_out_U0_in_14_V_V_read),
    .out_0_V_V_din(squeeze_out_U0_out_0_V_V_din),
    .out_0_V_V_full_n(out_0_V_V_full_n),
    .out_0_V_V_write(squeeze_out_U0_out_0_V_V_write),
    .out_1_V_V_din(squeeze_out_U0_out_1_V_V_din),
    .out_1_V_V_full_n(out_1_V_V_full_n),
    .out_1_V_V_write(squeeze_out_U0_out_1_V_V_write),
    .out_2_V_V_din(squeeze_out_U0_out_2_V_V_din),
    .out_2_V_V_full_n(out_2_V_V_full_n),
    .out_2_V_V_write(squeeze_out_U0_out_2_V_V_write),
    .out_3_V_V_din(squeeze_out_U0_out_3_V_V_din),
    .out_3_V_V_full_n(out_3_V_V_full_n),
    .out_3_V_V_write(squeeze_out_U0_out_3_V_V_write)
);

fifo_w16_d2_A_x5 cache_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_0_V_V_din),
    .if_full_n(cache_0_full_n),
    .if_write(squeeze_in_1_U0_out_0_V_V_write),
    .if_dout(cache_0_dout),
    .if_empty_n(cache_0_empty_n),
    .if_read(squeeze_out_U0_in_0_V_V_read)
);

fifo_w16_d2_A_x5 cache_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_1_V_V_din),
    .if_full_n(cache_1_full_n),
    .if_write(squeeze_in_1_U0_out_1_V_V_write),
    .if_dout(cache_1_dout),
    .if_empty_n(cache_1_empty_n),
    .if_read(squeeze_out_U0_in_1_V_V_read)
);

fifo_w16_d2_A_x5 cache_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_2_V_V_din),
    .if_full_n(cache_2_full_n),
    .if_write(squeeze_in_1_U0_out_2_V_V_write),
    .if_dout(cache_2_dout),
    .if_empty_n(cache_2_empty_n),
    .if_read(squeeze_out_U0_in_2_V_V_read)
);

fifo_w16_d2_A_x5 cache_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_3_V_V_din),
    .if_full_n(cache_3_full_n),
    .if_write(squeeze_in_1_U0_out_3_V_V_write),
    .if_dout(cache_3_dout),
    .if_empty_n(cache_3_empty_n),
    .if_read(squeeze_out_U0_in_3_V_V_read)
);

fifo_w16_d2_A_x5 cache_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_4_V_V_din),
    .if_full_n(cache_4_full_n),
    .if_write(squeeze_in_1_U0_out_4_V_V_write),
    .if_dout(cache_4_dout),
    .if_empty_n(cache_4_empty_n),
    .if_read(squeeze_out_U0_in_4_V_V_read)
);

fifo_w16_d2_A_x5 cache_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_5_V_V_din),
    .if_full_n(cache_5_full_n),
    .if_write(squeeze_in_1_U0_out_5_V_V_write),
    .if_dout(cache_5_dout),
    .if_empty_n(cache_5_empty_n),
    .if_read(squeeze_out_U0_in_5_V_V_read)
);

fifo_w16_d2_A_x5 cache_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_6_V_V_din),
    .if_full_n(cache_6_full_n),
    .if_write(squeeze_in_1_U0_out_6_V_V_write),
    .if_dout(cache_6_dout),
    .if_empty_n(cache_6_empty_n),
    .if_read(squeeze_out_U0_in_6_V_V_read)
);

fifo_w16_d2_A_x5 cache_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_7_V_V_din),
    .if_full_n(cache_7_full_n),
    .if_write(squeeze_in_1_U0_out_7_V_V_write),
    .if_dout(cache_7_dout),
    .if_empty_n(cache_7_empty_n),
    .if_read(squeeze_out_U0_in_7_V_V_read)
);

fifo_w16_d2_A_x5 cache_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_8_V_V_din),
    .if_full_n(cache_8_full_n),
    .if_write(squeeze_in_1_U0_out_8_V_V_write),
    .if_dout(cache_8_dout),
    .if_empty_n(cache_8_empty_n),
    .if_read(squeeze_out_U0_in_8_V_V_read)
);

fifo_w16_d2_A_x5 cache_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_9_V_V_din),
    .if_full_n(cache_9_full_n),
    .if_write(squeeze_in_1_U0_out_9_V_V_write),
    .if_dout(cache_9_dout),
    .if_empty_n(cache_9_empty_n),
    .if_read(squeeze_out_U0_in_9_V_V_read)
);

fifo_w16_d2_A_x5 cache_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_10_V_V_din),
    .if_full_n(cache_10_full_n),
    .if_write(squeeze_in_1_U0_out_10_V_V_write),
    .if_dout(cache_10_dout),
    .if_empty_n(cache_10_empty_n),
    .if_read(squeeze_out_U0_in_10_V_V_read)
);

fifo_w16_d2_A_x5 cache_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_11_V_V_din),
    .if_full_n(cache_11_full_n),
    .if_write(squeeze_in_1_U0_out_11_V_V_write),
    .if_dout(cache_11_dout),
    .if_empty_n(cache_11_empty_n),
    .if_read(squeeze_out_U0_in_11_V_V_read)
);

fifo_w16_d2_A_x5 cache_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_12_V_V_din),
    .if_full_n(cache_12_full_n),
    .if_write(squeeze_in_1_U0_out_12_V_V_write),
    .if_dout(cache_12_dout),
    .if_empty_n(cache_12_empty_n),
    .if_read(squeeze_out_U0_in_12_V_V_read)
);

fifo_w16_d2_A_x5 cache_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_13_V_V_din),
    .if_full_n(cache_13_full_n),
    .if_write(squeeze_in_1_U0_out_13_V_V_write),
    .if_dout(cache_13_dout),
    .if_empty_n(cache_13_empty_n),
    .if_read(squeeze_out_U0_in_13_V_V_read)
);

fifo_w16_d2_A_x5 cache_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_14_V_V_din),
    .if_full_n(cache_14_full_n),
    .if_write(squeeze_in_1_U0_out_14_V_V_write),
    .if_dout(cache_14_dout),
    .if_empty_n(cache_14_empty_n),
    .if_read(squeeze_out_U0_in_14_V_V_read)
);

fifo_w16_d2_A_x5 cache_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(squeeze_in_1_U0_out_15_V_V_din),
    .if_full_n(cache_15_full_n),
    .if_write(squeeze_in_1_U0_out_15_V_V_write),
    .if_dout(cache_15_dout),
    .if_empty_n(cache_15_empty_n),
    .if_read(squeeze_out_U0_in_15_V_V_read)
);

start_for_squeezebzo start_for_squeezebzo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_squeeze_out_U0_din),
    .if_full_n(start_for_squeeze_out_U0_full_n),
    .if_write(squeeze_in_1_U0_start_write),
    .if_dout(start_for_squeeze_out_U0_dout),
    .if_empty_n(start_for_squeeze_out_U0_empty_n),
    .if_read(squeeze_out_U0_ap_ready)
);

assign ap_done = squeeze_out_U0_ap_done;

assign ap_idle = (squeeze_out_U0_ap_idle & squeeze_in_1_U0_ap_idle);

assign ap_ready = squeeze_in_1_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = squeeze_out_U0_ap_done;

assign ap_sync_ready = squeeze_in_1_U0_ap_ready;

assign in_0_V_V_read = squeeze_in_1_U0_in_0_V_V_read;

assign in_10_V_V_read = squeeze_in_1_U0_in_10_V_V_read;

assign in_11_V_V_read = squeeze_in_1_U0_in_11_V_V_read;

assign in_12_V_V_read = squeeze_in_1_U0_in_12_V_V_read;

assign in_13_V_V_read = squeeze_in_1_U0_in_13_V_V_read;

assign in_14_V_V_read = squeeze_in_1_U0_in_14_V_V_read;

assign in_15_V_V_read = squeeze_in_1_U0_in_15_V_V_read;

assign in_1_V_V_read = squeeze_in_1_U0_in_1_V_V_read;

assign in_2_V_V_read = squeeze_in_1_U0_in_2_V_V_read;

assign in_3_V_V_read = squeeze_in_1_U0_in_3_V_V_read;

assign in_4_V_V_read = squeeze_in_1_U0_in_4_V_V_read;

assign in_5_V_V_read = squeeze_in_1_U0_in_5_V_V_read;

assign in_6_V_V_read = squeeze_in_1_U0_in_6_V_V_read;

assign in_7_V_V_read = squeeze_in_1_U0_in_7_V_V_read;

assign in_8_V_V_read = squeeze_in_1_U0_in_8_V_V_read;

assign in_9_V_V_read = squeeze_in_1_U0_in_9_V_V_read;

assign out_0_V_V_din = squeeze_out_U0_out_0_V_V_din;

assign out_0_V_V_write = squeeze_out_U0_out_0_V_V_write;

assign out_1_V_V_din = squeeze_out_U0_out_1_V_V_din;

assign out_1_V_V_write = squeeze_out_U0_out_1_V_V_write;

assign out_2_V_V_din = squeeze_out_U0_out_2_V_V_din;

assign out_2_V_V_write = squeeze_out_U0_out_2_V_V_write;

assign out_3_V_V_din = squeeze_out_U0_out_3_V_V_din;

assign out_3_V_V_write = squeeze_out_U0_out_3_V_V_write;

assign squeeze_in_1_U0_ap_continue = 1'b1;

assign squeeze_in_1_U0_ap_start = ap_start;

assign squeeze_out_U0_ap_continue = ap_continue;

assign squeeze_out_U0_ap_start = start_for_squeeze_out_U0_empty_n;

assign squeeze_out_U0_start_full_n = 1'b1;

assign squeeze_out_U0_start_write = 1'b0;

assign start_for_squeeze_out_U0_din = 1'b1;

endmodule //squeeze_1
