impl_lib: AAA_SAR_lay_sky2
impl_cell: AAA_Slice_sync
root_dir: gen_outputs/bag_sar
lay_class: skywater130_bag3_sar_adc.layout.sar_sync.SARSlice
#lay_class: bag3_digital.layout.stdcells.util.STDCellWrapper

params:
  tr_widths: &tr_w
    sig: {2: 1, 3: 2}
    cap: {3: 3, 4: 3}
  tr_spaces: &tr_sp
    {}
  sampler_params:
    m_list: [1,1,1,2,2,2,4,4]
    nbits: 4
    sampler_unit_params:
      ridx_n: 1
      seg: 16
      w_n: 84
      pinfo:
        tiles:
          - name: sampler_tile
        tile_specs:
          arr_info:
            lch: 30
            top_layer: 5
            tr_widths:
              sig: {2: 1}
            tr_spaces: {}
          place_info:
            sampler_tile:
              priority: 1
              top_mirror: False
              bot_mirror: False
              row_specs:
                - mos_type: nch
                  width: 84
                  threshold: standard
                  bot_wires: []
                  top_wires:
                    data: ['sig<2:0>']
#                    shared: ['sig']
                - mos_type: nch
                  width: 84
                  threshold: standard
                  bot_wires:
                    data: ['sig<0:2>']
#                    shared: ['sig']
                  top_wires: [['clk', G_MATCH]]
                  flip: True
          abut_list: []
  logic_params:
    w_n: 84
    w_p: 110
    logic_array:
      lower_layer_routing: True
      substrate_row: False
      has_pmos_sw: True
      logic_unit_row_arr: [4, 3, 2]
      flop_out_unit_row_arr: [5, 4] 
      w_n: 84
      w_p: 110
      seg_dict:
        buf_int: [4, 16]
        buf_out: [4, 16]
        logic_scale_list: [1, 1, 1, 1, 1, 1, 2, 2, 2]
        flop_out: 2
        #retimer:
        #  inv: 2
        #  latch: 2
        #  buf: [2, 4]
        logic:
          oai:
            seg: 1
            seg_pstack1: 2
          flop: 2
          oai_fb: 1
          buf: [4, 8]
          nor: 2
          nand_mid: 2
          nand_done: 2
          nand_state: 2
          inv_ret: 2
          inv_done: 2
          inv_state: 2
          buf_state: [1, 2]
          inv_clk: 2
    pinfo:
      tiles:
        - name: logic_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 5
          tr_widths:
            sig: {2: 1}
            clk: {2: 1}
            sup: {2: 1}
          tr_spaces: {}
        place_info:
          logic_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sup', 'sig<0:1>']
                  shared: ['sup']
                top_wires: ['sig<0:2>']
                flip: True
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>', 'sup']
                  shared: ['sup']
        abut_list: []
  comp_params:
    cls_name: skywater130_bag3_sar_adc.layout.sar.sar_comp.SA
    sch_cls: strongarm_core
    sup_top_layer: 3
    #ncols_tot: 100
    num_comp_tiles: 3
    substrate_row: False
    vertical_out: True
    add_tap: True
    seg_dict:
      buf: 
        n: [4,12]
        p: [4,12]
      in: 8
      tail: 8
      nfb: 8
      pfb: 8
      sw: 4
    w_dict:
      buf:
        n: 84
        p: 110
      in: 84
      nfb: 84
      pfb: 110
      tail: 84
      sw: 110
    pinfo:
      tiles: #count tiles starting from 0, the tile after ntap is the num_comp_tiles number
        - name: ptap_tile
        - name: sa_tile
        - name: ntap_tile
        - name: logic_tile
          flip: True
        - name: ptap_tile1
      tile_specs:
        arr_info:
          lch: 30 #84
          top_layer: 4
          tr_widths:
            sig: {2: 1}
            clk: {2: 1}
            sup: {2: 1}
          tr_spaces: {}
        place_info:
          ntap_tile:
            priority: 2
            row_specs:
              - mos_type: ntap
                width: 84
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ptap_tile:
            priority: 2
            row_specs:
              - mos_type: ptap
                width: 110
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ptap_tile1:
            priority: 2
            row_specs:
              - mos_type: ptap
                width: 110
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          sa_tile:
            priority: 1
            bot_mirror: False
            top_mirror: False
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sup', 'sig<0:1>']
                  shared: ['sup']
                top_wires: ['sig<0:1>']
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
                flip: True
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:2>', 'sup']
                  shared: ['sup']
                flip: True
          logic_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sig<0:1>']
                top_wires: ['sig<0:2>']
                flip: True
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
        abut_list:
          - [[ptap_tile, 1], [sa_tile, 0]]
          - [[sa_tile, 1], [ntap_tile, 0]]
          - [[ntap_tile, 0], [logic_tile, 1]]
          - [[ptap_tile1, 0], [logic_tile, 0]]  


  clkgen_params: 
    w_n: 84
    w_p: 110
    ridx_n: 0
    ridx_p: -1
    seg_dict:
      buf_in: [2, 4, 4]
      buf_out: [2, 4]
      buf_comp_clk: [2, 4, 8, 8]
    cnter_params:
      top_sup_layer: 4
      w_n: 84
      w_p: 110
      ndivs: 2
      nbits: 2
      seg_dict:
        nin: [2, 2, 6, 6]
        pin: [2, 2, 6, 6]
        ntail: [2, 2, 6, 6]
        ptail: [2, 2, 6, 6]
        nfb: [1, 1, 1, 1]
        pfb: [1, 1, 1, 1]
      w_dict:
        nin: [84, 84, 84, 84] #[168, 252, 168, 336] #[200, 336, 200, 400]
        pin: [110, 110, 110, 110] #[224, 330, 224, 400] #[168, 252, 168, 336]
        ptail: [110, 110, 110, 110] #[224, 330, 224, 400] #[224, 224, 224, 400]
        ntail: [84, 84, 84, 84] #[168, 252, 168, 336] #[168, 168, 168, 336]
        nfb: [84, 84, 84, 84] #[168, 252, 168, 336] #[84 , 252, 252, 336]
        pfb: [110, 110, 110, 110] #[224, 330, 224, 400] #[110, 330, 330, 440]
    pinfo:
      tiles:
        - name: cnter_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths:
            sig: {2: 1, 3: 1}
            clk: {2: 1, 3: 2, 4: 2, 5: 11}
            sup: {2: 2, 3: 2, 4: 6, 5: 3, 6: 10, 7: 2}
            vco: {2: 2, 3: 2, 4: 6, 5: 12, 6: 10}
            ctrl: {2: 2, 3: 2, 4: 3, 5: 12}
          tr_spaces: {}
        place_info:
          cnter_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            options:
              same_col_sub: True
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sup', 'sig<0:1>']
                  shared: ['sup']
                top_wires: ['sig<0:3>']
                flip: True
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<2:0>']
                top_wires:
                  data: ['sig<0:1>', 'sup']
                  shared: ['sup']
        abut_list: []

  cdac_params:
    remove_cap: True
    lower_layer_routing: True
    nbits: 8
    ny_list:    [1, 1, 1, 1, 1, 1, 2, 4, 8] #still necessary for mim to figure out switch size
    ratio_list: [1, 1, 2, 4, 8, 8, 8, 8, 8] 
    sw_type: ['n', 'n', 'p']
    diff_idx: 5
    width: 60 #190 # in um
    seg: 32 #32  #changes switch size
    seg_cm: 16
    sp: 4 # how many tracks apart to space the switches
    w: 84 #80
    w_n: 84 #80
    w_p: 84 #80
    w_cm: 84 #80
    tr_widths: *tr_w
    tr_spaces: *tr_sp
    # tr_widths: &tr_w
    #   sig: {2: 1, 3: 2}
    #   cap: {3: 3, 4: 3}
    # tr_spaces: &tr_sp
    #   {}
    cap_config:
      top_layer: 4 #2
      bot_layer: 3
      pin_layer: 3
      top_w: 1
      bot_w: 1
      bot_y_w: 4
      sp: 1
      sp_le: 0 # in resolution
      ismim: True
      unit_cap: True
      height: 2.5 #unit mim cap height
      unit_height: 2.5
      unit_width: 15 # specify
      width_total: 60
      cap_sp: 2 #in um
      has_rmetal: False
      #cap: 317e-18
    pinfo_cm:
      tiles:
        - name: sw_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths: *tr_w
          tr_spaces: *tr_sp
        place_info:
          sw_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            row_specs:
              - mos_type: nch
                width: 84 #80
                threshold: standard
                bot_wires: ['sup', 'sig<0:1>']
                top_wires: ['sig<0:2>', 'sup']
                flip: True
        abut_list: []
    pinfo:
      tiles:
        - name: drv_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths: *tr_w
          tr_spaces: *tr_sp
        place_info:
          drv_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            min_height: 1008
            row_specs:
              - mos_type: nch
                width: 84 #80  #this parameter looks smaller than the 84 needed
                threshold: standard
                bot_wires:
                  data: ['sup<0>','sig<0:1>','sup<1>']
                  shared: ['sup']
                top_wires:
                  data: ['sig<0:2>', 'sup']
                  shared: ['sup']
                flip: True
        abut_list: []


