$date
	Fri Oct 10 11:26:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # Clk $end
$var reg 1 $ E $end
$var reg 1 % resetn $end
$var reg 1 & x $end
$scope module q $end
$var wire 1 # Clk $end
$var wire 1 $ E $end
$var wire 1 ' Ja $end
$var wire 1 ( Jb $end
$var wire 1 ) Ka $end
$var wire 1 * Kb $end
$var wire 1 % resetn $end
$var wire 1 & x $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module jk1 $end
$var wire 1 # Clk $end
$var wire 1 ' J $end
$var wire 1 ) K $end
$var wire 1 % resetn $end
$var reg 1 " Q $end
$upscope $end
$scope module jk2 $end
$var wire 1 # Clk $end
$var wire 1 ( J $end
$var wire 1 * K $end
$var wire 1 % resetn $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
1(
0'
1&
0%
1$
0#
0"
0!
$end
#10
1#
#15
1%
#20
0#
0(
0*
0$
#30
1#
#40
1)
1'
1!
0#
1(
1*
1$
#50
1#
#60
1"
0'
0)
0#
0(
0*
0$
#70
1#
#80
0!
0'
0)
0#
1(
1*
1$
#90
1#
#100
0#
0(
0*
0$
#110
1#
#120
1!
0'
0)
0#
0&
1(
1*
1$
#130
1#
#140
0#
1&
0(
0*
0$
#150
1#
#160
1)
1'
0!
0#
0&
1(
1*
1$
#170
1#
#180
0"
0'
0)
0#
1&
0(
0*
0$
#190
1#
#200
1!
0'
0)
0#
0&
1(
1*
1$
#210
1#
#220
0#
1&
0(
0*
0$
#230
1#
#240
1)
1'
0!
0#
0&
1(
1*
1$
#250
1#
#260
1"
0'
0)
0#
1&
0(
0*
0$
#270
1#
#280
1!
0'
0)
0#
0&
1(
1*
1$
#290
1#
#300
0#
1&
0(
0*
0$
#310
1#
#320
0#
#330
1#
