#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 29 15:53:25 2025
# Process ID: 366276
# Current directory: D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.runs/synth_1
# Command line: vivado.exe -log ad7606_driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ad7606_driver.tcl
# Log file: D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.runs/synth_1/ad7606_driver.vds
# Journal file: D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ad7606_driver.tcl -notrace
Command: synth_design -top ad7606_driver -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 358.520 ; gain = 101.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ad7606_driver' [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/ad7606_driver.v:23]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter SAMPLE_RATE bound to: 48000 - type: integer 
	Parameter CNT_MAX bound to: 1041 - type: integer 
	Parameter S_IDLE bound to: 4'b0000 
	Parameter S_RESET_AD bound to: 4'b0001 
	Parameter S_WAIT_TRIG bound to: 4'b0010 
	Parameter S_CONV_START bound to: 4'b0011 
	Parameter S_WAIT_BUSY bound to: 4'b0100 
	Parameter S_READ_SETUP bound to: 4'b0101 
	Parameter S_READ_LOW bound to: 4'b0110 
	Parameter S_READ_LATCH bound to: 4'b0111 
	Parameter S_READ_HIGH bound to: 4'b1000 
	Parameter S_DONE bound to: 4'b1001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/ad7606_driver.v:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/ad7606_driver.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/ad7606_driver.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/ad7606_driver.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/ad7606_driver.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/ad7606_driver.v:59]
INFO: [Synth 8-6155] done synthesizing module 'ad7606_driver' (1#1) [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/ad7606_driver.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 413.996 ; gain = 156.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 413.996 ; gain = 156.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 413.996 ; gain = 156.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/constrs_1/new/test_clk.xdc]
Finished Parsing XDC File [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/constrs_1/new/test_clk.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/constrs_1/new/test_clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ad7606_driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ad7606_driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 732.449 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 732.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 732.449 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 732.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 732.449 ; gain = 474.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 732.449 ; gain = 474.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 732.449 ; gain = 474.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad7606_driver'
INFO: [Synth 8-5545] ROM "ad_convst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'ad7606_driver', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                             0000 |                             0000
              S_RESET_AD |                             0001 |                             0001
             S_WAIT_TRIG |                             0010 |                             0010
            S_CONV_START |                             0011 |                             0011
             S_WAIT_BUSY |                             0100 |                             0100
            S_READ_SETUP |                             0101 |                             0101
              S_READ_LOW |                             0110 |                             0110
            S_READ_LATCH |                             0111 |                             0111
             S_READ_HIGH |                             1000 |                             1000
                  S_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 732.449 ; gain = 474.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad7606_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ad_convst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[30]' (FDC) to 'trig_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[31]' (FDC) to 'trig_cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[29]' (FDC) to 'trig_cnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[28]' (FDC) to 'trig_cnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[27]' (FDC) to 'trig_cnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[26]' (FDC) to 'trig_cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[25]' (FDC) to 'trig_cnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[24]' (FDC) to 'trig_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[23]' (FDC) to 'trig_cnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[22]' (FDC) to 'trig_cnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[21]' (FDC) to 'trig_cnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[20]' (FDC) to 'trig_cnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[19]' (FDC) to 'trig_cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[18]' (FDC) to 'trig_cnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[17]' (FDC) to 'trig_cnt_reg[16]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[16]' (FDC) to 'trig_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[15]' (FDC) to 'trig_cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[14]' (FDC) to 'trig_cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[13]' (FDC) to 'trig_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'trig_cnt_reg[12]' (FDC) to 'trig_cnt_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trig_cnt_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 732.449 ; gain = 474.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 732.449 ; gain = 474.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 732.449 ; gain = 474.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 742.070 ; gain = 484.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 742.070 ; gain = 484.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 742.070 ; gain = 484.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 742.070 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 742.070 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 742.070 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 742.070 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |    21|
|5     |LUT3   |     6|
|6     |LUT4   |    12|
|7     |LUT5   |     6|
|8     |LUT6   |    15|
|9     |FDCE   |    49|
|10    |FDPE   |     3|
|11    |IBUF   |    19|
|12    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   159|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 742.070 ; gain = 484.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 742.070 ; gain = 166.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 742.070 ; gain = 484.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 751.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 751.379 ; gain = 505.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 751.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.runs/synth_1/ad7606_driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ad7606_driver_utilization_synth.rpt -pb ad7606_driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 29 15:53:46 2025...
