0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/MEYERSM/Downloads/addersub_test.sv,1581804694,systemVerilog,,,,addersub_test,,,,,,,,
H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.sim/sim_3/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv,1581804774,systemVerilog,,C:/Users/MEYERSM/Downloads/addersub_test.sv,,addersub,,,,,,,,
H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv,1581629405,systemVerilog,,H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv,,fulladder,,,,,,,,
H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv,1581459235,systemVerilog,,H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv,,halfadder,,,,,,,,
