TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/AESCoreTester.v

TOPLEVEL=AESCoreTester
MODULE=AESCoreTester

include ../../common/Makefile.sim