// Seed: 3751128029
`default_nettype wire
module module_0 (
    input id_0,
    input wor id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    inout reg id_7,
    input id_8,
    input id_9
);
  logic id_10;
  always @(posedge id_8) begin
    if (id_4) id_7 <= id_4;
    else id_5 <= #1 id_1[1];
  end
endmodule
