Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Jan 24 16:05:20 2023
| Host         : vishal1005 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_design_analysis -file ./report/matrixmul_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
-------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------+
|      Characteristics      |              Path #1             |
+---------------------------+----------------------------------+
| Requirement               | 10.000                           |
| Path Delay                | 2.619                            |
| Logic Delay               | 0.813(32%)                       |
| Net Delay                 | 1.806(68%)                       |
| Clock Skew                | -0.049                           |
| Slack                     | 6.800                            |
| Clock Uncertainty         | 0.035                            |
| Clock Relationship        | Safely Timed                     |
| Clock Delay Group         | Same Clock                       |
| Logic Levels              | 1                                |
| Routes                    | NA                               |
| Logical Path              | FDRE/C-(9)-LUT6-(2)-DSP48E1/CEA1 |
| Start Point Clock         | ap_clk                           |
| End Point Clock           | ap_clk                           |
| DSP Block                 | Seq                              |
| RAM Registers             | None-None                        |
| IO Crossings              | 0                                |
| Config Crossings          | 0                                |
| SLR Crossings             | 0                                |
| PBlocks                   | 0                                |
| High Fanout               | 9                                |
| Dont Touch                | 0                                |
| Mark Debug                | 0                                |
| Start Point Pin Primitive | FDRE/C                           |
| End Point Pin Primitive   | DSP48E1/CEA1                     |
| Start Point Pin           | icmp_ln11_reg_436_reg[0]/C       |
| End Point Pin             | p_reg_reg/CEA1                   |
+---------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |
+-----------------+-------------+-----+----+----+
| ap_clk          | 10.000ns    | 106 | 25 | 24 |
+-----------------+-------------+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 155 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


