Classic Timing Analyzer report for BUZZ
Sun Jan 06 22:22:53 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.366 ns                         ; CLK         ; sound$latch ; --         ; pulse    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.012 ns                         ; sound$latch ; sound       ; pulse      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.240 ns                        ; CLK         ; sound$latch ; --         ; pulse    ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 347.22 MHz ( period = 2.880 ns ) ; cnt[8]      ; cnt[5]      ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2A15B724C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pulse           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 347.22 MHz ( period = 2.880 ns )               ; cnt[8] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; cnt[7] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns )               ; cnt[6] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8] ; cnt[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7] ; cnt[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3] ; cnt[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6] ; cnt[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 1.076 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.076 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4] ; cnt[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.034 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.033 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.033 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[9] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[8] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.004 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.990 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.990 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.947 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.947 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5] ; cnt[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.650 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0] ; cnt[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.614 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2] ; cnt[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.590 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1] ; cnt[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.590 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To          ; To Clock ;
+-------+--------------+------------+------+-------------+----------+
; N/A   ; None         ; 4.366 ns   ; CLK  ; sound$latch ; pulse    ;
+-------+--------------+------------+------+-------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+-------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To    ; From Clock ;
+-------+--------------+------------+-------------+-------+------------+
; N/A   ; None         ; 5.012 ns   ; sound$latch ; sound ; pulse      ;
+-------+--------------+------------+-------------+-------+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To          ; To Clock ;
+---------------+-------------+-----------+------+-------------+----------+
; N/A           ; None        ; -3.240 ns ; CLK  ; sound$latch ; pulse    ;
+---------------+-------------+-----------+------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jan 06 22:22:52 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BUZZ -c BUZZ
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "sound$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "pulse" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "CLK" has Internal fmax of 347.22 MHz between source register "cnt[8]" and destination register "cnt[3]" (period= 2.88 ns)
    Info: + Longest register to register delay is 2.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.139 ns) = 0.139 ns; Loc. = LC9_2_H4; Fanout = 3; REG Node = 'cnt[8]'
        Info: 2: + IC(0.691 ns) + CELL(0.530 ns) = 1.360 ns; Loc. = LC2_1_H4; Fanout = 3; COMB Node = 'LessThan1~1'
        Info: 3: + IC(0.249 ns) + CELL(0.444 ns) = 2.053 ns; Loc. = LC1_2_H4; Fanout = 9; COMB Node = 'LessThan0~0'
        Info: 4: + IC(0.215 ns) + CELL(0.187 ns) = 2.455 ns; Loc. = LC4_2_H4; Fanout = 5; REG Node = 'cnt[3]'
        Info: Total cell delay = 1.300 ns ( 52.95 % )
        Info: Total interconnect delay = 1.155 ns ( 47.05 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 1.780 ns
            Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'CLK'
            Info: 2: + IC(0.939 ns) + CELL(0.010 ns) = 1.780 ns; Loc. = LC4_2_H4; Fanout = 5; REG Node = 'cnt[3]'
            Info: Total cell delay = 0.841 ns ( 47.25 % )
            Info: Total interconnect delay = 0.939 ns ( 52.75 % )
        Info: - Longest clock path from clock "CLK" to source register is 1.780 ns
            Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'CLK'
            Info: 2: + IC(0.939 ns) + CELL(0.010 ns) = 1.780 ns; Loc. = LC9_2_H4; Fanout = 3; REG Node = 'cnt[8]'
            Info: Total cell delay = 0.841 ns ( 47.25 % )
            Info: Total interconnect delay = 0.939 ns ( 52.75 % )
    Info: + Micro clock to output delay of source is 0.175 ns
    Info: + Micro setup delay of destination is 0.250 ns
Info: tsu for register "sound$latch" (data pin = "CLK", clock pin = "pulse") is 4.366 ns
    Info: + Longest pin to register delay is 5.775 ns
        Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'CLK'
        Info: 2: + IC(1.050 ns) + CELL(0.495 ns) = 2.376 ns; Loc. = LC9_1_H4; Fanout = 1; COMB Node = 'sound~1'
        Info: 3: + IC(3.134 ns) + CELL(0.265 ns) = 5.775 ns; Loc. = LC3_16_A3; Fanout = 1; REG Node = 'sound$latch'
        Info: Total cell delay = 1.591 ns ( 27.55 % )
        Info: Total interconnect delay = 4.184 ns ( 72.45 % )
    Info: + Micro setup delay of destination is 1.126 ns
    Info: - Shortest clock path from clock "pulse" to destination register is 2.535 ns
        Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_E14; Fanout = 11; CLK Node = 'pulse'
        Info: 2: + IC(0.571 ns) + CELL(0.444 ns) = 2.535 ns; Loc. = LC3_16_A3; Fanout = 1; REG Node = 'sound$latch'
        Info: Total cell delay = 1.964 ns ( 77.48 % )
        Info: Total interconnect delay = 0.571 ns ( 22.52 % )
Info: tco from clock "pulse" to destination pin "sound" through register "sound$latch" is 5.012 ns
    Info: + Longest clock path from clock "pulse" to source register is 2.535 ns
        Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_E14; Fanout = 11; CLK Node = 'pulse'
        Info: 2: + IC(0.571 ns) + CELL(0.444 ns) = 2.535 ns; Loc. = LC3_16_A3; Fanout = 1; REG Node = 'sound$latch'
        Info: Total cell delay = 1.964 ns ( 77.48 % )
        Info: Total interconnect delay = 0.571 ns ( 22.52 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 2.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_16_A3; Fanout = 1; REG Node = 'sound$latch'
        Info: 2: + IC(0.187 ns) + CELL(2.290 ns) = 2.477 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = 'sound'
        Info: Total cell delay = 2.290 ns ( 92.45 % )
        Info: Total interconnect delay = 0.187 ns ( 7.55 % )
Info: th for register "sound$latch" (data pin = "CLK", clock pin = "pulse") is -3.240 ns
    Info: + Longest clock path from clock "pulse" to destination register is 2.535 ns
        Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_E14; Fanout = 11; CLK Node = 'pulse'
        Info: 2: + IC(0.571 ns) + CELL(0.444 ns) = 2.535 ns; Loc. = LC3_16_A3; Fanout = 1; REG Node = 'sound$latch'
        Info: Total cell delay = 1.964 ns ( 77.48 % )
        Info: Total interconnect delay = 0.571 ns ( 22.52 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.775 ns
        Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'CLK'
        Info: 2: + IC(1.050 ns) + CELL(0.495 ns) = 2.376 ns; Loc. = LC9_1_H4; Fanout = 1; COMB Node = 'sound~1'
        Info: 3: + IC(3.134 ns) + CELL(0.265 ns) = 5.775 ns; Loc. = LC3_16_A3; Fanout = 1; REG Node = 'sound$latch'
        Info: Total cell delay = 1.591 ns ( 27.55 % )
        Info: Total interconnect delay = 4.184 ns ( 72.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 269 megabytes
    Info: Processing ended: Sun Jan 06 22:22:53 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


