
*** Running vivado
    with args -log div4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div4.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source div4.tcl -notrace
Command: synth_design -top div4 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4799 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.848 ; gain = 77.895 ; free physical = 1680 ; free virtual = 9230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div4' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4.vhd:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 63 - type: integer 
	Parameter din1_WIDTH bound to: 63 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'div4_sub_63ns_63nbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:139' bound to instance 'div4_sub_63ns_63nbkb_U1' of component 'div4_sub_63ns_63nbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4.vhd:77]
INFO: [Synth 8-638] synthesizing module 'div4_sub_63ns_63nbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:155]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 63 - type: integer 
	Parameter din1_WIDTH bound to: 63 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-3491] module 'div4_sub_63ns_63nbkb_AddSubnS_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:13' bound to instance 'div4_sub_63ns_63nbkb_AddSubnS_0_U' of component 'div4_sub_63ns_63nbkb_AddSubnS_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:169]
INFO: [Synth 8-638] synthesizing module 'div4_sub_63ns_63nbkb_AddSubnS_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:23]
	Parameter N bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:115' bound to instance 'u1' of component 'div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:125]
	Parameter N bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:125]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:115' bound to instance 'u2' of component 'div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:95]
INFO: [Synth 8-638] synthesizing module 'div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder__parameterized1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:125]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder__parameterized1' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'div4_sub_63ns_63nbkb_AddSubnS_0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'div4_sub_63ns_63nbkb' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4_sub_63ns_63nbkb.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'div4' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4.vhd:25]
WARNING: [Synth 8-3331] design div4_sub_63ns_63nbkb_AddSubnS_0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.473 ; gain = 122.520 ; free physical = 1693 ; free virtual = 9243
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.473 ; gain = 122.520 ; free physical = 1694 ; free virtual = 9244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.473 ; gain = 122.520 ; free physical = 1694 ; free virtual = 9244
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/div4.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1640.965 ; gain = 0.000 ; free physical = 1384 ; free virtual = 8972
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1463 ; free virtual = 9050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1463 ; free virtual = 9050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1464 ; free virtual = 9052
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1456 ; free virtual = 9044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module div4_sub_63ns_63nbkb_AddSubnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'tmp_2_reg_104_reg[61]' (FDE) to 'tmp_3_reg_94_reg[0]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[0]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[1]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[1]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[2]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[2]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[3]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[3]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[4]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[4]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[5]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[5]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[6]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[6]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[7]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[7]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[8]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[8]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[9]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[9]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[10]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[10]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[11]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[11]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[12]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[12]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[13]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[13]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[14]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[14]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[15]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[15]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[16]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[16]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[17]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[17]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[18]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[18]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[19]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[19]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[20]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[20]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[21]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[21]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[22]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[22]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[23]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[23]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[24]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[24]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[25]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[25]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[26]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[26]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[27]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[27]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[28]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[28]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[29]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[29]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[30]'
INFO: [Synth 8-3886] merging instance 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[30]' (FD) to 'div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/bin_s1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/bin_s1_reg[31]) is unused and will be removed from module div4.
WARNING: [Synth 8-3332] Sequential element (div4_sub_63ns_63nbkb_U1/div4_sub_63ns_63nbkb_AddSubnS_0_U/ain_s1_reg[31]) is unused and will be removed from module div4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1443 ; free virtual = 9033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1317 ; free virtual = 8907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8905
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |   125|
|3     |LUT2   |     4|
|4     |LUT3   |    61|
|5     |LUT4   |     2|
|6     |FDRE   |   127|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------------------------------------+------+
|      |Instance                              |Module                                                     |Cells |
+------+--------------------------------------+-----------------------------------------------------------+------+
|1     |top                                   |                                                           |   351|
|2     |  div4_sub_63ns_63nbkb_U1             |div4_sub_63ns_63nbkb                                       |   283|
|3     |    div4_sub_63ns_63nbkb_AddSubnS_0_U |div4_sub_63ns_63nbkb_AddSubnS_0                            |   283|
|4     |      u2                              |div4_sub_63ns_63nbkb_AddSubnS_0_comb_adder__parameterized1 |     8|
+------+--------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.965 ; gain = 452.012 ; free physical = 1316 ; free virtual = 8905
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1640.965 ; gain = 122.520 ; free physical = 1370 ; free virtual = 8960
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.973 ; gain = 452.012 ; free physical = 1370 ; free virtual = 8960
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1641.965 ; gain = 453.117 ; free physical = 1362 ; free virtual = 8951
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div4/impl/vhdl/project.runs/synth_1/div4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div4_utilization_synth.rpt -pb div4_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1665.977 ; gain = 0.000 ; free physical = 1362 ; free virtual = 8952
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 15:50:15 2018...
