{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744326772506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744326772517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 18:12:52 2025 " "Processing started: Thu Apr 10 18:12:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744326772517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326772517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem_Synth -c Mem_Synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mem_Synth -c Mem_Synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326772517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744326773834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744326773835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326778904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326778904 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 mem_synth.v(82) " "Verilog HDL error at mem_synth.v(82): '0 is a SystemVerilog feature" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 82 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744326779399 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 mem_synth.v(95) " "Verilog HDL error at mem_synth.v(95): '0 is a SystemVerilog feature" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 95 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744326779400 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 mem_synth.v(111) " "Verilog HDL error at mem_synth.v(111): '0 is a SystemVerilog feature" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 111 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744326779400 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "'0 mem_synth.v(127) " "Verilog HDL error at mem_synth.v(127): '0 is a SystemVerilog feature" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 127 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1744326779400 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mem_Synth mem_synth.v(6) " "Ignored design unit \"Mem_Synth\" at mem_synth.v(6) due to previous errors" {  } { { "mem_synth.v" "" { Text "I:/ece554/clone/Battleship/Verilog/processor/Memory/Testing/Synth_mem/mem_synth.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1744326779405 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744326780387 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 18:13:00 2025 " "Processing ended: Thu Apr 10 18:13:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744326780387 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744326780387 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744326780387 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326780387 ""}
