// Seed: 995235120
module module_0 #(
    parameter id_5 = 32'd4
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  logic _id_5;
  wire [-1 : -1] id_6;
  wire [id_5 : 1] id_7;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd35,
    parameter id_1 = 32'd86
) (
    output wor  _id_0,
    input  tri1 _id_1
);
  wire id_3[id_0 : id_0  &  1  &  id_1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
