#Timing report of worst 4 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n7.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7.clk[0] (.latch)                                               1.014     1.014
n7.Q[0] (.latch) [clock-to-output]                               0.042     1.056
n5.in[2] (.names)                                                1.014     2.070
n5.out[0] (.names)                                               0.261     2.331
n8.in[2] (.names)                                                1.014     3.344
n8.out[0] (.names)                                               0.261     3.605
n12.in[0] (.names)                                               1.014     4.619
n12.out[0] (.names)                                              0.261     4.880
n13.in[0] (.names)                                               1.014     5.894
n13.out[0] (.names)                                              0.261     6.155
n14.in[1] (.names)                                               1.014     7.169
n14.out[0] (.names)                                              0.261     7.430
n4.in[0] (.names)                                                1.014     8.444
n4.out[0] (.names)                                               0.261     8.705
out:n4.outpad[0] (.output)                                       1.014     9.719
data arrival time                                                          9.719

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.719


#Path 2
Startpoint: n7.Q[0] (.latch clocked by pclk)
Endpoint  : n7.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7.clk[0] (.latch)                                               1.014     1.014
n7.Q[0] (.latch) [clock-to-output]                               0.042     1.056
n5.in[2] (.names)                                                1.014     2.070
n5.out[0] (.names)                                               0.261     2.331
n8.in[2] (.names)                                                1.014     3.344
n8.out[0] (.names)                                               0.261     3.605
n6.in[1] (.names)                                                1.014     4.619
n6.out[0] (.names)                                               0.261     4.880
n7.D[0] (.latch)                                                 1.014     5.894
data arrival time                                                          5.894

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7.clk[0] (.latch)                                               1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                         -5.894
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.946


#Path 3
Startpoint: n7.Q[0] (.latch clocked by pclk)
Endpoint  : out:n5.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7.clk[0] (.latch)                                               1.014     1.014
n7.Q[0] (.latch) [clock-to-output]                               0.042     1.056
n5.in[2] (.names)                                                1.014     2.070
n5.out[0] (.names)                                               0.261     2.331
out:n5.outpad[0] (.output)                                       1.014     3.344
data arrival time                                                          3.344

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.344
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.344


#Path 4
Startpoint: n3.inpad[0] (.input clocked by pclk)
Endpoint  : n11.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n3.inpad[0] (.input)                                             0.000     0.000
n10.in[0] (.names)                                               1.014     1.014
n10.out[0] (.names)                                              0.261     1.275
n11.D[0] (.latch)                                                1.014     2.289
data arrival time                                                          2.289

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                         -2.289
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.341


#End of timing report
