Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar  4 01:50:20 2024
| Host         : SirisLi-Desktop running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file reports/ariane.utilization.rpt
| Design       : ariane_xilinx
| Device       : xczu15egffvb1156-2
| Design State : Synthesized
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------+--------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                       Instance                                       |                      Module                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+--------------------------------------------------------------------------------------+--------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| ariane_xilinx                                                                        |                                            (top) |     114299 |     114299 |       0 |    0 | 70514 |     14 |     25 |    0 |           27 |
|   (ariane_xilinx)                                                                    |                                            (top) |        192 |        192 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|   dbg_hub                                                                            |                                       dbg_hub_CV |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|   i_CIM_Core                                                                         |                                 CIM_Core_wrapper |      34225 |      34225 |       0 |    0 | 13685 |      1 |     25 |    0 |            0 |
|     (i_CIM_Core)                                                                     |                                 CIM_Core_wrapper |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     i_CIM_Core_AXI_intf                                                              |                                CIM_Core_AXI_intf |      34104 |      34104 |       0 |    0 | 13640 |      0 |      0 |    0 |            0 |
|       (i_CIM_Core_AXI_intf)                                                          |                                CIM_Core_AXI_intf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       i_CIM_Core_Reg_intf                                                            |                                  axi_to_reg_intf |       1344 |       1344 |       0 |    0 |   978 |      0 |      0 |    0 |            0 |
|         i_axi_lite_to_reg                                                            |                             axi_lite_to_reg_intf |        176 |        176 |       0 |    0 |   416 |      0 |      0 |    0 |            0 |
|           i_axi_lite_to_reg                                                          |                                  axi_lite_to_reg |        176 |        176 |       0 |    0 |   416 |      0 |      0 |    0 |            0 |
|             i_fifo_read                                                              |                         fifo_v3__parameterized25 |         69 |         69 |       0 |    0 |   132 |      0 |      0 |    0 |            0 |
|             i_fifo_read_resp                                                         |                         fifo_v3__parameterized26 |         37 |         37 |       0 |    0 |    70 |      0 |      0 |    0 |            0 |
|             i_fifo_write_req                                                         |                         fifo_v3__parameterized23 |         54 |         54 |       0 |    0 |   204 |      0 |      0 |    0 |            0 |
|             i_fifo_write_resp                                                        |                         fifo_v3__parameterized24 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|             i_stream_arbiter                                                         |                   stream_arbiter__parameterized0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_arb                                                                  |         stream_arbiter_flushable__parameterized0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_rr_arb.i_arbiter                                                 |                     rr_arb_tree__parameterized15 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         i_axi_to_axi_lite                                                            |                             axi_to_axi_lite_intf |       1168 |       1168 |       0 |    0 |   562 |      0 |      0 |    0 |            0 |
|           i_axi_to_axi_lite                                                          |                                  axi_to_axi_lite |       1168 |       1168 |       0 |    0 |   562 |      0 |      0 |    0 |            0 |
|             i_axi_atop_filter                                                        |                  axi_atop_filter__parameterized0 |         64 |         64 |       0 |    0 |    31 |      0 |      0 |    0 |            0 |
|               (i_axi_atop_filter)                                                    |                  axi_atop_filter__parameterized0 |         43 |         43 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|               r_resp_cmd                                                             |                                  stream_register |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                 i_fifo                                                               |                                          fifo_v2 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                   i_fifo_v3                                                          |                          fifo_v3__parameterized0 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|             i_axi_burst_splitter                                                     |                               axi_burst_splitter |       1065 |       1065 |       0 |    0 |   503 |      0 |      0 |    0 |            0 |
|               (i_axi_burst_splitter)                                                 |                               axi_burst_splitter |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               i_axi_burst_splitter_ar_chan                                           |       axi_burst_splitter_ax_chan__parameterized0 |        264 |        264 |       0 |    0 |   122 |      0 |      0 |    0 |            0 |
|                 (i_axi_burst_splitter_ar_chan)                                       |       axi_burst_splitter_ax_chan__parameterized0 |         86 |         86 |       0 |    0 |    83 |      0 |      0 |    0 |            0 |
|                 i_axi_burst_splitter_counters                                        |                  axi_burst_splitter_counters_237 |        178 |        178 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|                   gen_cnt[0].i_cnt                                                   |                      counter__parameterized1_238 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                     i_counter                                                        |                delta_counter__parameterized2_242 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                   gen_cnt[1].i_cnt                                                   |                      counter__parameterized1_239 |         21 |         21 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                     i_counter                                                        |                delta_counter__parameterized2_241 |         21 |         21 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                   i_idq                                                              |                                     id_queue_240 |        144 |        144 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|               i_axi_burst_splitter_aw_chan                                           |                       axi_burst_splitter_ax_chan |        276 |        276 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|                 (i_axi_burst_splitter_aw_chan)                                       |                       axi_burst_splitter_ax_chan |         87 |         87 |       0 |    0 |    83 |      0 |      0 |    0 |            0 |
|                 i_axi_burst_splitter_counters                                        |                      axi_burst_splitter_counters |        189 |        189 |       0 |    0 |    41 |      0 |      0 |    0 |            0 |
|                   (i_axi_burst_splitter_counters)                                    |                      axi_burst_splitter_counters |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_cnt[0].i_cnt                                                   |                          counter__parameterized1 |         29 |         29 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                     i_counter                                                        |                delta_counter__parameterized2_236 |         29 |         29 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                   gen_cnt[1].i_cnt                                                   |                      counter__parameterized1_235 |         23 |         23 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                     i_counter                                                        |                    delta_counter__parameterized2 |         23 |         23 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                   i_idq                                                              |                                         id_queue |        135 |        135 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|               i_demux_supported_vs_unsupported                                       |                        axi_demux__parameterized0 |        441 |        441 |       0 |    0 |   208 |      0 |      0 |    0 |            0 |
|                 (i_demux_supported_vs_unsupported)                                   |                        axi_demux__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 gen_demux.gen_ar_id_counter.i_ar_id_counter                          |            axi_demux_id_counters__parameterized0 |        126 |        126 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|                   (gen_demux.gen_ar_id_counter.i_ar_id_counter)                      |            axi_demux_id_counters__parameterized0 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                   gen_counters[0].i_in_flight_cnt                                    |                                delta_counter_203 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[10].i_in_flight_cnt                                   |                                delta_counter_204 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[11].i_in_flight_cnt                                   |                                delta_counter_205 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[12].i_in_flight_cnt                                   |                                delta_counter_206 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[13].i_in_flight_cnt                                   |                                delta_counter_207 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[14].i_in_flight_cnt                                   |                                delta_counter_208 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[15].i_in_flight_cnt                                   |                                delta_counter_209 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[16].i_in_flight_cnt                                   |                                delta_counter_210 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[17].i_in_flight_cnt                                   |                                delta_counter_211 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[18].i_in_flight_cnt                                   |                                delta_counter_212 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[19].i_in_flight_cnt                                   |                                delta_counter_213 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[1].i_in_flight_cnt                                    |                                delta_counter_214 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[20].i_in_flight_cnt                                   |                                delta_counter_215 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[21].i_in_flight_cnt                                   |                                delta_counter_216 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[22].i_in_flight_cnt                                   |                                delta_counter_217 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[23].i_in_flight_cnt                                   |                                delta_counter_218 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[24].i_in_flight_cnt                                   |                                delta_counter_219 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[25].i_in_flight_cnt                                   |                                delta_counter_220 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[26].i_in_flight_cnt                                   |                                delta_counter_221 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[27].i_in_flight_cnt                                   |                                delta_counter_222 |         54 |         54 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[28].i_in_flight_cnt                                   |                                delta_counter_223 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[29].i_in_flight_cnt                                   |                                delta_counter_224 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[2].i_in_flight_cnt                                    |                                delta_counter_225 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[30].i_in_flight_cnt                                   |                                delta_counter_226 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[31].i_in_flight_cnt                                   |                                delta_counter_227 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[3].i_in_flight_cnt                                    |                                delta_counter_228 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[4].i_in_flight_cnt                                    |                                delta_counter_229 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[5].i_in_flight_cnt                                    |                                delta_counter_230 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[6].i_in_flight_cnt                                    |                                delta_counter_231 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[7].i_in_flight_cnt                                    |                                delta_counter_232 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[8].i_in_flight_cnt                                    |                                delta_counter_233 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[9].i_in_flight_cnt                                    |                                delta_counter_234 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 gen_demux.gen_aw_id_counter.i_aw_id_counter                          |        axi_demux_id_counters__parameterized0_171 |        181 |        181 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|                   (gen_demux.gen_aw_id_counter.i_aw_id_counter)                      |        axi_demux_id_counters__parameterized0_171 |         11 |         11 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                   gen_counters[0].i_in_flight_cnt                                    |                                    delta_counter |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[10].i_in_flight_cnt                                   |                                delta_counter_172 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[11].i_in_flight_cnt                                   |                                delta_counter_173 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[12].i_in_flight_cnt                                   |                                delta_counter_174 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[13].i_in_flight_cnt                                   |                                delta_counter_175 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[14].i_in_flight_cnt                                   |                                delta_counter_176 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[15].i_in_flight_cnt                                   |                                delta_counter_177 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[16].i_in_flight_cnt                                   |                                delta_counter_178 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[17].i_in_flight_cnt                                   |                                delta_counter_179 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[18].i_in_flight_cnt                                   |                                delta_counter_180 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[19].i_in_flight_cnt                                   |                                delta_counter_181 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[1].i_in_flight_cnt                                    |                                delta_counter_182 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[20].i_in_flight_cnt                                   |                                delta_counter_183 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[21].i_in_flight_cnt                                   |                                delta_counter_184 |         22 |         22 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[22].i_in_flight_cnt                                   |                                delta_counter_185 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[23].i_in_flight_cnt                                   |                                delta_counter_186 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[24].i_in_flight_cnt                                   |                                delta_counter_187 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[25].i_in_flight_cnt                                   |                                delta_counter_188 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[26].i_in_flight_cnt                                   |                                delta_counter_189 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[27].i_in_flight_cnt                                   |                                delta_counter_190 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[28].i_in_flight_cnt                                   |                                delta_counter_191 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[29].i_in_flight_cnt                                   |                                delta_counter_192 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[2].i_in_flight_cnt                                    |                                delta_counter_193 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[30].i_in_flight_cnt                                   |                                delta_counter_194 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[31].i_in_flight_cnt                                   |                                delta_counter_195 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[3].i_in_flight_cnt                                    |                                delta_counter_196 |         86 |         86 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[4].i_in_flight_cnt                                    |                                delta_counter_197 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[5].i_in_flight_cnt                                    |                                delta_counter_198 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[6].i_in_flight_cnt                                    |                                delta_counter_199 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[7].i_in_flight_cnt                                    |                                delta_counter_200 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[8].i_in_flight_cnt                                    |                                delta_counter_201 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   gen_counters[9].i_in_flight_cnt                                    |                                delta_counter_202 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 gen_demux.i_b_mux                                                    |                     rr_arb_tree__parameterized13 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_demux.i_r_mux                                                    |                     rr_arb_tree__parameterized14 |        102 |        102 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_demux.i_w_fifo                                                   |                         fifo_v3__parameterized19 |         28 |         28 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               i_err_slv                                                              |                      axi_err_slv__parameterized0 |         84 |         84 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|                 (i_err_slv)                                                          |                      axi_err_slv__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 i_b_fifo                                                             |                     fifo_v3__parameterized21_170 |         54 |         54 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|                 i_r_counter                                                          |                                          counter |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   i_counter                                                          |                    delta_counter__parameterized0 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 i_r_fifo                                                             |                         fifo_v3__parameterized22 |          7 |          7 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|                 i_w_fifo                                                             |                         fifo_v3__parameterized20 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|             i_axi_to_axi_lite_id_reflect                                             |                       axi_to_axi_lite_id_reflect |         39 |         39 |       0 |    0 |    28 |      0 |      0 |    0 |            0 |
|               i_ar_id_fifo                                                           |                         fifo_v3__parameterized21 |         28 |         28 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|               i_aw_id_fifo                                                           |                     fifo_v3__parameterized21_169 |         11 |         11 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|       i_CIM_Core_eDRAM_mem_addr_demux                                                |                    CIM_Core_eDRAM_mem_addr_demux |       1813 |       1813 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         (i_CIM_Core_eDRAM_mem_addr_demux)                                            |                    CIM_Core_eDRAM_mem_addr_demux |        728 |        728 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         i_mem_addr_decode                                                            |                      addr_decode__parameterized1 |       1085 |       1085 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       i_CIM_Core_macro_mem_addr_demux                                                |                    CIM_Core_macro_mem_addr_demux |       1036 |       1036 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         (i_CIM_Core_macro_mem_addr_demux)                                            |                    CIM_Core_macro_mem_addr_demux |        417 |        417 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         i_mem_addr_decode                                                            |                      addr_decode__parameterized0 |        619 |        619 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       i_eDRAM_axi2mem                                                                |                          axi2mem__parameterized0 |        810 |        810 |       0 |    0 |   154 |      0 |      0 |    0 |            0 |
|       i_eDRAM_axi_dw_converter_intf                                                  |                            axi_dw_converter_intf |       9007 |       9007 |       0 |    0 |  4091 |      0 |      0 |    0 |            0 |
|         (i_eDRAM_axi_dw_converter_intf)                                              |                            axi_dw_converter_intf |         92 |         92 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         i_axi_dw_converter                                                           |                                 axi_dw_converter |       8916 |       8916 |       0 |    0 |  4091 |      0 |      0 |    0 |            0 |
|           gen_dw_downsize.i_axi_dw_downsizer                                         |                                 axi_dw_downsizer |       8916 |       8916 |       0 |    0 |  4091 |      0 |      0 |    0 |            0 |
|             (gen_dw_downsize.i_axi_dw_downsizer)                                     |                                 axi_dw_downsizer |       3807 |       3807 |       0 |    0 |  2800 |      0 |      0 |    0 |            0 |
|             i_axi_demux                                                              |                        axi_demux__parameterized1 |       1275 |       1275 |       0 |    0 |  1020 |      0 |      0 |    0 |            0 |
|               (i_axi_demux)                                                          |                        axi_demux__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               gen_demux.gen_ar_id_counter.i_ar_id_counter                            |            axi_demux_id_counters__parameterized1 |        217 |        217 |       0 |    0 |   160 |      0 |      0 |    0 |            0 |
|                 (gen_demux.gen_ar_id_counter.i_ar_id_counter)                        |            axi_demux_id_counters__parameterized1 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                 gen_counters[0].i_in_flight_cnt                                      |                delta_counter__parameterized3_284 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[10].i_in_flight_cnt                                     |                delta_counter__parameterized3_285 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[11].i_in_flight_cnt                                     |                delta_counter__parameterized3_286 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[12].i_in_flight_cnt                                     |                delta_counter__parameterized3_287 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[13].i_in_flight_cnt                                     |                delta_counter__parameterized3_288 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[14].i_in_flight_cnt                                     |                delta_counter__parameterized3_289 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[15].i_in_flight_cnt                                     |                delta_counter__parameterized3_290 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[16].i_in_flight_cnt                                     |                delta_counter__parameterized3_291 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[17].i_in_flight_cnt                                     |                delta_counter__parameterized3_292 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[18].i_in_flight_cnt                                     |                delta_counter__parameterized3_293 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[19].i_in_flight_cnt                                     |                delta_counter__parameterized3_294 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[1].i_in_flight_cnt                                      |                delta_counter__parameterized3_295 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[20].i_in_flight_cnt                                     |                delta_counter__parameterized3_296 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[21].i_in_flight_cnt                                     |                delta_counter__parameterized3_297 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[22].i_in_flight_cnt                                     |                delta_counter__parameterized3_298 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[23].i_in_flight_cnt                                     |                delta_counter__parameterized3_299 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[24].i_in_flight_cnt                                     |                delta_counter__parameterized3_300 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[25].i_in_flight_cnt                                     |                delta_counter__parameterized3_301 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[26].i_in_flight_cnt                                     |                delta_counter__parameterized3_302 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[27].i_in_flight_cnt                                     |                delta_counter__parameterized3_303 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[28].i_in_flight_cnt                                     |                delta_counter__parameterized3_304 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[29].i_in_flight_cnt                                     |                delta_counter__parameterized3_305 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[2].i_in_flight_cnt                                      |                delta_counter__parameterized3_306 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[30].i_in_flight_cnt                                     |                delta_counter__parameterized3_307 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[31].i_in_flight_cnt                                     |                delta_counter__parameterized3_308 |         25 |         25 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[3].i_in_flight_cnt                                      |                delta_counter__parameterized3_309 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[4].i_in_flight_cnt                                      |                delta_counter__parameterized3_310 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[5].i_in_flight_cnt                                      |                delta_counter__parameterized3_311 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[6].i_in_flight_cnt                                      |                delta_counter__parameterized3_312 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[7].i_in_flight_cnt                                      |                delta_counter__parameterized3_313 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[8].i_in_flight_cnt                                      |                delta_counter__parameterized3_314 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[9].i_in_flight_cnt                                      |                delta_counter__parameterized3_315 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.gen_aw_id_counter.i_aw_id_counter                            |        axi_demux_id_counters__parameterized1_251 |        110 |        110 |       0 |    0 |   160 |      0 |      0 |    0 |            0 |
|                 (gen_demux.gen_aw_id_counter.i_aw_id_counter)                        |        axi_demux_id_counters__parameterized1_251 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                 gen_counters[0].i_in_flight_cnt                                      |                    delta_counter__parameterized3 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[10].i_in_flight_cnt                                     |                delta_counter__parameterized3_253 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[11].i_in_flight_cnt                                     |                delta_counter__parameterized3_254 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[12].i_in_flight_cnt                                     |                delta_counter__parameterized3_255 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[13].i_in_flight_cnt                                     |                delta_counter__parameterized3_256 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[14].i_in_flight_cnt                                     |                delta_counter__parameterized3_257 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[15].i_in_flight_cnt                                     |                delta_counter__parameterized3_258 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[16].i_in_flight_cnt                                     |                delta_counter__parameterized3_259 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[17].i_in_flight_cnt                                     |                delta_counter__parameterized3_260 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[18].i_in_flight_cnt                                     |                delta_counter__parameterized3_261 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[19].i_in_flight_cnt                                     |                delta_counter__parameterized3_262 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[1].i_in_flight_cnt                                      |                delta_counter__parameterized3_263 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[20].i_in_flight_cnt                                     |                delta_counter__parameterized3_264 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[21].i_in_flight_cnt                                     |                delta_counter__parameterized3_265 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[22].i_in_flight_cnt                                     |                delta_counter__parameterized3_266 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[23].i_in_flight_cnt                                     |                delta_counter__parameterized3_267 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[24].i_in_flight_cnt                                     |                delta_counter__parameterized3_268 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[25].i_in_flight_cnt                                     |                delta_counter__parameterized3_269 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[26].i_in_flight_cnt                                     |                delta_counter__parameterized3_270 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[27].i_in_flight_cnt                                     |                delta_counter__parameterized3_271 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[28].i_in_flight_cnt                                     |                delta_counter__parameterized3_272 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[29].i_in_flight_cnt                                     |                delta_counter__parameterized3_273 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[2].i_in_flight_cnt                                      |                delta_counter__parameterized3_274 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[30].i_in_flight_cnt                                     |                delta_counter__parameterized3_275 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[31].i_in_flight_cnt                                     |                delta_counter__parameterized3_276 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[3].i_in_flight_cnt                                      |                delta_counter__parameterized3_277 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[4].i_in_flight_cnt                                      |                delta_counter__parameterized3_278 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[5].i_in_flight_cnt                                      |                delta_counter__parameterized3_279 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[6].i_in_flight_cnt                                      |                delta_counter__parameterized3_280 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[7].i_in_flight_cnt                                      |                delta_counter__parameterized3_281 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[8].i_in_flight_cnt                                      |                delta_counter__parameterized3_282 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[9].i_in_flight_cnt                                      |                delta_counter__parameterized3_283 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_ar_spill_reg                                               |                  spill_register__parameterized15 |        142 |        142 |       0 |    0 |   329 |      0 |      0 |    0 |            0 |
|                 spill_register_flushable_i                                           |        spill_register_flushable__parameterized15 |        142 |        142 |       0 |    0 |   329 |      0 |      0 |    0 |            0 |
|               gen_demux.i_aw_spill_reg                                               |                  spill_register__parameterized13 |        291 |        291 |       0 |    0 |   343 |      0 |      0 |    0 |            0 |
|                 spill_register_flushable_i                                           |        spill_register_flushable__parameterized13 |        291 |        291 |       0 |    0 |   343 |      0 |      0 |    0 |            0 |
|               gen_demux.i_b_mux                                                      |                 rr_arb_tree__parameterized13_252 |         39 |         39 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_r_mux                                                      |                     rr_arb_tree__parameterized19 |        453 |        453 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_w_fifo                                                     |                         fifo_v3__parameterized27 |         23 |         23 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|             i_axi_err_slv                                                            |                      axi_err_slv__parameterized1 |        343 |        343 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|               (i_axi_err_slv)                                                        |                      axi_err_slv__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               i_atop_filter                                                          |                  axi_atop_filter__parameterized1 |        241 |        241 |       0 |    0 |    31 |      0 |      0 |    0 |            0 |
|                 (i_atop_filter)                                                      |                  axi_atop_filter__parameterized1 |        221 |        221 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|                 r_resp_cmd                                                           |                              stream_register_248 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                   i_fifo                                                             |                                      fifo_v2_249 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                     i_fifo_v3                                                        |                      fifo_v3__parameterized0_250 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|               i_b_fifo                                                               |                     fifo_v3__parameterized21_243 |         81 |         81 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|               i_r_counter                                                            |                                      counter_244 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 i_counter                                                            |                delta_counter__parameterized0_247 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               i_r_fifo                                                               |                     fifo_v3__parameterized22_245 |          5 |          5 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|               i_w_fifo                                                               |                     fifo_v3__parameterized20_246 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|             i_forward_b_beats_queue                                                  |                         fifo_v3__parameterized28 |       1803 |       1803 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|             i_mst_ar_arb                                                             |                     rr_arb_tree__parameterized18 |        533 |        533 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|             i_read_id_queue                                                          |                         id_queue__parameterized0 |        587 |        587 |       0 |    0 |   152 |      0 |      0 |    0 |            0 |
|             i_slv_ar_arb                                                             |                     rr_arb_tree__parameterized17 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             i_slv_r_arb                                                              |                     rr_arb_tree__parameterized16 |        559 |        559 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|       i_eDRAM_ctrl_demux_macro                                                       |                          CIM_Core_mem_ctrl_demux |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       i_macro_axi2mem                                                                |                       axi2mem__parameterized0__2 |        810 |        810 |       0 |    0 |   154 |      0 |      0 |    0 |            0 |
|       i_macro_axi_dw_converter_intf                                                  |                         axi_dw_converter_intf__2 |       8960 |       8960 |       0 |    0 |  4056 |      0 |      0 |    0 |            0 |
|         (i_macro_axi_dw_converter_intf)                                              |                         axi_dw_converter_intf__2 |         87 |         87 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         i_axi_dw_converter                                                           |                             axi_dw_converter_316 |       8873 |       8873 |       0 |    0 |  4056 |      0 |      0 |    0 |            0 |
|           gen_dw_downsize.i_axi_dw_downsizer                                         |                             axi_dw_downsizer_317 |       8873 |       8873 |       0 |    0 |  4056 |      0 |      0 |    0 |            0 |
|             (gen_dw_downsize.i_axi_dw_downsizer)                                     |                             axi_dw_downsizer_317 |       3773 |       3773 |       0 |    0 |  2765 |      0 |      0 |    0 |            0 |
|             i_axi_demux                                                              |                    axi_demux__parameterized1_318 |       1288 |       1288 |       0 |    0 |  1020 |      0 |      0 |    0 |            0 |
|               (i_axi_demux)                                                          |                    axi_demux__parameterized1_318 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               gen_demux.gen_ar_id_counter.i_ar_id_counter                            |        axi_demux_id_counters__parameterized1_334 |        218 |        218 |       0 |    0 |   160 |      0 |      0 |    0 |            0 |
|                 (gen_demux.gen_ar_id_counter.i_ar_id_counter)                        |        axi_demux_id_counters__parameterized1_334 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                 gen_counters[0].i_in_flight_cnt                                      |                delta_counter__parameterized3_375 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[10].i_in_flight_cnt                                     |                delta_counter__parameterized3_376 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[11].i_in_flight_cnt                                     |                delta_counter__parameterized3_377 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[12].i_in_flight_cnt                                     |                delta_counter__parameterized3_378 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[13].i_in_flight_cnt                                     |                delta_counter__parameterized3_379 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[14].i_in_flight_cnt                                     |                delta_counter__parameterized3_380 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[15].i_in_flight_cnt                                     |                delta_counter__parameterized3_381 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[16].i_in_flight_cnt                                     |                delta_counter__parameterized3_382 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[17].i_in_flight_cnt                                     |                delta_counter__parameterized3_383 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[18].i_in_flight_cnt                                     |                delta_counter__parameterized3_384 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[19].i_in_flight_cnt                                     |                delta_counter__parameterized3_385 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[1].i_in_flight_cnt                                      |                delta_counter__parameterized3_386 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[20].i_in_flight_cnt                                     |                delta_counter__parameterized3_387 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[21].i_in_flight_cnt                                     |                delta_counter__parameterized3_388 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[22].i_in_flight_cnt                                     |                delta_counter__parameterized3_389 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[23].i_in_flight_cnt                                     |                delta_counter__parameterized3_390 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[24].i_in_flight_cnt                                     |                delta_counter__parameterized3_391 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[25].i_in_flight_cnt                                     |                delta_counter__parameterized3_392 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[26].i_in_flight_cnt                                     |                delta_counter__parameterized3_393 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[27].i_in_flight_cnt                                     |                delta_counter__parameterized3_394 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[28].i_in_flight_cnt                                     |                delta_counter__parameterized3_395 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[29].i_in_flight_cnt                                     |                delta_counter__parameterized3_396 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[2].i_in_flight_cnt                                      |                delta_counter__parameterized3_397 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[30].i_in_flight_cnt                                     |                delta_counter__parameterized3_398 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[31].i_in_flight_cnt                                     |                delta_counter__parameterized3_399 |         26 |         26 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[3].i_in_flight_cnt                                      |                delta_counter__parameterized3_400 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[4].i_in_flight_cnt                                      |                delta_counter__parameterized3_401 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[5].i_in_flight_cnt                                      |                delta_counter__parameterized3_402 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[6].i_in_flight_cnt                                      |                delta_counter__parameterized3_403 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[7].i_in_flight_cnt                                      |                delta_counter__parameterized3_404 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[8].i_in_flight_cnt                                      |                delta_counter__parameterized3_405 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[9].i_in_flight_cnt                                      |                delta_counter__parameterized3_406 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.gen_aw_id_counter.i_aw_id_counter                            |        axi_demux_id_counters__parameterized1_335 |        110 |        110 |       0 |    0 |   160 |      0 |      0 |    0 |            0 |
|                 (gen_demux.gen_aw_id_counter.i_aw_id_counter)                        |        axi_demux_id_counters__parameterized1_335 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                 gen_counters[0].i_in_flight_cnt                                      |                delta_counter__parameterized3_343 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[10].i_in_flight_cnt                                     |                delta_counter__parameterized3_344 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[11].i_in_flight_cnt                                     |                delta_counter__parameterized3_345 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[12].i_in_flight_cnt                                     |                delta_counter__parameterized3_346 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[13].i_in_flight_cnt                                     |                delta_counter__parameterized3_347 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[14].i_in_flight_cnt                                     |                delta_counter__parameterized3_348 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[15].i_in_flight_cnt                                     |                delta_counter__parameterized3_349 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[16].i_in_flight_cnt                                     |                delta_counter__parameterized3_350 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[17].i_in_flight_cnt                                     |                delta_counter__parameterized3_351 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[18].i_in_flight_cnt                                     |                delta_counter__parameterized3_352 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[19].i_in_flight_cnt                                     |                delta_counter__parameterized3_353 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[1].i_in_flight_cnt                                      |                delta_counter__parameterized3_354 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[20].i_in_flight_cnt                                     |                delta_counter__parameterized3_355 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[21].i_in_flight_cnt                                     |                delta_counter__parameterized3_356 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[22].i_in_flight_cnt                                     |                delta_counter__parameterized3_357 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[23].i_in_flight_cnt                                     |                delta_counter__parameterized3_358 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[24].i_in_flight_cnt                                     |                delta_counter__parameterized3_359 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[25].i_in_flight_cnt                                     |                delta_counter__parameterized3_360 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[26].i_in_flight_cnt                                     |                delta_counter__parameterized3_361 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[27].i_in_flight_cnt                                     |                delta_counter__parameterized3_362 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[28].i_in_flight_cnt                                     |                delta_counter__parameterized3_363 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[29].i_in_flight_cnt                                     |                delta_counter__parameterized3_364 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[2].i_in_flight_cnt                                      |                delta_counter__parameterized3_365 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[30].i_in_flight_cnt                                     |                delta_counter__parameterized3_366 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[31].i_in_flight_cnt                                     |                delta_counter__parameterized3_367 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[3].i_in_flight_cnt                                      |                delta_counter__parameterized3_368 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[4].i_in_flight_cnt                                      |                delta_counter__parameterized3_369 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[5].i_in_flight_cnt                                      |                delta_counter__parameterized3_370 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[6].i_in_flight_cnt                                      |                delta_counter__parameterized3_371 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[7].i_in_flight_cnt                                      |                delta_counter__parameterized3_372 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[8].i_in_flight_cnt                                      |                delta_counter__parameterized3_373 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[9].i_in_flight_cnt                                      |                delta_counter__parameterized3_374 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_ar_spill_reg                                               |              spill_register__parameterized15_336 |        142 |        142 |       0 |    0 |   329 |      0 |      0 |    0 |            0 |
|                 spill_register_flushable_i                                           |    spill_register_flushable__parameterized15_342 |        142 |        142 |       0 |    0 |   329 |      0 |      0 |    0 |            0 |
|               gen_demux.i_aw_spill_reg                                               |              spill_register__parameterized13_337 |        291 |        291 |       0 |    0 |   343 |      0 |      0 |    0 |            0 |
|                 spill_register_flushable_i                                           |    spill_register_flushable__parameterized13_341 |        291 |        291 |       0 |    0 |   343 |      0 |      0 |    0 |            0 |
|               gen_demux.i_b_mux                                                      |                 rr_arb_tree__parameterized13_338 |         39 |         39 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_r_mux                                                      |                 rr_arb_tree__parameterized19_339 |        462 |        462 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_w_fifo                                                     |                     fifo_v3__parameterized27_340 |         26 |         26 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|             i_axi_err_slv                                                            |                  axi_err_slv__parameterized1_319 |        332 |        332 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|               (i_axi_err_slv)                                                        |                  axi_err_slv__parameterized1_319 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               i_atop_filter                                                          |              axi_atop_filter__parameterized1_325 |        230 |        230 |       0 |    0 |    31 |      0 |      0 |    0 |            0 |
|                 (i_atop_filter)                                                      |              axi_atop_filter__parameterized1_325 |        210 |        210 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|                 r_resp_cmd                                                           |                              stream_register_331 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                   i_fifo                                                             |                                      fifo_v2_332 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                     i_fifo_v3                                                        |                      fifo_v3__parameterized0_333 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|               i_b_fifo                                                               |                     fifo_v3__parameterized21_326 |         81 |         81 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|               i_r_counter                                                            |                                      counter_327 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 i_counter                                                            |                delta_counter__parameterized0_330 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               i_r_fifo                                                               |                     fifo_v3__parameterized22_328 |          5 |          5 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|               i_w_fifo                                                               |                     fifo_v3__parameterized20_329 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|             i_forward_b_beats_queue                                                  |                     fifo_v3__parameterized28_320 |       1791 |       1791 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|             i_mst_ar_arb                                                             |                 rr_arb_tree__parameterized18_321 |        533 |        533 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|             i_read_id_queue                                                          |                     id_queue__parameterized0_322 |        605 |        605 |       0 |    0 |   152 |      0 |      0 |    0 |            0 |
|             i_slv_ar_arb                                                             |                 rr_arb_tree__parameterized17_323 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             i_slv_r_arb                                                              |                 rr_arb_tree__parameterized16_324 |        549 |        549 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|       i_macro_ctrl_demux_macro                                                       |                       CIM_Core_mem_ctrl_demux__2 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       i_sram_axi2mem                                                                 |                       axi2mem__parameterized0__1 |        810 |        810 |       0 |    0 |   154 |      0 |      0 |    0 |            0 |
|       i_sram_axi_dw_converter_intf                                                   |                         axi_dw_converter_intf__1 |       9265 |       9265 |       0 |    0 |  4053 |      0 |      0 |    0 |            0 |
|         (i_sram_axi_dw_converter_intf)                                               |                         axi_dw_converter_intf__1 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         i_axi_dw_converter                                                           |                             axi_dw_converter_407 |       9201 |       9201 |       0 |    0 |  4053 |      0 |      0 |    0 |            0 |
|           gen_dw_downsize.i_axi_dw_downsizer                                         |                             axi_dw_downsizer_408 |       9201 |       9201 |       0 |    0 |  4053 |      0 |      0 |    0 |            0 |
|             (gen_dw_downsize.i_axi_dw_downsizer)                                     |                             axi_dw_downsizer_408 |       3899 |       3899 |       0 |    0 |  2764 |      0 |      0 |    0 |            0 |
|             i_axi_demux                                                              |                    axi_demux__parameterized1_409 |       1595 |       1595 |       0 |    0 |  1018 |      0 |      0 |    0 |            0 |
|               (i_axi_demux)                                                          |                    axi_demux__parameterized1_409 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               gen_demux.gen_ar_id_counter.i_ar_id_counter                            |        axi_demux_id_counters__parameterized1_425 |        217 |        217 |       0 |    0 |   160 |      0 |      0 |    0 |            0 |
|                 (gen_demux.gen_ar_id_counter.i_ar_id_counter)                        |        axi_demux_id_counters__parameterized1_425 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                 gen_counters[0].i_in_flight_cnt                                      |                delta_counter__parameterized3_466 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[10].i_in_flight_cnt                                     |                delta_counter__parameterized3_467 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[11].i_in_flight_cnt                                     |                delta_counter__parameterized3_468 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[12].i_in_flight_cnt                                     |                delta_counter__parameterized3_469 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[13].i_in_flight_cnt                                     |                delta_counter__parameterized3_470 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[14].i_in_flight_cnt                                     |                delta_counter__parameterized3_471 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[15].i_in_flight_cnt                                     |                delta_counter__parameterized3_472 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[16].i_in_flight_cnt                                     |                delta_counter__parameterized3_473 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[17].i_in_flight_cnt                                     |                delta_counter__parameterized3_474 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[18].i_in_flight_cnt                                     |                delta_counter__parameterized3_475 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[19].i_in_flight_cnt                                     |                delta_counter__parameterized3_476 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[1].i_in_flight_cnt                                      |                delta_counter__parameterized3_477 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[20].i_in_flight_cnt                                     |                delta_counter__parameterized3_478 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[21].i_in_flight_cnt                                     |                delta_counter__parameterized3_479 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[22].i_in_flight_cnt                                     |                delta_counter__parameterized3_480 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[23].i_in_flight_cnt                                     |                delta_counter__parameterized3_481 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[24].i_in_flight_cnt                                     |                delta_counter__parameterized3_482 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[25].i_in_flight_cnt                                     |                delta_counter__parameterized3_483 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[26].i_in_flight_cnt                                     |                delta_counter__parameterized3_484 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[27].i_in_flight_cnt                                     |                delta_counter__parameterized3_485 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[28].i_in_flight_cnt                                     |                delta_counter__parameterized3_486 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[29].i_in_flight_cnt                                     |                delta_counter__parameterized3_487 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[2].i_in_flight_cnt                                      |                delta_counter__parameterized3_488 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[30].i_in_flight_cnt                                     |                delta_counter__parameterized3_489 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[31].i_in_flight_cnt                                     |                delta_counter__parameterized3_490 |         25 |         25 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[3].i_in_flight_cnt                                      |                delta_counter__parameterized3_491 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[4].i_in_flight_cnt                                      |                delta_counter__parameterized3_492 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[5].i_in_flight_cnt                                      |                delta_counter__parameterized3_493 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[6].i_in_flight_cnt                                      |                delta_counter__parameterized3_494 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[7].i_in_flight_cnt                                      |                delta_counter__parameterized3_495 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[8].i_in_flight_cnt                                      |                delta_counter__parameterized3_496 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[9].i_in_flight_cnt                                      |                delta_counter__parameterized3_497 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.gen_aw_id_counter.i_aw_id_counter                            |        axi_demux_id_counters__parameterized1_426 |        110 |        110 |       0 |    0 |   160 |      0 |      0 |    0 |            0 |
|                 (gen_demux.gen_aw_id_counter.i_aw_id_counter)                        |        axi_demux_id_counters__parameterized1_426 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|                 gen_counters[0].i_in_flight_cnt                                      |                delta_counter__parameterized3_434 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[10].i_in_flight_cnt                                     |                delta_counter__parameterized3_435 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[11].i_in_flight_cnt                                     |                delta_counter__parameterized3_436 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[12].i_in_flight_cnt                                     |                delta_counter__parameterized3_437 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[13].i_in_flight_cnt                                     |                delta_counter__parameterized3_438 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[14].i_in_flight_cnt                                     |                delta_counter__parameterized3_439 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[15].i_in_flight_cnt                                     |                delta_counter__parameterized3_440 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[16].i_in_flight_cnt                                     |                delta_counter__parameterized3_441 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[17].i_in_flight_cnt                                     |                delta_counter__parameterized3_442 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[18].i_in_flight_cnt                                     |                delta_counter__parameterized3_443 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[19].i_in_flight_cnt                                     |                delta_counter__parameterized3_444 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[1].i_in_flight_cnt                                      |                delta_counter__parameterized3_445 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[20].i_in_flight_cnt                                     |                delta_counter__parameterized3_446 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[21].i_in_flight_cnt                                     |                delta_counter__parameterized3_447 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[22].i_in_flight_cnt                                     |                delta_counter__parameterized3_448 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[23].i_in_flight_cnt                                     |                delta_counter__parameterized3_449 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[24].i_in_flight_cnt                                     |                delta_counter__parameterized3_450 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[25].i_in_flight_cnt                                     |                delta_counter__parameterized3_451 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[26].i_in_flight_cnt                                     |                delta_counter__parameterized3_452 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[27].i_in_flight_cnt                                     |                delta_counter__parameterized3_453 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[28].i_in_flight_cnt                                     |                delta_counter__parameterized3_454 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[29].i_in_flight_cnt                                     |                delta_counter__parameterized3_455 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[2].i_in_flight_cnt                                      |                delta_counter__parameterized3_456 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[30].i_in_flight_cnt                                     |                delta_counter__parameterized3_457 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[31].i_in_flight_cnt                                     |                delta_counter__parameterized3_458 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[3].i_in_flight_cnt                                      |                delta_counter__parameterized3_459 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[4].i_in_flight_cnt                                      |                delta_counter__parameterized3_460 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[5].i_in_flight_cnt                                      |                delta_counter__parameterized3_461 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[6].i_in_flight_cnt                                      |                delta_counter__parameterized3_462 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[7].i_in_flight_cnt                                      |                delta_counter__parameterized3_463 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[8].i_in_flight_cnt                                      |                delta_counter__parameterized3_464 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_counters[9].i_in_flight_cnt                                      |                delta_counter__parameterized3_465 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_ar_spill_reg                                               |              spill_register__parameterized15_427 |        142 |        142 |       0 |    0 |   329 |      0 |      0 |    0 |            0 |
|                 spill_register_flushable_i                                           |    spill_register_flushable__parameterized15_433 |        142 |        142 |       0 |    0 |   329 |      0 |      0 |    0 |            0 |
|               gen_demux.i_aw_spill_reg                                               |              spill_register__parameterized13_428 |        289 |        289 |       0 |    0 |   341 |      0 |      0 |    0 |            0 |
|                 spill_register_flushable_i                                           |    spill_register_flushable__parameterized13_432 |        289 |        289 |       0 |    0 |   341 |      0 |      0 |    0 |            0 |
|               gen_demux.i_b_mux                                                      |                 rr_arb_tree__parameterized13_429 |         40 |         40 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_r_mux                                                      |                 rr_arb_tree__parameterized19_430 |        700 |        700 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               gen_demux.i_w_fifo                                                     |                     fifo_v3__parameterized27_431 |         97 |         97 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|             i_axi_err_slv                                                            |                  axi_err_slv__parameterized1_410 |       1875 |       1875 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|               (i_axi_err_slv)                                                        |                  axi_err_slv__parameterized1_410 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               i_atop_filter                                                          |              axi_atop_filter__parameterized1_416 |       1773 |       1773 |       0 |    0 |    31 |      0 |      0 |    0 |            0 |
|                 (i_atop_filter)                                                      |              axi_atop_filter__parameterized1_416 |       1753 |       1753 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|                 r_resp_cmd                                                           |                              stream_register_422 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                   i_fifo                                                             |                                      fifo_v2_423 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                     i_fifo_v3                                                        |                      fifo_v3__parameterized0_424 |         20 |         20 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|               i_b_fifo                                                               |                     fifo_v3__parameterized21_417 |         81 |         81 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|               i_r_counter                                                            |                                      counter_418 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 i_counter                                                            |                delta_counter__parameterized0_421 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               i_r_fifo                                                               |                     fifo_v3__parameterized22_419 |          5 |          5 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|               i_w_fifo                                                               |                     fifo_v3__parameterized20_420 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|             i_forward_b_beats_queue                                                  |                     fifo_v3__parameterized28_411 |        237 |        237 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|             i_mst_ar_arb                                                             |                 rr_arb_tree__parameterized18_412 |        536 |        536 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|             i_read_id_queue                                                          |                     id_queue__parameterized0_413 |        469 |        469 |       0 |    0 |   152 |      0 |      0 |    0 |            0 |
|             i_slv_ar_arb                                                             |                 rr_arb_tree__parameterized17_414 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             i_slv_r_arb                                                              |                 rr_arb_tree__parameterized16_415 |        590 |        590 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|       i_sram_ctrl_demux                                                              |                       CIM_Core_mem_ctrl_demux__1 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     i_CIM_Core_Macro_0                                                               |                                 xlnx_bram_512x32 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_0)                                                           |                                 xlnx_bram_512x32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |              xlnx_bram_512x32_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |              xlnx_bram_512x32_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             |        xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |                 xlnx_bram_512x32_blk_mem_gen_top |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               |        xlnx_bram_512x32_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |          xlnx_bram_512x32_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      |        xlnx_bram_512x32_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_Macro_1                                                               |                          xlnx_bram_512x32_HD1274 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_1)                                                           |                          xlnx_bram_512x32_HD1274 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1275 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1275 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1276 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1277 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1278 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1279 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1280 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_Macro_2                                                               |                          xlnx_bram_512x32_HD1281 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_2)                                                           |                          xlnx_bram_512x32_HD1281 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1282 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1282 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1283 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1284 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1285 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1286 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1287 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_Macro_3                                                               |                          xlnx_bram_512x32_HD1288 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_3)                                                           |                          xlnx_bram_512x32_HD1288 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1289 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1289 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1290 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1291 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1292 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1293 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1294 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_Macro_4                                                               |                          xlnx_bram_512x32_HD1295 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_4)                                                           |                          xlnx_bram_512x32_HD1295 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1296 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1296 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1297 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1298 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1299 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1300 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1301 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_Macro_5                                                               |                          xlnx_bram_512x32_HD1302 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_5)                                                           |                          xlnx_bram_512x32_HD1302 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1303 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1303 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1304 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1305 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1306 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1307 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1308 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_Macro_6                                                               |                          xlnx_bram_512x32_HD1309 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_6)                                                           |                          xlnx_bram_512x32_HD1309 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1310 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1310 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1311 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1312 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1313 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1314 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1315 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_Macro_7                                                               |                          xlnx_bram_512x32_HD1316 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_7)                                                           |                          xlnx_bram_512x32_HD1316 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1317 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1317 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1318 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1319 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1320 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1321 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1322 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_Macro_8                                                               |                          xlnx_bram_512x32_HD1323 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_Macro_8)                                                           |                          xlnx_bram_512x32_HD1323 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1324 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1324 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1325 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1326 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1327 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1328 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1329 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_SRAM                                                                  |                                xlnx_bram_1024x32 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|       (i_CIM_Core_SRAM)                                                              |                                xlnx_bram_1024x32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |             xlnx_bram_1024x32_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         (U0)                                                                         |             xlnx_bram_1024x32_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             |       xlnx_bram_1024x32_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |                xlnx_bram_1024x32_blk_mem_gen_top |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             valid.cstr                                                               |       xlnx_bram_1024x32_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               ramloop[0].ram.r                                                       |         xlnx_bram_1024x32_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                 prim_noinit.ram                                                      |       xlnx_bram_1024x32_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|     i_CIM_Core_eDRAM_0                                                               |                          xlnx_bram_512x32_HD1330 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_0)                                                           |                          xlnx_bram_512x32_HD1330 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1331 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1331 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1332 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1333 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1334 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1335 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1336 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_1                                                               |                          xlnx_bram_512x32_HD1337 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_1)                                                           |                          xlnx_bram_512x32_HD1337 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1338 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1338 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1339 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1340 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1341 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1342 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1343 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_10                                                              |                          xlnx_bram_512x32_HD1344 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_10)                                                          |                          xlnx_bram_512x32_HD1344 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1345 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1345 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1346 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1347 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1348 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1349 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1350 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_11                                                              |                          xlnx_bram_512x32_HD1351 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_11)                                                          |                          xlnx_bram_512x32_HD1351 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1352 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1352 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1353 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1354 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1355 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1356 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1357 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_12                                                              |                          xlnx_bram_512x32_HD1358 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_12)                                                          |                          xlnx_bram_512x32_HD1358 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1359 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1359 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1360 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1361 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1362 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1363 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1364 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_13                                                              |                          xlnx_bram_512x32_HD1365 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_13)                                                          |                          xlnx_bram_512x32_HD1365 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1366 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1366 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1367 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1368 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1369 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1370 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1371 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_14                                                              |                          xlnx_bram_512x32_HD1372 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_14)                                                          |                          xlnx_bram_512x32_HD1372 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1373 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1373 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1374 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1375 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1376 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1377 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1378 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_15                                                              |                          xlnx_bram_512x32_HD1379 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_15)                                                          |                          xlnx_bram_512x32_HD1379 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1380 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1380 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1381 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1382 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1383 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1384 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1385 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_2                                                               |                          xlnx_bram_512x32_HD1386 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_2)                                                           |                          xlnx_bram_512x32_HD1386 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1387 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1387 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1388 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1389 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1390 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1391 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1392 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_3                                                               |                          xlnx_bram_512x32_HD1393 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_3)                                                           |                          xlnx_bram_512x32_HD1393 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1394 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1394 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1395 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1396 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1397 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1398 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1399 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_4                                                               |                          xlnx_bram_512x32_HD1400 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_4)                                                           |                          xlnx_bram_512x32_HD1400 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1401 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1401 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1402 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1403 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1404 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1405 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1406 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_5                                                               |                          xlnx_bram_512x32_HD1407 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_5)                                                           |                          xlnx_bram_512x32_HD1407 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1408 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1408 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1409 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1410 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1411 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1412 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1413 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_6                                                               |                          xlnx_bram_512x32_HD1414 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_6)                                                           |                          xlnx_bram_512x32_HD1414 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1415 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1415 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1416 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1417 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1418 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1419 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1420 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_7                                                               |                          xlnx_bram_512x32_HD1421 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_7)                                                           |                          xlnx_bram_512x32_HD1421 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1422 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1422 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1423 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1424 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1425 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1426 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1427 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_8                                                               |                          xlnx_bram_512x32_HD1428 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_8)                                                           |                          xlnx_bram_512x32_HD1428 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1429 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1429 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1430 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1431 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1432 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1433 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1434 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_Core_eDRAM_9                                                               |                          xlnx_bram_512x32_HD1435 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       (i_CIM_Core_eDRAM_9)                                                           |                          xlnx_bram_512x32_HD1435 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       U0                                                                             |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1436 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (U0)                                                                         |       xlnx_bram_512x32_blk_mem_gen_v8_4_1_HD1436 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst_blk_mem_gen                                                             | xlnx_bram_512x32_blk_mem_gen_v8_4_1_synth_HD1437 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |          xlnx_bram_512x32_blk_mem_gen_top_HD1438 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             valid.cstr                                                               | xlnx_bram_512x32_blk_mem_gen_generic_cstr_HD1439 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               ramloop[0].ram.r                                                       |   xlnx_bram_512x32_blk_mem_gen_prim_width_HD1440 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 prim_noinit.ram                                                      | xlnx_bram_512x32_blk_mem_gen_prim_wrapper_HD1441 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|     i_CIM_ctrl_logic_wrapper                                                         |                           CIM_ctrl_logic_wrapper |         95 |         95 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|       (i_CIM_ctrl_logic_wrapper)                                                     |                           CIM_ctrl_logic_wrapper |          2 |          2 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|       cim_core_logic_regs_inst                                                       |                                    CIM_Core_regs |         93 |         93 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|   i_ariane                                                                           |                                           ariane |      51188 |      51188 |       0 |    0 | 27608 |     12 |      0 |    0 |           27 |
|     gen_example_coprocessor.i_cvxif_coprocessor                                      |                        cvxif_example_coprocessor |        445 |        445 |       0 |    0 |  1115 |      0 |      0 |    0 |            0 |
|       (gen_example_coprocessor.i_cvxif_coprocessor)                                  |                        cvxif_example_coprocessor |         67 |         67 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       counter_i                                                                      |                          counter__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         i_counter                                                                    |                    delta_counter__parameterized1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       fifo_commit_i                                                                  |                          fifo_v3__parameterized6 |        373 |        373 |       0 |    0 |  1110 |      0 |      0 |    0 |            0 |
|     i_cva6                                                                           |                                             cva6 |      50743 |      50743 |       0 |    0 | 26493 |     12 |      0 |    0 |           27 |
|       (i_cva6)                                                                       |                                             cva6 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       commit_stage_i                                                                 |                                     commit_stage |        207 |        207 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       csr_regfile_i                                                                  |                                      csr_regfile |       2254 |       2254 |       0 |    0 |  1689 |      0 |      0 |    0 |            0 |
|       ex_stage_i                                                                     |                                         ex_stage |      21852 |      21852 |       0 |    0 |  7694 |      0 |      0 |    0 |           27 |
|         (ex_stage_i)                                                                 |                                         ex_stage |       2942 |       2942 |       0 |    0 |    84 |      0 |      0 |    0 |            0 |
|         alu_i                                                                        |                                              alu |        338 |        338 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_bitmanip.i_cpop_count                                                  |                         popcount__parameterized0 |        338 |        338 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         csr_buffer_i                                                                 |                                       csr_buffer |          1 |          1 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|         fpu_gen.fpu_i                                                                |                                         fpu_wrap |       8290 |       8290 |       0 |    0 |  2029 |      0 |      0 |    0 |           11 |
|           (fpu_gen.fpu_i)                                                            |                                         fpu_wrap |         93 |         93 |       0 |    0 |   214 |      0 |      0 |    0 |            0 |
|           fpu_gen.i_fpnew_bulk                                                       |                                        fpnew_top |       8197 |       8197 |       0 |    0 |  1815 |      0 |      0 |    0 |           11 |
|             (fpu_gen.i_fpnew_bulk)                                                   |                                        fpnew_top |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             gen_operation_groups[0].i_opgroup_block                                  |                              fpnew_opgroup_block |       3735 |       3735 |       0 |    0 |   855 |      0 |      0 |    0 |           11 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                       |                          fpnew_opgroup_fmt_slice |       1156 |       1156 |       0 |    0 |   270 |      0 |      0 |    0 |            2 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                     |                                        fpnew_fma |       1156 |       1156 |       0 |    0 |   270 |      0 |      0 |    0 |            2 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                       |          fpnew_opgroup_fmt_slice__parameterized0 |       2579 |       2579 |       0 |    0 |   584 |      0 |      0 |    0 |            9 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                     |                        fpnew_fma__parameterized0 |       2579 |       2579 |       0 |    0 |   584 |      0 |      0 |    0 |            9 |
|               i_arbiter                                                              |                 rr_arb_tree__parameterized10_106 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             gen_operation_groups[1].i_opgroup_block                                  |              fpnew_opgroup_block__parameterized0 |       2418 |       2418 |       0 |    0 |   520 |      0 |      0 |    0 |            0 |
|               gen_merged_slice.i_multifmt_slice                                      |                     fpnew_opgroup_multifmt_slice |       2418 |       2418 |       0 |    0 |   520 |      0 |      0 |    0 |            0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi     |                              fpnew_divsqrt_multi |       2418 |       2418 |       0 |    0 |   520 |      0 |      0 |    0 |            0 |
|                   (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi) |                              fpnew_divsqrt_multi |         77 |         77 |       0 |    0 |   229 |      0 |      0 |    0 |            0 |
|                   i_divsqrt_lei                                                      |                                 div_sqrt_top_mvp |       2341 |       2341 |       0 |    0 |   291 |      0 |      0 |    0 |            0 |
|                     nrbd_nrsc_U0                                                     |                                    nrbd_nrsc_mvp |       1598 |       1598 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|                       control_U0                                                     |                                      control_mvp |       1598 |       1598 |       0 |    0 |   149 |      0 |      0 |    0 |            0 |
|                     preprocess_U0                                                    |                                   preprocess_mvp |        747 |        747 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|             gen_operation_groups[2].i_opgroup_block                                  |              fpnew_opgroup_block__parameterized1 |        465 |        465 |       0 |    0 |   221 |      0 |      0 |    0 |            0 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                       |          fpnew_opgroup_fmt_slice__parameterized1 |        209 |        209 |       0 |    0 |    79 |      0 |      0 |    0 |            0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                 |                                    fpnew_noncomp |        209 |        209 |       0 |    0 |    79 |      0 |      0 |    0 |            0 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                       |          fpnew_opgroup_fmt_slice__parameterized2 |        256 |        256 |       0 |    0 |   141 |      0 |      0 |    0 |            0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                 |                    fpnew_noncomp__parameterized0 |        256 |        256 |       0 |    0 |   141 |      0 |      0 |    0 |            0 |
|               i_arbiter                                                              |                     rr_arb_tree__parameterized10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|             gen_operation_groups[3].i_opgroup_block                                  |              fpnew_opgroup_block__parameterized2 |       1572 |       1572 |       0 |    0 |   217 |      0 |      0 |    0 |            0 |
|               gen_merged_slice.i_multifmt_slice                                      |     fpnew_opgroup_multifmt_slice__parameterized0 |       1572 |       1572 |       0 |    0 |   217 |      0 |      0 |    0 |            0 |
|                 (gen_merged_slice.i_multifmt_slice)                                  |     fpnew_opgroup_multifmt_slice__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi        |                                 fpnew_cast_multi |       1569 |       1569 |       0 |    0 |   217 |      0 |      0 |    0 |            0 |
|             i_arbiter                                                                |                     rr_arb_tree__parameterized11 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         gen_cvxif.cvxif_fu_i                                                         |                                         cvxif_fu |         73 |         73 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|         i_mult                                                                       |                                             mult |       2623 |       2623 |       0 |    0 |   388 |      0 |      0 |    0 |           16 |
|           (i_mult)                                                                   |                                             mult |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           i_div                                                                      |                                           serdiv |       1045 |       1045 |       0 |    0 |   209 |      0 |      0 |    0 |            0 |
|           i_multiplier                                                               |                                       multiplier |       1577 |       1577 |       0 |    0 |   178 |      0 |      0 |    0 |           16 |
|         lsu_i                                                                        |                                  load_store_unit |       7585 |       7585 |       0 |    0 |  5144 |      0 |      0 |    0 |            0 |
|           gen_mmu_sv39.i_cva6_mmu                                                    |                                              mmu |       5954 |       5954 |       0 |    0 |  3385 |      0 |      0 |    0 |            0 |
|             (gen_mmu_sv39.i_cva6_mmu)                                                |                                              mmu |         12 |         12 |       0 |    0 |   184 |      0 |      0 |    0 |            0 |
|             i_dtlb                                                                   |                                              tlb |       1308 |       1308 |       0 |    0 |  1519 |      0 |      0 |    0 |            0 |
|             i_itlb                                                                   |                                          tlb_103 |       2011 |       2011 |       0 |    0 |  1487 |      0 |      0 |    0 |            0 |
|             i_pmp_data                                                               |                                              pmp |       1114 |       1114 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             i_pmp_if                                                                 |                                          pmp_104 |        326 |        326 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             i_ptw                                                                    |                                              ptw |       1235 |       1235 |       0 |    0 |   195 |      0 |      0 |    0 |            0 |
|               (i_ptw)                                                                |                                              ptw |        274 |        274 |       0 |    0 |   195 |      0 |      0 |    0 |            0 |
|               i_pmp_ptw                                                              |                                          pmp_105 |        961 |        961 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           i_load_unit                                                                |                                        load_unit |        279 |        279 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|           i_pipe_reg_load                                                            |                                        shift_reg |          0 |          0 |       0 |    0 |   137 |      0 |      0 |    0 |            0 |
|           i_store_unit                                                               |                                       store_unit |        728 |        728 |       0 |    0 |  1273 |      0 |      0 |    0 |            0 |
|             (i_store_unit)                                                           |                                       store_unit |          6 |          6 |       0 |    0 |    83 |      0 |      0 |    0 |            0 |
|             i_amo_buffer                                                             |                                       amo_buffer |          7 |          7 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|               i_amo_fifo                                                             |                         fifo_v3__parameterized14 |          7 |          7 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             store_buffer_i                                                           |                                     store_buffer |        715 |        715 |       0 |    0 |  1062 |      0 |      0 |    0 |            0 |
|           lsu_bypass_i                                                               |                                       lsu_bypass |        624 |        624 |       0 |    0 |   313 |      0 |      0 |    0 |            0 |
|       gen_cache_wt.i_cache_subsystem                                                 |                               wt_cache_subsystem |       5499 |       5499 |       0 |    0 |  2428 |     12 |      0 |    0 |            0 |
|         i_adapter                                                                    |                                   wt_axi_adapter |        696 |        696 |       0 |    0 |   716 |      0 |      0 |    0 |            0 |
|           (i_adapter)                                                                |                                   wt_axi_adapter |        341 |        341 |       0 |    0 |   284 |      0 |      0 |    0 |            0 |
|           i_axi_shim                                                                 |                                         axi_shim |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           i_b_fifo                                                                   |                         fifo_v3__parameterized11 |         34 |         34 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|           i_dcache_data_fifo                                                         |                          fifo_v3__parameterized9 |        211 |        211 |       0 |    0 |   266 |      0 |      0 |    0 |            0 |
|           i_icache_data_fifo                                                         |                          fifo_v3__parameterized8 |         61 |         61 |       0 |    0 |   112 |      0 |      0 |    0 |            0 |
|           i_rd_dcache_id                                                             |                         fifo_v3__parameterized10 |         13 |         13 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|           i_rd_icache_id                                                             |                     fifo_v3__parameterized10_100 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           i_rr_arb_tree                                                              |                      rr_arb_tree__parameterized7 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           i_wr_dcache_id                                                             |                     fifo_v3__parameterized10_101 |         17 |         17 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|         i_cva6_icache                                                                |                                      cva6_icache |        447 |        447 |       0 |    0 |   134 |      6 |      0 |    0 |            0 |
|           (i_cva6_icache)                                                            |                                      cva6_icache |         99 |         99 |       0 |    0 |   126 |      0 |      0 |    0 |            0 |
|           gen_sram[0].data_sram                                                      |                          sram__parameterized0_83 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|             gen_cut[0].i_tc_sram_wrapper                                             |                               tc_sram_wrapper_96 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               i_ram                                                                  |                               SyncSpRamBeNx64_99 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             gen_cut[1].i_tc_sram_wrapper                                             |                               tc_sram_wrapper_97 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               i_ram                                                                  |                               SyncSpRamBeNx64_98 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_sram[0].tag_sram                                                       |                                          sram_84 |         50 |         50 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             gen_cut[0].i_tc_sram_wrapper                                             |                               tc_sram_wrapper_94 |         50 |         50 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               i_ram                                                                  |                               SyncSpRamBeNx64_95 |         50 |         50 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_sram[1].data_sram                                                      |                          sram__parameterized0_85 |        214 |        214 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|             gen_cut[0].i_tc_sram_wrapper                                             |                               tc_sram_wrapper_90 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               i_ram                                                                  |                               SyncSpRamBeNx64_93 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             gen_cut[1].i_tc_sram_wrapper                                             |                               tc_sram_wrapper_91 |        214 |        214 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               i_ram                                                                  |                               SyncSpRamBeNx64_92 |        214 |        214 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           gen_sram[1].tag_sram                                                       |                                          sram_86 |         48 |         48 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             gen_cut[0].i_tc_sram_wrapper                                             |                               tc_sram_wrapper_88 |         48 |         48 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               i_ram                                                                  |                               SyncSpRamBeNx64_89 |         48 |         48 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           i_lfsr                                                                     |                                          lfsr_87 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_wt_dcache                                                                  |                                        wt_dcache |       4356 |       4356 |       0 |    0 |  1578 |      6 |      0 |    0 |            0 |
|           gen_rd_ports[0].i_wt_dcache_ctrl                                           |                                   wt_dcache_ctrl |        299 |        299 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|           gen_rd_ports[1].i_wt_dcache_ctrl                                           |                                wt_dcache_ctrl_70 |        291 |        291 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|           i_wt_dcache_mem                                                            |                                    wt_dcache_mem |        211 |        211 |       0 |    0 |    13 |      6 |      0 |    0 |            0 |
|             (i_wt_dcache_mem)                                                        |                                    wt_dcache_mem |        110 |        110 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|             gen_data_banks[0].i_data_sram                                            |                             sram__parameterized0 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|               gen_cut[0].i_tc_sram_wrapper                                           |                               tc_sram_wrapper_79 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                 i_ram                                                                |                               SyncSpRamBeNx64_82 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               gen_cut[1].i_tc_sram_wrapper                                           |                               tc_sram_wrapper_80 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                 i_ram                                                                |                               SyncSpRamBeNx64_81 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             gen_data_banks[1].i_data_sram                                            |                          sram__parameterized0_71 |         64 |         64 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|               gen_cut[0].i_tc_sram_wrapper                                           |                               tc_sram_wrapper_75 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                 i_ram                                                                |                               SyncSpRamBeNx64_78 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               gen_cut[1].i_tc_sram_wrapper                                           |                               tc_sram_wrapper_76 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                 i_ram                                                                |                               SyncSpRamBeNx64_77 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             gen_tag_srams[0].i_tag_sram                                              |                                             sram |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               gen_cut[0].i_tc_sram_wrapper                                           |                               tc_sram_wrapper_73 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                 i_ram                                                                |                               SyncSpRamBeNx64_74 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             gen_tag_srams[1].i_tag_sram                                              |                                          sram_72 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               gen_cut[0].i_tc_sram_wrapper                                           |                                  tc_sram_wrapper |         19 |         19 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|                 i_ram                                                                |                                  SyncSpRamBeNx64 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             i_rr_arb_tree                                                            |                      rr_arb_tree__parameterized6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           i_wt_dcache_missunit                                                       |                               wt_dcache_missunit |        628 |        628 |       0 |    0 |   136 |      0 |      0 |    0 |            0 |
|             (i_wt_dcache_missunit)                                                   |                               wt_dcache_missunit |        549 |        549 |       0 |    0 |    80 |      0 |      0 |    0 |            0 |
|             i_exp_backoff                                                            |                                      exp_backoff |         57 |         57 |       0 |    0 |    48 |      0 |      0 |    0 |            0 |
|             i_lfsr_inv                                                               |                                             lfsr |         22 |         22 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           i_wt_dcache_wbuffer                                                        |                                wt_dcache_wbuffer |       2927 |       2927 |       0 |    0 |  1297 |      0 |      0 |    0 |            0 |
|             (i_wt_dcache_wbuffer)                                                    |                                wt_dcache_wbuffer |       1464 |       1464 |       0 |    0 |  1260 |      0 |      0 |    0 |            0 |
|             i_clean_rr                                                               |                      rr_arb_tree__parameterized5 |        164 |        164 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|             i_dirty_rr                                                               |                      rr_arb_tree__parameterized4 |       1008 |       1008 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|             i_rtrn_id_fifo                                                           |                          fifo_v3__parameterized7 |        406 |        406 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|             i_tx_id_rr                                                               |                      rr_arb_tree__parameterized3 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|       gen_perf_counter.perf_counters_i                                               |                                    perf_counters |        630 |        630 |       0 |    0 |   414 |      0 |      0 |    0 |            0 |
|       i_frontend                                                                     |                                         frontend |       3209 |       3209 |       0 |    0 |  4200 |      0 |      0 |    0 |            0 |
|         (i_frontend)                                                                 |                                         frontend |        227 |        227 |       0 |    0 |   365 |      0 |      0 |    0 |            0 |
|         bht_gen.i_bht                                                                |                                              bht |        524 |        524 |       0 |    0 |   384 |      0 |      0 |    0 |            0 |
|         btb_gen.i_btb                                                                |                                              btb |        681 |        681 |       0 |    0 |  2080 |      0 |      0 |    0 |            0 |
|         i_instr_queue                                                                |                                      instr_queue |        671 |        671 |       0 |    0 |  1157 |      0 |      0 |    0 |            0 |
|           (i_instr_queue)                                                            |                                      instr_queue |          5 |          5 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|           gen_instr_fifo[0].i_fifo_instr_data                                        |                         fifo_v3__parameterized12 |        350 |        350 |       0 |    0 |   411 |      0 |      0 |    0 |            0 |
|           gen_instr_fifo[1].i_fifo_instr_data                                        |                     fifo_v3__parameterized12_102 |        229 |        229 |       0 |    0 |   415 |      0 |      0 |    0 |            0 |
|           i_fifo_address                                                             |                         fifo_v3__parameterized13 |         87 |         87 |       0 |    0 |   263 |      0 |      0 |    0 |            0 |
|         i_instr_realign                                                              |                                    instr_realign |       1105 |       1105 |       0 |    0 |    84 |      0 |      0 |    0 |            0 |
|         ras_gen.i_ras                                                                |                                              ras |          1 |          1 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|       id_stage_i                                                                     |                                         id_stage |        669 |        669 |       0 |    0 |   325 |      0 |      0 |    0 |            0 |
|       issue_stage_i                                                                  |                                      issue_stage |      16413 |      16413 |       0 |    0 |  9743 |      0 |      0 |    0 |            0 |
|         i_issue_read_operands                                                        |                              issue_read_operands |       5245 |       5245 |       0 |    0 |  4411 |      0 |      0 |    0 |            0 |
|           (i_issue_read_operands)                                                    |                              issue_read_operands |         88 |         88 |       0 |    0 |   379 |      0 |      0 |    0 |            0 |
|           float_regfile_gen.gen_asic_fp_regfile.i_ariane_fp_regfile                  |                   ariane_regfile__parameterized0 |       2898 |       2898 |       0 |    0 |  2048 |      0 |      0 |    0 |            0 |
|           gen_asic_regfile.i_ariane_regfile                                          |                                   ariane_regfile |       2259 |       2259 |       0 |    0 |  1984 |      0 |      0 |    0 |            0 |
|         i_scoreboard                                                                 |                                       scoreboard |      11168 |      11168 |       0 |    0 |  5332 |      0 |      0 |    0 |            0 |
|           (i_scoreboard)                                                             |                                       scoreboard |      10286 |      10286 |       0 |    0 |  5332 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[0].i_sel_fpr_clobbers                                     |                      rr_arb_tree__parameterized8 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[10].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_107 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[10].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_108 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[11].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_109 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[11].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_110 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[12].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_111 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[12].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_112 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[13].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_113 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[13].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_114 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[14].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_115 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[14].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_116 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[15].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_117 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[15].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_118 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[16].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_119 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[16].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_120 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[17].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_121 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[17].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_122 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[18].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_123 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[18].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_124 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[19].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_125 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[19].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_126 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[1].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_127 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[1].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_128 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[20].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_129 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[20].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_130 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[21].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_131 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[21].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_132 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[22].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_133 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[22].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_134 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[23].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_135 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[23].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_136 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[24].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_137 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[24].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_138 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[25].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_139 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[25].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_140 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[26].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_141 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[26].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_142 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[27].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_143 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[27].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_144 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[28].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_145 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[28].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_146 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[29].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_147 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[29].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_148 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[2].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_149 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[2].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_150 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[30].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_151 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[30].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_152 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[31].i_sel_fpr_clobbers                                    |                  rr_arb_tree__parameterized8_153 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[31].i_sel_gpr_clobbers                                    |                  rr_arb_tree__parameterized8_154 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[3].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_155 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[3].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_156 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[4].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_157 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[4].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_158 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[5].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_159 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[5].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_160 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[6].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_161 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[6].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_162 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[7].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_163 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[7].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_164 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[8].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_165 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[8].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_166 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[9].i_sel_fpr_clobbers                                     |                  rr_arb_tree__parameterized8_167 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gen_sel_clobbers[9].i_sel_gpr_clobbers                                     |                  rr_arb_tree__parameterized8_168 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|   i_ariane_peripherals                                                               |                               ariane_peripherals |       2869 |       2869 |       0 |    0 |  4856 |      0 |      0 |    0 |            0 |
|     (i_ariane_peripherals)                                                           |                               ariane_peripherals |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     gen_timer.i_axi2apb_64_32_timer                                                  |                                    axi2apb_64_32 |        548 |        548 |       0 |    0 |  1028 |      0 |      0 |    0 |            0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                              |                                    axi2apb_64_32 |         20 |         20 |       0 |    0 |   102 |      0 |      0 |    0 |            0 |
|       slave_ar_buffer_i                                                              |                                 axi_ar_buffer_45 |        169 |        169 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                              axi_single_slice_66 |        169 |        169 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                                          fifo_67 |        169 |        169 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized1_68 |        169 |        169 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized15_69 |        169 |        169 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|       slave_aw_buffer_i                                                              |                                 axi_aw_buffer_46 |         88 |         88 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                              axi_single_slice_62 |         88 |         88 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                                          fifo_63 |         88 |         88 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized1_64 |         88 |         88 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized15_65 |         88 |         88 |       0 |    0 |   182 |      0 |      0 |    0 |            0 |
|       slave_b_buffer_i                                                               |                                  axi_b_buffer_47 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |              axi_single_slice__parameterized2_58 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                          fifo__parameterized2_59 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized4_60 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized18_61 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|       slave_r_buffer_i                                                               |                                  axi_r_buffer_48 |        145 |        145 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |              axi_single_slice__parameterized1_54 |        145 |        145 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                          fifo__parameterized1_55 |        145 |        145 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized3_56 |        145 |        145 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized17_57 |        145 |        145 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|       slave_w_buffer_i                                                               |                                  axi_w_buffer_49 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |              axi_single_slice__parameterized0_50 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                          fifo__parameterized0_51 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized2_52 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized16_53 |         81 |         81 |       0 |    0 |   148 |      0 |      0 |    0 |            0 |
|     gen_timer.i_timer                                                                |                                        apb_timer |        242 |        242 |       0 |    0 |   256 |      0 |      0 |    0 |            0 |
|       TIMER_GEN[0].timer_i                                                           |                                            timer |        121 |        121 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       TIMER_GEN[1].timer_i                                                           |                                         timer_44 |        121 |        121 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|     gen_uart.i_apb_uart                                                              |                                         apb_uart |        777 |        777 |       0 |    0 |  1478 |      0 |      0 |    0 |            0 |
|       (gen_uart.i_apb_uart)                                                          |                                         apb_uart |         10 |         10 |       0 |    0 |   102 |      0 |      0 |    0 |            0 |
|       UART_BG16                                                                      |                                     uart_baudgen |         22 |         22 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|       UART_BG2                                                                       |                                   slib_clock_div |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       UART_BIDET                                                                     |                                 slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_ED_CTS                                                                    |                              slib_edge_detect_33 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_ED_DCD                                                                    |                              slib_edge_detect_34 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_ED_DSR                                                                    |                              slib_edge_detect_35 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_ED_RI                                                                     |                              slib_edge_detect_36 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_FEDET                                                                     |                              slib_edge_detect_37 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_IF_CTS                                                                    |                                slib_input_filter |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       UART_IF_DCD                                                                    |                             slib_input_filter_38 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       UART_IF_DSR                                                                    |                             slib_input_filter_39 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       UART_IF_RI                                                                     |                             slib_input_filter_40 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       UART_IIC                                                                       |                                   uart_interrupt |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       UART_IIC_THRE_ED                                                               |                              slib_edge_detect_41 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_IS_SIN                                                                    |                                  slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       UART_PEDET                                                                     |                              slib_edge_detect_42 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_RCLK                                                                      |                              slib_edge_detect_43 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       UART_RX                                                                        |                                    uart_receiver |         52 |         52 |       0 |    0 |    36 |      0 |      0 |    0 |            0 |
|         (UART_RX)                                                                    |                                    uart_receiver |         15 |         15 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|         RX_BRC                                                                       |                                     slib_counter |         13 |         13 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         RX_IFSB                                                                      |                slib_input_filter__parameterized2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         RX_MVF                                                                       |                                   slib_mv_filter |         16 |         16 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       UART_RXFF                                                                      |                        slib_fifo__parameterized1 |        370 |        370 |       0 |    0 |   736 |      0 |      0 |    0 |            0 |
|       UART_TX                                                                        |                                 uart_transmitter |         20 |         20 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|       UART_TXFF                                                                      |                                        slib_fifo |        269 |        269 |       0 |    0 |   540 |      0 |      0 |    0 |            0 |
|     i_axi2apb_64_32_plic                                                             |                                  axi2apb_64_32_1 |        875 |        875 |       0 |    0 |  1156 |      0 |      0 |    0 |            0 |
|       (i_axi2apb_64_32_plic)                                                         |                                  axi2apb_64_32_1 |         48 |         48 |       0 |    0 |   146 |      0 |      0 |    0 |            0 |
|       slave_ar_buffer_i                                                              |                                  axi_ar_buffer_8 |        418 |        418 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                              axi_single_slice_29 |        418 |        418 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                                          fifo_30 |        418 |        418 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized1_31 |        418 |        418 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized15_32 |        418 |        418 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|       slave_aw_buffer_i                                                              |                                  axi_aw_buffer_9 |        164 |        164 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                              axi_single_slice_25 |        164 |        164 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                                          fifo_26 |        164 |        164 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized1_27 |        164 |        164 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized15_28 |        164 |        164 |       0 |    0 |   228 |      0 |      0 |    0 |            0 |
|       slave_b_buffer_i                                                               |                                  axi_b_buffer_10 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |              axi_single_slice__parameterized2_21 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                          fifo__parameterized2_22 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized4_23 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized18_24 |         45 |         45 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|       slave_r_buffer_i                                                               |                                  axi_r_buffer_11 |        142 |        142 |       0 |    0 |   268 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |              axi_single_slice__parameterized1_17 |        142 |        142 |       0 |    0 |   268 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                          fifo__parameterized1_18 |        142 |        142 |       0 |    0 |   268 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized3_19 |        142 |        142 |       0 |    0 |   268 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized17_20 |        142 |        142 |       0 |    0 |   268 |      0 |      0 |    0 |            0 |
|       slave_w_buffer_i                                                               |                                  axi_w_buffer_12 |         58 |         58 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |              axi_single_slice__parameterized0_13 |         58 |         58 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                          fifo__parameterized0_14 |         58 |         58 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                       fifo_v2__parameterized2_15 |         58 |         58 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized16_16 |         58 |         58 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|     i_axi2apb_64_32_uart                                                             |                                  axi2apb_64_32_2 |        335 |        335 |       0 |    0 |   764 |      0 |      0 |    0 |            0 |
|       (i_axi2apb_64_32_uart)                                                         |                                  axi2apb_64_32_2 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |    0 |            0 |
|       slave_ar_buffer_i                                                              |                                    axi_ar_buffer |         97 |         97 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                               axi_single_slice_4 |         97 |         97 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                                           fifo_5 |         97 |         97 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                        fifo_v2__parameterized1_6 |         97 |         97 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                       fifo_v3__parameterized15_7 |         97 |         97 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|       slave_aw_buffer_i                                                              |                                    axi_aw_buffer |         80 |         80 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                                 axi_single_slice |         80 |         80 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                                             fifo |         80 |         80 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                          fifo_v2__parameterized1 |         80 |         80 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                         fifo_v3__parameterized15 |         80 |         80 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|       slave_b_buffer_i                                                               |                                     axi_b_buffer |         44 |         44 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                 axi_single_slice__parameterized2 |         44 |         44 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                             fifo__parameterized2 |         44 |         44 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                          fifo_v2__parameterized4 |         44 |         44 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                         fifo_v3__parameterized18 |         44 |         44 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|       slave_r_buffer_i                                                               |                                     axi_r_buffer |         76 |         76 |       0 |    0 |   176 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                 axi_single_slice__parameterized1 |         76 |         76 |       0 |    0 |   176 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                             fifo__parameterized1 |         76 |         76 |       0 |    0 |   176 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                          fifo_v2__parameterized3 |         76 |         76 |       0 |    0 |   176 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                         fifo_v3__parameterized17 |         76 |         76 |       0 |    0 |   176 |      0 |      0 |    0 |            0 |
|       slave_w_buffer_i                                                               |                                     axi_w_buffer |         22 |         22 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|         i_axi_single_slice                                                           |                 axi_single_slice__parameterized0 |         22 |         22 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|           i_fifo                                                                     |                             fifo__parameterized0 |         22 |         22 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|             impl                                                                     |                          fifo_v2__parameterized2 |         22 |         22 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                         fifo_v3__parameterized16 |         22 |         22 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|     i_plic                                                                           |                                         plic_top |         62 |         62 |       0 |    0 |   174 |      0 |      0 |    0 |            0 |
|       (i_plic)                                                                       |                                         plic_top |          7 |          7 |       0 |    0 |   156 |      0 |      0 |    0 |            0 |
|       gen_target[0].i_target                                                         |                                   rv_plic_target |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       gen_target[1].i_target                                                         |                                 rv_plic_target_3 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       i_rv_plic_gateway                                                              |                                  rv_plic_gateway |         45 |         45 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|   i_axi2Main_Mem                                                                     |                                       axi2mem__1 |        804 |        804 |       0 |    0 |   154 |      0 |      0 |    0 |            0 |
|   i_axi2rom                                                                          |                                          axi2mem |        196 |        196 |       0 |    0 |    92 |      0 |      0 |    0 |            0 |
|   i_axi_riscv_atomics                                                                |                           axi_riscv_atomics_wrap |       5121 |       5121 |       0 |    0 |  2709 |      0 |      0 |    0 |            0 |
|     (i_axi_riscv_atomics)                                                            |                           axi_riscv_atomics_wrap |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     i_atomics                                                                        |                                axi_riscv_atomics |       5113 |       5113 |       0 |    0 |  2709 |      0 |      0 |    0 |            0 |
|       (i_atomics)                                                                    |                                axi_riscv_atomics |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       i_amos                                                                         |                                   axi_riscv_amos |       3601 |       3601 |       0 |    0 |   580 |      0 |      0 |    0 |            0 |
|       i_lrsc                                                                         |                                   axi_riscv_lrsc |       1489 |       1489 |       0 |    0 |  2129 |      0 |      0 |    0 |            0 |
|         (i_lrsc)                                                                     |                                   axi_riscv_lrsc |        101 |        101 |       0 |    0 |    81 |      0 |      0 |    0 |            0 |
|         i_art                                                                        |                                      axi_res_tbl |       1388 |       1388 |       0 |    0 |  2048 |      0 |      0 |    0 |            0 |
|   i_axi_xbar                                                                         |                                    axi_xbar_intf |      17246 |      17246 |       0 |    0 | 19929 |      0 |      0 |    0 |            0 |
|     i_xbar                                                                           |                                         axi_xbar |      17246 |      17246 |       0 |    0 | 19929 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[0].i_axi_mux                                                  |                                          axi_mux |        409 |        409 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[0].i_axi_mux)                                              |                                          axi_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_740 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_741 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_752 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_742 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_743 |        122 |        122 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_751 |        122 |        122 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_744 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_750 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_745 |         73 |         73 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_749 |         73 |         73 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_746 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_747 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_748 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[10].i_axi_mux                                                 |                                      axi_mux_498 |        480 |        480 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[10].i_axi_mux)                                             |                                      axi_mux_498 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_727 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_728 |         84 |         84 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_739 |         84 |         84 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_729 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_730 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_738 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_731 |         77 |         77 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_737 |         77 |         77 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_732 |        142 |        142 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_736 |        142 |        142 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_733 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_734 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_735 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[11].i_axi_mux                                                 |                                      axi_mux_499 |        378 |        378 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[11].i_axi_mux)                                             |                                      axi_mux_499 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_714 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_715 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_726 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_716 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_717 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_725 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_718 |         41 |         41 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_724 |         41 |         41 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_719 |         74 |         74 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_723 |         74 |         74 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_720 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_721 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_722 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[1].i_axi_mux                                                  |                                      axi_mux_500 |        647 |        647 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[1].i_axi_mux)                                              |                                      axi_mux_500 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_701 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_702 |        118 |        118 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_713 |        118 |        118 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_703 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_704 |        121 |        121 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_712 |        121 |        121 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_705 |        111 |        111 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_711 |        111 |        111 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_706 |        208 |        208 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_710 |        208 |        208 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_707 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_708 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_709 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[2].i_axi_mux                                                  |                                      axi_mux_501 |        377 |        377 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[2].i_axi_mux)                                              |                                      axi_mux_501 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_688 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_689 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_700 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_690 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_691 |         90 |         90 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_699 |         90 |         90 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_692 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_698 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_693 |         73 |         73 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_697 |         73 |         73 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_694 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_695 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_696 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[3].i_axi_mux                                                  |                                      axi_mux_502 |        684 |        684 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[3].i_axi_mux)                                              |                                      axi_mux_502 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_675 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_676 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_687 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_677 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_678 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_686 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_679 |        146 |        146 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_685 |        146 |        146 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_680 |        276 |        276 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_684 |        276 |        276 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_681 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_682 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_683 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[4].i_axi_mux                                                  |                                      axi_mux_503 |        579 |        579 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[4].i_axi_mux)                                              |                                      axi_mux_503 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_662 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_663 |         84 |         84 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_674 |         84 |         84 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_664 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_665 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_673 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_666 |        110 |        110 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_672 |        110 |        110 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_667 |        208 |        208 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_671 |        208 |        208 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_668 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_669 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_670 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[5].i_axi_mux                                                  |                                      axi_mux_504 |        378 |        378 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[5].i_axi_mux)                                              |                                      axi_mux_504 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_649 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_650 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_661 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_651 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_652 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_660 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_653 |         41 |         41 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_659 |         41 |         41 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_654 |         74 |         74 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_658 |         74 |         74 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_655 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_656 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_657 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[6].i_axi_mux                                                  |                                      axi_mux_505 |        578 |        578 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[6].i_axi_mux)                                              |                                      axi_mux_505 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_636 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_637 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_648 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_638 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_639 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_647 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_640 |        109 |        109 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_646 |        109 |        109 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_641 |        207 |        207 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_645 |        207 |        207 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_642 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_643 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_644 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[7].i_axi_mux                                                  |                                      axi_mux_506 |        478 |        478 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[7].i_axi_mux)                                              |                                      axi_mux_506 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_623 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_624 |         84 |         84 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_635 |         84 |         84 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_625 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_626 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_634 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_627 |         76 |         76 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_633 |         76 |         76 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_628 |        141 |        141 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_632 |        141 |        141 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_629 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_630 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_631 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[8].i_axi_mux                                                  |                                      axi_mux_507 |        377 |        377 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[8].i_axi_mux)                                              |                                      axi_mux_507 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                  rr_arb_tree__parameterized2_610 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |               spill_register__parameterized6_611 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized6_622 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                  rr_arb_tree__parameterized1_612 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |               spill_register__parameterized4_613 |         90 |         90 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized4_621 |         90 |         90 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |               spill_register__parameterized5_614 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized5_620 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |               spill_register__parameterized7_615 |         73 |         73 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized7_619 |         73 |         73 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                      fifo_v3__parameterized4_616 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_617 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_618 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_mst_port_mux[9].i_axi_mux                                                  |                                      axi_mux_508 |        481 |        481 |       0 |    0 |  1370 |      0 |      0 |    0 |            0 |
|         (gen_mst_port_mux[9].i_axi_mux)                                              |                                      axi_mux_508 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_arbiter                                                         |                      rr_arb_tree__parameterized2 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_ar_spill_reg                                                       |                   spill_register__parameterized6 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |         spill_register_flushable__parameterized6 |         85 |         85 |       0 |    0 |   326 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_arbiter                                                         |                      rr_arb_tree__parameterized1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         gen_mux.i_aw_spill_reg                                                       |                   spill_register__parameterized4 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |         spill_register_flushable__parameterized4 |         88 |         88 |       0 |    0 |   338 |      0 |      0 |    0 |            0 |
|         gen_mux.i_b_spill_reg                                                        |                   spill_register__parameterized5 |         76 |         76 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |         spill_register_flushable__parameterized5 |         76 |         76 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|         gen_mux.i_r_spill_reg                                                        |                   spill_register__parameterized7 |        141 |        141 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |         spill_register_flushable__parameterized7 |        141 |        141 |       0 |    0 |   274 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_fifo                                                             |                          fifo_v3__parameterized4 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         gen_mux.i_w_spill_reg                                                        |               spill_register__parameterized0_608 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_609 |         72 |         72 |       0 |    0 |   276 |      0 |      0 |    0 |            0 |
|       gen_slv_port_demux[0].i_axi_ar_decode                                          |                                      addr_decode |        812 |        812 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       gen_slv_port_demux[0].i_axi_aw_decode                                          |                                  addr_decode_509 |        812 |        812 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       gen_slv_port_demux[0].i_axi_demux                                              |                                        axi_demux |       4793 |       4793 |       0 |    0 |  1612 |      0 |      0 |    0 |            0 |
|         (gen_slv_port_demux[0].i_axi_demux)                                          |                                        axi_demux |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                  |                        axi_demux_id_counters_561 |         40 |         40 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                              |                        axi_demux_id_counters_561 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|           gen_counters[0].i_in_flight_cnt                                            |                                delta_counter_592 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[10].i_in_flight_cnt                                           |                                delta_counter_593 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[11].i_in_flight_cnt                                           |                                delta_counter_594 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[12].i_in_flight_cnt                                           |                                delta_counter_595 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[13].i_in_flight_cnt                                           |                                delta_counter_596 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[14].i_in_flight_cnt                                           |                                delta_counter_597 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[15].i_in_flight_cnt                                           |                                delta_counter_598 |         22 |         22 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[1].i_in_flight_cnt                                            |                                delta_counter_599 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[2].i_in_flight_cnt                                            |                                delta_counter_600 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[3].i_in_flight_cnt                                            |                                delta_counter_601 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[4].i_in_flight_cnt                                            |                                delta_counter_602 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[5].i_in_flight_cnt                                            |                                delta_counter_603 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[6].i_in_flight_cnt                                            |                                delta_counter_604 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[7].i_in_flight_cnt                                            |                                delta_counter_605 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[8].i_in_flight_cnt                                            |                                delta_counter_606 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[9].i_in_flight_cnt                                            |                                delta_counter_607 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                  |                        axi_demux_id_counters_562 |         31 |         31 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                              |                        axi_demux_id_counters_562 |          8 |          8 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|           gen_counters[0].i_in_flight_cnt                                            |                                delta_counter_576 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[10].i_in_flight_cnt                                           |                                delta_counter_577 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[11].i_in_flight_cnt                                           |                                delta_counter_578 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[12].i_in_flight_cnt                                           |                                delta_counter_579 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[13].i_in_flight_cnt                                           |                                delta_counter_580 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[14].i_in_flight_cnt                                           |                                delta_counter_581 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[15].i_in_flight_cnt                                           |                                delta_counter_582 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[1].i_in_flight_cnt                                            |                                delta_counter_583 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[2].i_in_flight_cnt                                            |                                delta_counter_584 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[3].i_in_flight_cnt                                            |                                delta_counter_585 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[4].i_in_flight_cnt                                            |                                delta_counter_586 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[5].i_in_flight_cnt                                            |                                delta_counter_587 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[6].i_in_flight_cnt                                            |                                delta_counter_588 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[7].i_in_flight_cnt                                            |                                delta_counter_589 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[8].i_in_flight_cnt                                            |                                delta_counter_590 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[9].i_in_flight_cnt                                            |                                delta_counter_591 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         gen_demux.i_ar_spill_reg                                                     |               spill_register__parameterized2_563 |       1357 |       1357 |       0 |    0 |   332 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized2_575 |       1357 |       1357 |       0 |    0 |   332 |      0 |      0 |    0 |            0 |
|         gen_demux.i_aw_spill_reg                                                     |                               spill_register_564 |       1746 |       1746 |       0 |    0 |   350 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |                     spill_register_flushable_574 |       1746 |       1746 |       0 |    0 |   350 |      0 |      0 |    0 |            0 |
|         gen_demux.i_b_mux                                                            |                                  rr_arb_tree_565 |        373 |        373 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|         gen_demux.i_b_spill_reg                                                      |               spill_register__parameterized1_566 |         39 |         39 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized1_573 |         39 |         39 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         gen_demux.i_r_mux                                                            |                  rr_arb_tree__parameterized0_567 |        615 |        615 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|         gen_demux.i_r_spill_reg                                                      |               spill_register__parameterized3_568 |         72 |         72 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized3_572 |         72 |         72 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|         gen_demux.i_w_fifo                                                           |                                      fifo_v3_569 |         28 |         28 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         gen_demux.i_w_spill_reg                                                      |               spill_register__parameterized0_570 |        491 |        491 |       0 |    0 |   280 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |     spill_register_flushable__parameterized0_571 |        491 |        491 |       0 |    0 |   280 |      0 |      0 |    0 |            0 |
|       gen_slv_port_demux[0].i_axi_err_slv                                            |                                      axi_err_slv |        126 |        126 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|         (gen_slv_port_demux[0].i_axi_err_slv)                                        |                                      axi_err_slv |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         i_atop_filter                                                                |                              axi_atop_filter_552 |         58 |         58 |       0 |    0 |    31 |      0 |      0 |    0 |            0 |
|           (i_atop_filter)                                                            |                              axi_atop_filter_552 |         37 |         37 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|           r_resp_cmd                                                                 |                              stream_register_558 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|             i_fifo                                                                   |                                      fifo_v2_559 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized0_560 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         i_b_fifo                                                                     |                      fifo_v3__parameterized2_553 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|         i_r_counter                                                                  |                                      counter_554 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           i_counter                                                                  |                delta_counter__parameterized0_557 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_r_fifo                                                                     |                      fifo_v3__parameterized3_555 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |    0 |            0 |
|         i_w_fifo                                                                     |                      fifo_v3__parameterized1_556 |         21 |         21 |       0 |    0 |    23 |      0 |      0 |    0 |            0 |
|       gen_slv_port_demux[1].i_axi_ar_decode                                          |                                  addr_decode_510 |        812 |        812 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       gen_slv_port_demux[1].i_axi_aw_decode                                          |                                  addr_decode_511 |        812 |        812 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       gen_slv_port_demux[1].i_axi_demux                                              |                                    axi_demux_512 |       5988 |       5988 |       0 |    0 |  1617 |      0 |      0 |    0 |            0 |
|         (gen_slv_port_demux[1].i_axi_demux)                                          |                                    axi_demux_512 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                  |                            axi_demux_id_counters |         28 |         28 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                              |                            axi_demux_id_counters |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|           gen_counters[0].i_in_flight_cnt                                            |                                delta_counter_536 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[10].i_in_flight_cnt                                           |                                delta_counter_537 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[11].i_in_flight_cnt                                           |                                delta_counter_538 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[12].i_in_flight_cnt                                           |                                delta_counter_539 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[13].i_in_flight_cnt                                           |                                delta_counter_540 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[14].i_in_flight_cnt                                           |                                delta_counter_541 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[15].i_in_flight_cnt                                           |                                delta_counter_542 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[1].i_in_flight_cnt                                            |                                delta_counter_543 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[2].i_in_flight_cnt                                            |                                delta_counter_544 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[3].i_in_flight_cnt                                            |                                delta_counter_545 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[4].i_in_flight_cnt                                            |                                delta_counter_546 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[5].i_in_flight_cnt                                            |                                delta_counter_547 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[6].i_in_flight_cnt                                            |                                delta_counter_548 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[7].i_in_flight_cnt                                            |                                delta_counter_549 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[8].i_in_flight_cnt                                            |                                delta_counter_550 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[9].i_in_flight_cnt                                            |                                delta_counter_551 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                  |                        axi_demux_id_counters_519 |         31 |         31 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                              |                        axi_demux_id_counters_519 |          8 |          8 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|           gen_counters[0].i_in_flight_cnt                                            |                                delta_counter_520 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[10].i_in_flight_cnt                                           |                                delta_counter_521 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[11].i_in_flight_cnt                                           |                                delta_counter_522 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[12].i_in_flight_cnt                                           |                                delta_counter_523 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[13].i_in_flight_cnt                                           |                                delta_counter_524 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[14].i_in_flight_cnt                                           |                                delta_counter_525 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[15].i_in_flight_cnt                                           |                                delta_counter_526 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[1].i_in_flight_cnt                                            |                                delta_counter_527 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[2].i_in_flight_cnt                                            |                                delta_counter_528 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[3].i_in_flight_cnt                                            |                                delta_counter_529 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[4].i_in_flight_cnt                                            |                                delta_counter_530 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[5].i_in_flight_cnt                                            |                                delta_counter_531 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[6].i_in_flight_cnt                                            |                                delta_counter_532 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[7].i_in_flight_cnt                                            |                                delta_counter_533 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[8].i_in_flight_cnt                                            |                                delta_counter_534 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           gen_counters[9].i_in_flight_cnt                                            |                                delta_counter_535 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         gen_demux.i_ar_spill_reg                                                     |                   spill_register__parameterized2 |       2096 |       2096 |       0 |    0 |   332 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |         spill_register_flushable__parameterized2 |       2096 |       2096 |       0 |    0 |   332 |      0 |      0 |    0 |            0 |
|         gen_demux.i_aw_spill_reg                                                     |                                   spill_register |       1996 |       1996 |       0 |    0 |   351 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |                         spill_register_flushable |       1996 |       1996 |       0 |    0 |   351 |      0 |      0 |    0 |            0 |
|         gen_demux.i_b_mux                                                            |                                      rr_arb_tree |        234 |        234 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|         gen_demux.i_b_spill_reg                                                      |                   spill_register__parameterized1 |         39 |         39 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |         spill_register_flushable__parameterized1 |         39 |         39 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|         gen_demux.i_r_mux                                                            |                      rr_arb_tree__parameterized0 |        345 |        345 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|         gen_demux.i_r_spill_reg                                                      |                   spill_register__parameterized3 |         72 |         72 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |         spill_register_flushable__parameterized3 |         72 |         72 |       0 |    0 |   272 |      0 |      0 |    0 |            0 |
|         gen_demux.i_w_fifo                                                           |                                          fifo_v3 |         31 |         31 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         gen_demux.i_w_spill_reg                                                      |                   spill_register__parameterized0 |       1115 |       1115 |       0 |    0 |   284 |      0 |      0 |    0 |            0 |
|           spill_register_flushable_i                                                 |         spill_register_flushable__parameterized0 |       1115 |       1115 |       0 |    0 |   284 |      0 |      0 |    0 |            0 |
|       gen_slv_port_demux[1].i_axi_err_slv                                            |                                  axi_err_slv_513 |        125 |        125 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|         (gen_slv_port_demux[1].i_axi_err_slv)                                        |                                  axi_err_slv_513 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         i_atop_filter                                                                |                                  axi_atop_filter |         57 |         57 |       0 |    0 |    31 |      0 |      0 |    0 |            0 |
|           (i_atop_filter)                                                            |                                  axi_atop_filter |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|           r_resp_cmd                                                                 |                              stream_register_516 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|             i_fifo                                                                   |                                      fifo_v2_517 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|               i_fifo_v3                                                              |                      fifo_v3__parameterized0_518 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         i_b_fifo                                                                     |                          fifo_v3__parameterized2 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|         i_r_counter                                                                  |                                      counter_514 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|           i_counter                                                                  |                delta_counter__parameterized0_515 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         i_r_fifo                                                                     |                          fifo_v3__parameterized3 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |    0 |            0 |
|         i_w_fifo                                                                     |                          fifo_v3__parameterized1 |         21 |         21 |       0 |    0 |    23 |      0 |      0 |    0 |            0 |
|   i_bootrom                                                                          |                                          bootrom |         10 |         10 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   i_clint                                                                            |                                            clint |        198 |        198 |       0 |    0 |   155 |      0 |      0 |    0 |            0 |
|     (i_clint)                                                                        |                                            clint |         32 |         32 |       0 |    0 |   129 |      0 |      0 |    0 |            0 |
|     axi_lite_interface_i                                                             |                               axi_lite_interface |        166 |        166 |       0 |    0 |    23 |      0 |      0 |    0 |            0 |
|     i_sync_edge                                                                      |                                 clint_sync_wedge |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       (i_sync_edge)                                                                  |                                 clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       i_sync                                                                         |                                       clint_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   i_dm_axi2mem                                                                       |                                        axi2mem_0 |        721 |        721 |       0 |    0 |   154 |      0 |      0 |    0 |            0 |
|   i_dm_axi_master                                                                    |                                      axi_adapter |         80 |         80 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|   i_dm_top                                                                           |                                           dm_top |       1262 |       1262 |       0 |    0 |   681 |      0 |      0 |    0 |            0 |
|     (i_dm_top)                                                                       |                                           dm_top |         65 |         65 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     i_dm_csrs                                                                        |                                          dm_csrs |        677 |        677 |       0 |    0 |   604 |      0 |      0 |    0 |            0 |
|       (i_dm_csrs)                                                                    |                                          dm_csrs |        374 |        374 |       0 |    0 |   536 |      0 |      0 |    0 |            0 |
|       i_fifo                                                                         |                          fifo_v2__parameterized0 |        303 |        303 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|         i_fifo_v3                                                                    |                          fifo_v3__parameterized5 |        303 |        303 |       0 |    0 |    68 |      0 |      0 |    0 |            0 |
|     i_dm_mem                                                                         |                                           dm_mem |        428 |        428 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|       (i_dm_mem)                                                                     |                                           dm_mem |        340 |        340 |       0 |    0 |    69 |      0 |      0 |    0 |            0 |
|       gen_rom_snd_scratch.i_debug_rom                                                |                                        debug_rom |         88 |         88 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|     i_dm_sba                                                                         |                                           dm_sba |         92 |         92 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|   i_dmi_jtag                                                                         |                                         dmi_jtag |        186 |        186 |       0 |    0 |   340 |      0 |      0 |    0 |            0 |
|     (i_dmi_jtag)                                                                     |                                         dmi_jtag |          3 |          3 |       0 |    0 |    84 |      0 |      0 |    0 |            0 |
|     i_dmi_cdc                                                                        |                                          dmi_cdc |         49 |         49 |       0 |    0 |   164 |      0 |      0 |    0 |            0 |
|       i_cdc_req                                                                      |                                       cdc_2phase |          7 |          7 |       0 |    0 |    89 |      0 |      0 |    0 |            0 |
|         i_dst                                                                        |                                   cdc_2phase_dst |          3 |          3 |       0 |    0 |    45 |      0 |      0 |    0 |            0 |
|         i_src                                                                        |                                   cdc_2phase_src |          4 |          4 |       0 |    0 |    44 |      0 |      0 |    0 |            0 |
|       i_cdc_resp                                                                     |                       cdc_2phase__parameterized0 |         42 |         42 |       0 |    0 |    75 |      0 |      0 |    0 |            0 |
|         i_dst                                                                        |                   cdc_2phase_dst__parameterized0 |         38 |         38 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|         i_src                                                                        |                   cdc_2phase_src__parameterized0 |          4 |          4 |       0 |    0 |    37 |      0 |      0 |    0 |            0 |
|     i_dmi_jtag_tap                                                                   |                                     dmi_jtag_tap |        134 |        134 |       0 |    0 |    92 |      0 |      0 |    0 |            0 |
|   i_main_mem_sram                                                                    |                                 xlnx_bram_128x64 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|     (i_main_mem_sram)                                                                |                                 xlnx_bram_128x64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     U0                                                                               |              xlnx_bram_128x64_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|       (U0)                                                                           |              xlnx_bram_128x64_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       inst_blk_mem_gen                                                               |        xlnx_bram_128x64_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|         gnbram.gnativebmg.native_blk_mem_gen                                         |                 xlnx_bram_128x64_blk_mem_gen_top |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|           valid.cstr                                                                 |        xlnx_bram_128x64_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|             ramloop[0].ram.r                                                         |          xlnx_bram_128x64_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|               prim_init.ram                                                          |   xlnx_bram_128x64_blk_mem_gen_prim_wrapper_init |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |            0 |
|   i_rstgen_main                                                                      |                                           rstgen |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|     i_rstgen_bypass                                                                  |                                    rstgen_bypass |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   i_xlnx_clk_gen                                                                     |                                     xlnx_clk_gen |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     inst                                                                             |                xlnx_clk_gen_xlnx_clk_gen_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|   u_ila_0                                                                            |                                       u_ila_0_CV |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
+--------------------------------------------------------------------------------------+--------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+


