Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 16 11:06:59 2022
| Host         : DESKTOP-A6N5RC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vhdl_timing_summary_routed.rpt -pb top_vhdl_timing_summary_routed.pb -rpx top_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vhdl
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1421 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.969        0.000                      0                 3740        0.013        0.000                      0                 3740        3.000        0.000                       0                  1425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         33.969        0.000                      0                 3740        0.226        0.000                      0                 3740       21.634        0.000                       0                  1421  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       33.977        0.000                      0                 3740        0.226        0.000                      0                 3740       21.634        0.000                       0                  1421  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         33.969        0.000                      0                 3740        0.013        0.000                      0                 3740  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       33.969        0.000                      0                 3740        0.013        0.000                      0                 3740  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.969ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 3.291ns (32.921%)  route 6.706ns (67.079%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.857    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.191 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.191    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 33.969    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.419ns (4.503%)  route 8.885ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 42.842 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.885     8.400    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.526    42.842    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CLK
                         clock pessimism              0.485    43.327    
                         clock uncertainty           -0.213    43.113    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.689    42.424    m_fir/m_fir_LP/s_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.419ns (4.503%)  route 8.885ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 42.842 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.885     8.400    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.526    42.842    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CLK
                         clock pessimism              0.485    43.327    
                         clock uncertainty           -0.213    43.113    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.689    42.424    m_fir/m_fir_LP/s_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 3.180ns (32.167%)  route 6.706ns (67.832%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.857    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.080 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.080    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.092ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 3.177ns (32.176%)  route 6.697ns (67.824%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.068    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                 34.092    

Slack (MET) :             34.113ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 3.156ns (32.032%)  route 6.697ns (67.968%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.047 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.047    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                 34.113    

Slack (MET) :             34.187ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 3.082ns (31.517%)  route 6.697ns (68.483%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.973 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.973    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_5
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 34.187    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.419ns (4.577%)  route 8.735ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.735     8.250    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.527    42.843    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CLK
                         clock pessimism              0.485    43.328    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.672    42.442    m_fir/m_fir_LP/s_mult_reg[9]0
  -------------------------------------------------------------------
                         required time                         42.442    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.419ns (4.577%)  route 8.735ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.735     8.250    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.527    42.843    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CLK
                         clock pessimism              0.485    43.328    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.672    42.442    m_fir/m_fir_LP/s_mult_reg[9]0
  -------------------------------------------------------------------
                         required time                         42.442    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.203ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 3.066ns (31.405%)  route 6.697ns (68.595%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.957 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_7
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 34.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_LP/s_mult_reg[3][7]/Q
                         net (fo=1, routed)           0.095    -0.352    m_fir/m_fir_LP/s_mult_reg_n_0_[3][7]
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  m_fir/m_fir_LP/s_add_0[1][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.307    m_fir/m_fir_LP/s_add_0[1][7]_i_2_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.244 r  m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1_n_4
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105    -0.470    m_fir/m_fir_LP/s_add_0_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X36Y34         FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.146    -0.299    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.827    m_i2s2/axis_clk
    SLICE_X37Y34         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.092    -0.481    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X37Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_r_shift_reg[11]/Q
                         net (fo=1, routed)           0.146    -0.299    m_i2s2/tx_data_r_shift_reg_n_0_[11]
    SLICE_X36Y35         LUT3 (Prop_lut3_I2_O)        0.045    -0.254 r  m_i2s2/tx_data_r_shift[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[12]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.829    -0.826    m_i2s2/axis_clk
    SLICE_X36Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[12]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.091    -0.482    m_i2s2/tx_data_r_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.888%)  route 0.160ns (53.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.565    -0.582    m_i2s2/axis_clk
    SLICE_X37Y43         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m_i2s2/rx_data_l_shift_reg[7]/Q
                         net (fo=2, routed)           0.160    -0.282    m_i2s2/rx_data_l_shift[7]
    SLICE_X36Y43         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.834    -0.821    m_i2s2/axis_clk
    SLICE_X36Y43         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.059    -0.510    m_i2s2/rx_data_l_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.251ns (71.947%)  route 0.098ns (28.053%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y16         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_fir/m_fir_LP/s_mult_reg[2][1]/Q
                         net (fo=2, routed)           0.098    -0.348    m_fir/m_fir_LP/s_mult_reg_n_0_[2][1]
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  m_fir/m_fir_LP/s_add_0[1][3]_i_4/O
                         net (fo=1, routed)           0.000    -0.303    m_fir/m_fir_LP/s_add_0[1][3]_i_4_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.238 r  m_fir/m_fir_LP/s_add_0_reg[1][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.238    m_fir/m_fir_LP/s_add_0_reg[1][3]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.827    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105    -0.469    m_fir/m_fir_LP/s_add_0_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_l_shift_reg[1]/Q
                         net (fo=1, routed)           0.156    -0.289    m_i2s2/tx_data_l_shift[1]
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.042    -0.247 r  m_i2s2/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_i2s2/p_1_in[2]
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.829    -0.826    m_i2s2/axis_clk
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.240    -0.586    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.107    -0.479    m_i2s2/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_i2s2/axis_clk
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_i2s2/tx_data_l_shift_reg[7]/Q
                         net (fo=1, routed)           0.158    -0.288    m_i2s2/tx_data_l_shift[7]
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.042    -0.246 r  m_i2s2/tx_data_l_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    m_i2s2/p_1_in[8]
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_i2s2/axis_clk
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
                         clock pessimism              0.241    -0.587    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.107    -0.480    m_i2s2/tx_data_l_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_LP/s_mult_reg[2][4]/Q
                         net (fo=2, routed)           0.097    -0.350    m_fir/m_fir_LP/s_mult_reg_n_0_[2][4]
    SLICE_X28Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.305 r  m_fir/m_fir_LP/s_add_0[1][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.305    m_fir/m_fir_LP/s_add_0[1][7]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.235 r  m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.235    m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1_n_7
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][4]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105    -0.470    m_fir/m_fir_LP/s_add_0_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.053%)  route 0.134ns (34.947%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.565    -0.582    m_fir/m_fir_HP/axis_clk
    SLICE_X53Y37         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m_fir/m_fir_HP/s_mult_reg[8][7]/Q
                         net (fo=2, routed)           0.134    -0.307    m_fir/m_fir_HP/s_mult_reg[8]_16[7]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  m_fir/m_fir_HP/s_add_0[4][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.262    m_fir/m_fir_HP/s_add_0[4][7]_i_2_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.198 r  m_fir/m_fir_HP/s_add_0_reg[4][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    m_fir/m_fir_HP/s_add_0_reg[4][7]_i_1_n_4
    SLICE_X52Y37         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.835    -0.820    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y37         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][7]/C
                         clock pessimism              0.251    -0.569    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.134    -0.435    m_fir/m_fir_HP/s_add_0_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.469%)  route 0.183ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.556    -0.591    m_fir/m_fir_HP/axis_clk
    SLICE_X41Y20         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  m_fir/m_fir_HP/s_add_1_reg[30]/Q
                         net (fo=1, routed)           0.183    -0.267    m_fir/m_fir_HP/p_0_in[8]
    SLICE_X38Y24         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.818    -0.837    m_fir/m_fir_HP/axis_clk
    SLICE_X38Y24         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[8]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.059    -0.504    m_fir/m_fir_HP/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y11      m_fir/m_fir_HP/s_mult_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y5       m_fir/m_fir_HP/s_mult_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y17      m_fir/m_fir_HP/s_mult_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y17      m_fir/m_fir_LP/s_mult_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y11      m_fir/m_fir_LP/s_mult_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y9       m_fir/m_fir_LP/s_mult_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y23      m_fir/m_fir_LP/s_mult_reg[9]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y15      m_fir/m_fir_HP/s_mult_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y7       m_fir/m_fir_HP/s_mult_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y3       m_fir/m_fir_HP/s_mult_reg[7]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y33     m_fir/m_fir_HP/s_mult_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y31     m_fir/m_fir_HP/s_mult_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X46Y18     m_fir/m_fir_HP/s_mult_reg[4][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y15     m_fir/m_fir_HP/s_mult_reg[4][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X43Y13     m_fir/m_fir_HP/s_mult_reg[4][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y13     m_fir/m_fir_HP/s_mult_reg[4][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y13     m_fir/m_fir_HP/s_mult_reg[4][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y13     m_fir/m_fir_HP/s_mult_reg[4][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y13     m_fir/m_fir_HP/s_mult_reg[4][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X43Y11     m_fir/m_fir_HP/s_mult_reg[7][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y32     m_fir/m_fir_HP/s_mult_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y38     m_fir/m_fir_HP/s_mult_reg[1][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y33     m_fir/m_fir_HP/s_mult_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y34     m_fir/m_fir_HP/s_mult_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y31     m_fir/m_fir_HP/s_mult_reg[1][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y34     m_fir/m_fir_HP/s_mult_reg[1][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y34     m_fir/m_fir_HP/s_mult_reg[1][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X41Y12     m_fir/m_fir_HP/s_mult_reg[4][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X48Y15     m_fir/m_fir_HP/s_mult_reg[4][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X44Y14     m_fir/m_fir_HP/s_mult_reg[4][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.977ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 3.291ns (32.921%)  route 6.706ns (67.079%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.857    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.191 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.191    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.205    43.106    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.062    43.168    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.168    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 33.977    

Slack (MET) :             34.032ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.419ns (4.503%)  route 8.885ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 42.842 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.885     8.400    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.526    42.842    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CLK
                         clock pessimism              0.485    43.327    
                         clock uncertainty           -0.205    43.121    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.689    42.432    m_fir/m_fir_LP/s_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 34.032    

Slack (MET) :             34.032ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.419ns (4.503%)  route 8.885ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 42.842 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.885     8.400    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.526    42.842    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CLK
                         clock pessimism              0.485    43.327    
                         clock uncertainty           -0.205    43.121    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.689    42.432    m_fir/m_fir_LP/s_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 34.032    

Slack (MET) :             34.088ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 3.180ns (32.167%)  route 6.706ns (67.832%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.857    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.080 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.080    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.205    43.106    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.062    43.168    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.168    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 34.088    

Slack (MET) :             34.100ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 3.177ns (32.176%)  route 6.697ns (67.824%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.068    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.205    43.106    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.168    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.168    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                 34.100    

Slack (MET) :             34.121ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 3.156ns (32.032%)  route 6.697ns (67.968%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.047 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.047    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.205    43.106    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.168    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.168    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                 34.121    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 3.082ns (31.517%)  route 6.697ns (68.483%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.973 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.973    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_5
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.205    43.106    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.168    m_fir/m_fir_LP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.168    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.200ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.419ns (4.577%)  route 8.735ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.735     8.250    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.527    42.843    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CLK
                         clock pessimism              0.485    43.328    
                         clock uncertainty           -0.205    43.122    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.672    42.450    m_fir/m_fir_LP/s_mult_reg[9]0
  -------------------------------------------------------------------
                         required time                         42.450    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 34.200    

Slack (MET) :             34.200ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.419ns (4.577%)  route 8.735ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.735     8.250    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.527    42.843    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CLK
                         clock pessimism              0.485    43.328    
                         clock uncertainty           -0.205    43.122    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.672    42.450    m_fir/m_fir_LP/s_mult_reg[9]0
  -------------------------------------------------------------------
                         required time                         42.450    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 34.200    

Slack (MET) :             34.211ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 3.066ns (31.405%)  route 6.697ns (68.595%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.957 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_7
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.205    43.106    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.168    m_fir/m_fir_LP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.168    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 34.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_LP/s_mult_reg[3][7]/Q
                         net (fo=1, routed)           0.095    -0.352    m_fir/m_fir_LP/s_mult_reg_n_0_[3][7]
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  m_fir/m_fir_LP/s_add_0[1][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.307    m_fir/m_fir_LP/s_add_0[1][7]_i_2_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.244 r  m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1_n_4
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105    -0.470    m_fir/m_fir_LP/s_add_0_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X36Y34         FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.146    -0.299    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.827    m_i2s2/axis_clk
    SLICE_X37Y34         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.092    -0.481    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X37Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_r_shift_reg[11]/Q
                         net (fo=1, routed)           0.146    -0.299    m_i2s2/tx_data_r_shift_reg_n_0_[11]
    SLICE_X36Y35         LUT3 (Prop_lut3_I2_O)        0.045    -0.254 r  m_i2s2/tx_data_r_shift[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[12]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.829    -0.826    m_i2s2/axis_clk
    SLICE_X36Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[12]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.091    -0.482    m_i2s2/tx_data_r_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.888%)  route 0.160ns (53.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.565    -0.582    m_i2s2/axis_clk
    SLICE_X37Y43         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m_i2s2/rx_data_l_shift_reg[7]/Q
                         net (fo=2, routed)           0.160    -0.282    m_i2s2/rx_data_l_shift[7]
    SLICE_X36Y43         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.834    -0.821    m_i2s2/axis_clk
    SLICE_X36Y43         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.059    -0.510    m_i2s2/rx_data_l_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.251ns (71.947%)  route 0.098ns (28.053%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y16         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_fir/m_fir_LP/s_mult_reg[2][1]/Q
                         net (fo=2, routed)           0.098    -0.348    m_fir/m_fir_LP/s_mult_reg_n_0_[2][1]
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  m_fir/m_fir_LP/s_add_0[1][3]_i_4/O
                         net (fo=1, routed)           0.000    -0.303    m_fir/m_fir_LP/s_add_0[1][3]_i_4_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.238 r  m_fir/m_fir_LP/s_add_0_reg[1][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.238    m_fir/m_fir_LP/s_add_0_reg[1][3]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.827    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105    -0.469    m_fir/m_fir_LP/s_add_0_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_l_shift_reg[1]/Q
                         net (fo=1, routed)           0.156    -0.289    m_i2s2/tx_data_l_shift[1]
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.042    -0.247 r  m_i2s2/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_i2s2/p_1_in[2]
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.829    -0.826    m_i2s2/axis_clk
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.240    -0.586    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.107    -0.479    m_i2s2/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_i2s2/axis_clk
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_i2s2/tx_data_l_shift_reg[7]/Q
                         net (fo=1, routed)           0.158    -0.288    m_i2s2/tx_data_l_shift[7]
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.042    -0.246 r  m_i2s2/tx_data_l_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    m_i2s2/p_1_in[8]
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_i2s2/axis_clk
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
                         clock pessimism              0.241    -0.587    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.107    -0.480    m_i2s2/tx_data_l_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_LP/s_mult_reg[2][4]/Q
                         net (fo=2, routed)           0.097    -0.350    m_fir/m_fir_LP/s_mult_reg_n_0_[2][4]
    SLICE_X28Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.305 r  m_fir/m_fir_LP/s_add_0[1][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.305    m_fir/m_fir_LP/s_add_0[1][7]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.235 r  m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.235    m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1_n_7
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][4]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105    -0.470    m_fir/m_fir_LP/s_add_0_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.053%)  route 0.134ns (34.947%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.565    -0.582    m_fir/m_fir_HP/axis_clk
    SLICE_X53Y37         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m_fir/m_fir_HP/s_mult_reg[8][7]/Q
                         net (fo=2, routed)           0.134    -0.307    m_fir/m_fir_HP/s_mult_reg[8]_16[7]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  m_fir/m_fir_HP/s_add_0[4][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.262    m_fir/m_fir_HP/s_add_0[4][7]_i_2_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.198 r  m_fir/m_fir_HP/s_add_0_reg[4][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    m_fir/m_fir_HP/s_add_0_reg[4][7]_i_1_n_4
    SLICE_X52Y37         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.835    -0.820    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y37         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][7]/C
                         clock pessimism              0.251    -0.569    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.134    -0.435    m_fir/m_fir_HP/s_add_0_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.469%)  route 0.183ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.556    -0.591    m_fir/m_fir_HP/axis_clk
    SLICE_X41Y20         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  m_fir/m_fir_HP/s_add_1_reg[30]/Q
                         net (fo=1, routed)           0.183    -0.267    m_fir/m_fir_HP/p_0_in[8]
    SLICE_X38Y24         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.818    -0.837    m_fir/m_fir_HP/axis_clk
    SLICE_X38Y24         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[8]/C
                         clock pessimism              0.274    -0.563    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.059    -0.504    m_fir/m_fir_HP/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y11      m_fir/m_fir_HP/s_mult_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y5       m_fir/m_fir_HP/s_mult_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y17      m_fir/m_fir_HP/s_mult_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y17      m_fir/m_fir_LP/s_mult_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y11      m_fir/m_fir_LP/s_mult_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y9       m_fir/m_fir_LP/s_mult_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y23      m_fir/m_fir_LP/s_mult_reg[9]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y15      m_fir/m_fir_HP/s_mult_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y7       m_fir/m_fir_HP/s_mult_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y3       m_fir/m_fir_HP/s_mult_reg[7]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y33     m_fir/m_fir_HP/s_mult_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y31     m_fir/m_fir_HP/s_mult_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X46Y18     m_fir/m_fir_HP/s_mult_reg[4][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y15     m_fir/m_fir_HP/s_mult_reg[4][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X43Y13     m_fir/m_fir_HP/s_mult_reg[4][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y13     m_fir/m_fir_HP/s_mult_reg[4][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y13     m_fir/m_fir_HP/s_mult_reg[4][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y13     m_fir/m_fir_HP/s_mult_reg[4][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X42Y13     m_fir/m_fir_HP/s_mult_reg[4][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X43Y11     m_fir/m_fir_HP/s_mult_reg[7][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y32     m_fir/m_fir_HP/s_mult_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y38     m_fir/m_fir_HP/s_mult_reg[1][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X54Y33     m_fir/m_fir_HP/s_mult_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y34     m_fir/m_fir_HP/s_mult_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y31     m_fir/m_fir_HP/s_mult_reg[1][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y34     m_fir/m_fir_HP/s_mult_reg[1][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y34     m_fir/m_fir_HP/s_mult_reg[1][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X41Y12     m_fir/m_fir_HP/s_mult_reg[4][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X48Y15     m_fir/m_fir_HP/s_mult_reg[4][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X44Y14     m_fir/m_fir_HP/s_mult_reg[4][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.969ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 3.291ns (32.921%)  route 6.706ns (67.079%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.857    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.191 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.191    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 33.969    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.419ns (4.503%)  route 8.885ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 42.842 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.885     8.400    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.526    42.842    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CLK
                         clock pessimism              0.485    43.327    
                         clock uncertainty           -0.213    43.113    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.689    42.424    m_fir/m_fir_LP/s_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.419ns (4.503%)  route 8.885ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 42.842 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.885     8.400    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.526    42.842    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CLK
                         clock pessimism              0.485    43.327    
                         clock uncertainty           -0.213    43.113    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.689    42.424    m_fir/m_fir_LP/s_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 3.180ns (32.167%)  route 6.706ns (67.832%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.857    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.080 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.080    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.092ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 3.177ns (32.176%)  route 6.697ns (67.824%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.068    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                 34.092    

Slack (MET) :             34.113ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 3.156ns (32.032%)  route 6.697ns (67.968%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.047 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.047    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                 34.113    

Slack (MET) :             34.187ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 3.082ns (31.517%)  route 6.697ns (68.483%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.973 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.973    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_5
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 34.187    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.419ns (4.577%)  route 8.735ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.735     8.250    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.527    42.843    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CLK
                         clock pessimism              0.485    43.328    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.672    42.442    m_fir/m_fir_LP/s_mult_reg[9]0
  -------------------------------------------------------------------
                         required time                         42.442    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.419ns (4.577%)  route 8.735ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.735     8.250    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.527    42.843    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CLK
                         clock pessimism              0.485    43.328    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.672    42.442    m_fir/m_fir_LP/s_mult_reg[9]0
  -------------------------------------------------------------------
                         required time                         42.442    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.203ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 3.066ns (31.405%)  route 6.697ns (68.595%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.957 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_7
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 34.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_LP/s_mult_reg[3][7]/Q
                         net (fo=1, routed)           0.095    -0.352    m_fir/m_fir_LP/s_mult_reg_n_0_[3][7]
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  m_fir/m_fir_LP/s_add_0[1][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.307    m_fir/m_fir_LP/s_add_0[1][7]_i_2_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.244 r  m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1_n_4
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][7]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105    -0.257    m_fir/m_fir_LP/s_add_0_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X36Y34         FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.146    -0.299    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.827    m_i2s2/axis_clk
    SLICE_X37Y34         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.213    -0.360    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.092    -0.268    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X37Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_r_shift_reg[11]/Q
                         net (fo=1, routed)           0.146    -0.299    m_i2s2/tx_data_r_shift_reg_n_0_[11]
    SLICE_X36Y35         LUT3 (Prop_lut3_I2_O)        0.045    -0.254 r  m_i2s2/tx_data_r_shift[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[12]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.829    -0.826    m_i2s2/axis_clk
    SLICE_X36Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[12]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.213    -0.360    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.091    -0.269    m_i2s2/tx_data_r_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.888%)  route 0.160ns (53.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.565    -0.582    m_i2s2/axis_clk
    SLICE_X37Y43         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m_i2s2/rx_data_l_shift_reg[7]/Q
                         net (fo=2, routed)           0.160    -0.282    m_i2s2/rx_data_l_shift[7]
    SLICE_X36Y43         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.834    -0.821    m_i2s2/axis_clk
    SLICE_X36Y43         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.213    -0.356    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.059    -0.297    m_i2s2/rx_data_l_reg[7]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.251ns (71.947%)  route 0.098ns (28.053%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y16         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_fir/m_fir_LP/s_mult_reg[2][1]/Q
                         net (fo=2, routed)           0.098    -0.348    m_fir/m_fir_LP/s_mult_reg_n_0_[2][1]
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  m_fir/m_fir_LP/s_add_0[1][3]_i_4/O
                         net (fo=1, routed)           0.000    -0.303    m_fir/m_fir_LP/s_add_0[1][3]_i_4_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.238 r  m_fir/m_fir_LP/s_add_0_reg[1][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.238    m_fir/m_fir_LP/s_add_0_reg[1][3]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.827    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.213    -0.361    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105    -0.256    m_fir/m_fir_LP/s_add_0_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_l_shift_reg[1]/Q
                         net (fo=1, routed)           0.156    -0.289    m_i2s2/tx_data_l_shift[1]
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.042    -0.247 r  m_i2s2/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_i2s2/p_1_in[2]
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.829    -0.826    m_i2s2/axis_clk
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.240    -0.586    
                         clock uncertainty            0.213    -0.373    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.107    -0.266    m_i2s2/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_i2s2/axis_clk
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_i2s2/tx_data_l_shift_reg[7]/Q
                         net (fo=1, routed)           0.158    -0.288    m_i2s2/tx_data_l_shift[7]
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.042    -0.246 r  m_i2s2/tx_data_l_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    m_i2s2/p_1_in[8]
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_i2s2/axis_clk
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
                         clock pessimism              0.241    -0.587    
                         clock uncertainty            0.213    -0.374    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.107    -0.267    m_i2s2/tx_data_l_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_LP/s_mult_reg[2][4]/Q
                         net (fo=2, routed)           0.097    -0.350    m_fir/m_fir_LP/s_mult_reg_n_0_[2][4]
    SLICE_X28Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.305 r  m_fir/m_fir_LP/s_add_0[1][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.305    m_fir/m_fir_LP/s_add_0[1][7]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.235 r  m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.235    m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1_n_7
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][4]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105    -0.257    m_fir/m_fir_LP/s_add_0_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.053%)  route 0.134ns (34.947%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.565    -0.582    m_fir/m_fir_HP/axis_clk
    SLICE_X53Y37         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m_fir/m_fir_HP/s_mult_reg[8][7]/Q
                         net (fo=2, routed)           0.134    -0.307    m_fir/m_fir_HP/s_mult_reg[8]_16[7]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  m_fir/m_fir_HP/s_add_0[4][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.262    m_fir/m_fir_HP/s_add_0[4][7]_i_2_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.198 r  m_fir/m_fir_HP/s_add_0_reg[4][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    m_fir/m_fir_HP/s_add_0_reg[4][7]_i_1_n_4
    SLICE_X52Y37         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.835    -0.820    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y37         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][7]/C
                         clock pessimism              0.251    -0.569    
                         clock uncertainty            0.213    -0.356    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.134    -0.222    m_fir/m_fir_HP/s_add_0_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.469%)  route 0.183ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.556    -0.591    m_fir/m_fir_HP/axis_clk
    SLICE_X41Y20         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  m_fir/m_fir_HP/s_add_1_reg[30]/Q
                         net (fo=1, routed)           0.183    -0.267    m_fir/m_fir_HP/p_0_in[8]
    SLICE_X38Y24         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.818    -0.837    m_fir/m_fir_HP/axis_clk
    SLICE_X38Y24         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[8]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.213    -0.350    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.059    -0.291    m_fir/m_fir_HP/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.969ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 3.291ns (32.921%)  route 6.706ns (67.079%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.857    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.191 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.191    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 33.969    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.419ns (4.503%)  route 8.885ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 42.842 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.885     8.400    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.526    42.842    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CLK
                         clock pessimism              0.485    43.327    
                         clock uncertainty           -0.213    43.113    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.689    42.424    m_fir/m_fir_LP/s_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.024ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 0.419ns (4.503%)  route 8.885ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 42.842 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.885     8.400    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.526    42.842    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y23          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]/CLK
                         clock pessimism              0.485    43.327    
                         clock uncertainty           -0.213    43.113    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.689    42.424    m_fir/m_fir_LP/s_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         42.424    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 34.024    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 3.180ns (32.167%)  route 6.706ns (67.832%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.857    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.080 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.080    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y25         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.092ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 3.177ns (32.176%)  route 6.697ns (67.824%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.068    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                 34.092    

Slack (MET) :             34.113ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 3.156ns (32.032%)  route 6.697ns (67.968%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.047 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.047    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                 34.113    

Slack (MET) :             34.187ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 3.082ns (31.517%)  route 6.697ns (68.483%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.973 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.973    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_5
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[42]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 34.187    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.419ns (4.577%)  route 8.735ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.735     8.250    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.527    42.843    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CLK
                         clock pessimism              0.485    43.328    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.672    42.442    m_fir/m_fir_LP/s_mult_reg[9]0
  -------------------------------------------------------------------
                         required time                         42.442    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 m_i2s2/rx_axis_m_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_mult_reg[9]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.419ns (4.577%)  route 8.735ns (95.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.563    -0.904    m_i2s2/axis_clk
    SLICE_X35Y38         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  m_i2s2/rx_axis_m_valid_reg/Q
                         net (fo=307, routed)         8.735     8.250    m_fir/m_fir_LP/axis_rx_valid
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.527    42.843    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[9]0/CLK
                         clock pessimism              0.485    43.328    
                         clock uncertainty           -0.213    43.114    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.672    42.442    m_fir/m_fir_LP/s_mult_reg[9]0
  -------------------------------------------------------------------
                         required time                         42.442    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.203ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[10]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 3.066ns (31.405%)  route 6.697ns (68.595%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 42.747 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.661    -0.806    m_fir/m_fir_LP/axis_clk
    DSP48_X0Y17          DSP48E1                                      r  m_fir/m_fir_LP/s_mult_reg[10]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.372 r  m_fir/m_fir_LP/s_mult_reg[10]/P[6]
                         net (fo=2, routed)           1.573     1.201    m_fir/m_fir_LP/s_mult_reg_n_99_[10]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.149     1.350 r  m_fir/m_fir_LP/s_add_1[31]_i_18/O
                         net (fo=2, routed)           1.139     2.489    m_fir/m_fir_LP/s_add_1[31]_i_18_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.332     2.821 r  m_fir/m_fir_LP/s_add_1[31]_i_22/O
                         net (fo=1, routed)           0.000     2.821    m_fir/m_fir_LP/s_add_1[31]_i_22_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.353 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.353    m_fir/m_fir_LP/s_add_1_reg[31]_i_13_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.576 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_13/O[0]
                         net (fo=3, routed)           2.175     5.752    m_fir/m_fir_LP/s_add_1_reg[35]_i_13_n_7
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.299     6.051 r  m_fir/m_fir_LP/s_add_1[31]_i_11__0/O
                         net (fo=2, routed)           0.830     6.881    m_fir/m_fir_LP/s_add_1[31]_i_11__0_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.005 r  m_fir/m_fir_LP/s_add_1[31]_i_3__0/O
                         net (fo=2, routed)           0.979     7.984    m_fir/m_fir_LP/s_add_1[31]_i_3__0_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  m_fir/m_fir_LP/s_add_1[31]_i_7/O
                         net (fo=1, routed)           0.000     8.108    m_fir/m_fir_LP/s_add_1[31]_i_7_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.506 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    m_fir/m_fir_LP/s_add_1_reg[31]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.620    m_fir/m_fir_LP/s_add_1_reg[35]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.957 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_7
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        1.431    42.747    m_fir/m_fir_LP/axis_clk
    SLICE_X31Y24         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[40]/C
                         clock pessimism              0.564    43.311    
                         clock uncertainty           -0.213    43.097    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.062    43.159    m_fir/m_fir_LP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.159    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 34.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_LP/s_mult_reg[3][7]/Q
                         net (fo=1, routed)           0.095    -0.352    m_fir/m_fir_LP/s_mult_reg_n_0_[3][7]
    SLICE_X28Y17         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  m_fir/m_fir_LP/s_add_0[1][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.307    m_fir/m_fir_LP/s_add_0[1][7]_i_2_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.244 r  m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1_n_4
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][7]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105    -0.257    m_fir/m_fir_LP/s_add_0_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X36Y34         FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.146    -0.299    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.254 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.827    m_i2s2/axis_clk
    SLICE_X37Y34         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.213    -0.360    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.092    -0.268    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X37Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_r_shift_reg[11]/Q
                         net (fo=1, routed)           0.146    -0.299    m_i2s2/tx_data_r_shift_reg_n_0_[11]
    SLICE_X36Y35         LUT3 (Prop_lut3_I2_O)        0.045    -0.254 r  m_i2s2/tx_data_r_shift[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    m_i2s2/tx_data_r_shift[12]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.829    -0.826    m_i2s2/axis_clk
    SLICE_X36Y35         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[12]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.213    -0.360    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.091    -0.269    m_i2s2/tx_data_r_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.888%)  route 0.160ns (53.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.565    -0.582    m_i2s2/axis_clk
    SLICE_X37Y43         FDRE                                         r  m_i2s2/rx_data_l_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m_i2s2/rx_data_l_shift_reg[7]/Q
                         net (fo=2, routed)           0.160    -0.282    m_i2s2/rx_data_l_shift[7]
    SLICE_X36Y43         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.834    -0.821    m_i2s2/axis_clk
    SLICE_X36Y43         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.213    -0.356    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.059    -0.297    m_i2s2/rx_data_l_reg[7]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.251ns (71.947%)  route 0.098ns (28.053%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y16         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_fir/m_fir_LP/s_mult_reg[2][1]/Q
                         net (fo=2, routed)           0.098    -0.348    m_fir/m_fir_LP/s_mult_reg_n_0_[2][1]
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  m_fir/m_fir_LP/s_add_0[1][3]_i_4/O
                         net (fo=1, routed)           0.000    -0.303    m_fir/m_fir_LP/s_add_0[1][3]_i_4_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.238 r  m_fir/m_fir_LP/s_add_0_reg[1][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.238    m_fir/m_fir_LP/s_add_0_reg[1][3]_i_1_n_6
    SLICE_X28Y16         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.828    -0.827    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y16         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.213    -0.361    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.105    -0.256    m_fir/m_fir_LP/s_add_0_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.561    -0.586    m_i2s2/axis_clk
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  m_i2s2/tx_data_l_shift_reg[1]/Q
                         net (fo=1, routed)           0.156    -0.289    m_i2s2/tx_data_l_shift[1]
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.042    -0.247 r  m_i2s2/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    m_i2s2/p_1_in[2]
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.829    -0.826    m_i2s2/axis_clk
    SLICE_X35Y37         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.240    -0.586    
                         clock uncertainty            0.213    -0.373    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.107    -0.266    m_i2s2/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.560    -0.587    m_i2s2/axis_clk
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m_i2s2/tx_data_l_shift_reg[7]/Q
                         net (fo=1, routed)           0.158    -0.288    m_i2s2/tx_data_l_shift[7]
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.042    -0.246 r  m_i2s2/tx_data_l_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    m_i2s2/p_1_in[8]
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_i2s2/axis_clk
    SLICE_X37Y33         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
                         clock pessimism              0.241    -0.587    
                         clock uncertainty            0.213    -0.374    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.107    -0.267    m_i2s2/tx_data_l_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.559    -0.588    m_fir/m_fir_LP/axis_clk
    SLICE_X29Y17         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m_fir/m_fir_LP/s_mult_reg[2][4]/Q
                         net (fo=2, routed)           0.097    -0.350    m_fir/m_fir_LP/s_mult_reg_n_0_[2][4]
    SLICE_X28Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.305 r  m_fir/m_fir_LP/s_add_0[1][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.305    m_fir/m_fir_LP/s_add_0[1][7]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.235 r  m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.235    m_fir/m_fir_LP/s_add_0_reg[1][7]_i_1_n_7
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.827    -0.828    m_fir/m_fir_LP/axis_clk
    SLICE_X28Y17         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][4]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.213    -0.362    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.105    -0.257    m_fir/m_fir_LP/s_add_0_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.250ns (65.053%)  route 0.134ns (34.947%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.565    -0.582    m_fir/m_fir_HP/axis_clk
    SLICE_X53Y37         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m_fir/m_fir_HP/s_mult_reg[8][7]/Q
                         net (fo=2, routed)           0.134    -0.307    m_fir/m_fir_HP/s_mult_reg[8]_16[7]
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  m_fir/m_fir_HP/s_add_0[4][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.262    m_fir/m_fir_HP/s_add_0[4][7]_i_2_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.198 r  m_fir/m_fir_HP/s_add_0_reg[4][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    m_fir/m_fir_HP/s_add_0_reg[4][7]_i_1_n_4
    SLICE_X52Y37         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.835    -0.820    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y37         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][7]/C
                         clock pessimism              0.251    -0.569    
                         clock uncertainty            0.213    -0.356    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.134    -0.222    m_fir/m_fir_HP/s_add_0_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.469%)  route 0.183ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.556    -0.591    m_fir/m_fir_HP/axis_clk
    SLICE_X41Y20         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  m_fir/m_fir_HP/s_add_1_reg[30]/Q
                         net (fo=1, routed)           0.183    -0.267    m_fir/m_fir_HP/p_0_in[8]
    SLICE_X38Y24         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1423, routed)        0.818    -0.837    m_fir/m_fir_HP/axis_clk
    SLICE_X38Y24         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[8]/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.213    -0.350    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.059    -0.291    m_fir/m_fir_HP/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.024    





