{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671711123218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671711123218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 20:12:02 2022 " "Processing started: Thu Dec 22 20:12:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671711123218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671711123218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel " "Command: quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671711123218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1671711123757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/sim/tb_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/sim/tb_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sobel " "Found entity 1: tb_sobel" {  } { { "../sim/tb_sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/sim/tb_sobel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/tft_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/tft_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_pic " "Found entity 1: tft_pic" {  } { { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/tft_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/tft_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/tft_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ctrl " "Found entity 1: tft_ctrl" {  } { { "../rtl/tft_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/tft_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123843 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sobel_ctrl.v(211) " "Verilog HDL information at sobel_ctrl.v(211): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 211 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671711123848 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sobel_ctrl.v(217) " "Verilog HDL information at sobel_ctrl.v(217): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 217 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1671711123848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/sobel_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/sobel_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_ctrl " "Found entity 1: sobel_ctrl" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/sobel/rtl/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/sobel/rtl/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_8x16384.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_8x16384.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_8x16384 " "Found entity 1: fifo_8x16384" {  } { { "ip_core/fifo_8x16384.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/fifo_8x16384.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ram_pic/ram_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ram_pic/ram_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_pic " "Found entity 1: ram_pic" {  } { { "ip_core/ram_pic/ram_pic.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/ram_pic/ram_pic.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711123863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711123863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_9m sobel.v(32) " "Verilog HDL Implicit Net warning at sobel.v(32): created implicit net for \"clk_9m\"" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711123863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_50m sobel.v(33) " "Verilog HDL Implicit Net warning at sobel.v(33): created implicit net for \"clk_50m\"" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711123864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pi_data sobel.v(96) " "Verilog HDL Implicit Net warning at sobel.v(96): created implicit net for \"pi_data\"" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711123864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pi_flag sobel.v(97) " "Verilog HDL Implicit Net warning at sobel.v(97): created implicit net for \"pi_flag\"" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711123864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sobel " "Elaborating entity \"sobel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671711123948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/sobel.v" "clk_gen_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711123952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711124017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124018 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671711124018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/sobel.v" "uart_rx_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_ctrl sobel_ctrl:sobel_ctrl_inst " "Elaborating entity \"sobel_ctrl\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\"" {  } { { "../rtl/sobel.v" "sobel_ctrl_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sobel_ctrl.v(163) " "Verilog HDL assignment warning at sobel_ctrl.v(163): truncated value with size 8 to match size of target (1)" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671711124140 "|sobel|sobel_ctrl:sobel_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sobel_ctrl.v(165) " "Verilog HDL assignment warning at sobel_ctrl.v(165): truncated value with size 8 to match size of target (1)" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671711124140 "|sobel|sobel_ctrl:sobel_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_8x16384 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1 " "Elaborating entity \"fifo_8x16384\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\"" {  } { { "../rtl/sobel_ctrl.v" "fifo1_inst1" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_8x16384.v" "scfifo_component" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/fifo_8x16384.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_8x16384.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/fifo_8x16384.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711124248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124249 ""}  } { { "ip_core/fifo_8x16384.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/fifo_8x16384.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671711124249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p721.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p721.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p721 " "Found entity 1: scfifo_p721" {  } { { "db/scfifo_p721.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/scfifo_p721.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p721 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated " "Elaborating entity \"scfifo_p721\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0e21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0e21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0e21 " "Found entity 1: a_dpfifo_0e21" {  } { { "db/a_dpfifo_0e21.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_dpfifo_0e21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0e21 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo " "Elaborating entity \"a_dpfifo_0e21\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\"" {  } { { "db/scfifo_p721.tdf" "dpfifo" { Text "E:/code/workspace_FPGA/sobel/prj/db/scfifo_p721.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_nce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_nce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_nce " "Found entity 1: a_fefifo_nce" {  } { { "db/a_fefifo_nce.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_fefifo_nce.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_nce sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|a_fefifo_nce:fifo_state " "Elaborating entity \"a_fefifo_nce\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|a_fefifo_nce:fifo_state\"" {  } { { "db/a_dpfifo_0e21.tdf" "fifo_state" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_dpfifo_0e21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sp7 " "Found entity 1: cntr_sp7" {  } { { "db/cntr_sp7.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/cntr_sp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sp7 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|a_fefifo_nce:fifo_state\|cntr_sp7:count_usedw " "Elaborating entity \"cntr_sp7\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|a_fefifo_nce:fifo_state\|cntr_sp7:count_usedw\"" {  } { { "db/a_fefifo_nce.tdf" "count_usedw" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_fefifo_nce.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_h811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_h811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_h811 " "Found entity 1: dpram_h811" {  } { { "db/dpram_h811.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/dpram_h811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_h811 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram " "Elaborating entity \"dpram_h811\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\"" {  } { { "db/a_dpfifo_0e21.tdf" "FIFOram" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_dpfifo_0e21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3k1 " "Found entity 1: altsyncram_k3k1" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3k1 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1 " "Elaborating entity \"altsyncram_k3k1\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\"" {  } { { "db/dpram_h811.tdf" "altsyncram1" { Text "E:/code/workspace_FPGA/sobel/prj/db/dpram_h811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/decode_a87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|decode_a87:decode3 " "Elaborating entity \"decode_a87\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|decode_a87:decode3\"" {  } { { "db/altsyncram_k3k1.tdf" "decode3" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q28 " "Found entity 1: mux_q28" {  } { { "db/mux_q28.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/mux_q28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q28 sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|mux_q28:mux4 " "Elaborating entity \"mux_q28\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|mux_q28:mux4\"" {  } { { "db/altsyncram_k3k1.tdf" "mux4" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpb " "Found entity 1: cntr_gpb" {  } { { "db/cntr_gpb.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/cntr_gpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711124913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711124913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gpb sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|cntr_gpb:rd_ptr_count " "Elaborating entity \"cntr_gpb\" for hierarchy \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|cntr_gpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0e21.tdf" "rd_ptr_count" { Text "E:/code/workspace_FPGA/sobel/prj/db/a_dpfifo_0e21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_pic tft_pic:tft_pic_inst " "Elaborating entity \"tft_pic\" for hierarchy \"tft_pic:tft_pic_inst\"" {  } { { "../rtl/sobel.v" "tft_pic_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_pic tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst " "Elaborating entity \"ram_pic\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\"" {  } { { "../rtl/tft_pic.v" "ram_pic_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/tft_pic.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711124976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ram_pic/ram_pic.v" "altsyncram_component" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/ram_pic/ram_pic.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ram_pic/ram_pic.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/ram_pic/ram_pic.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125037 ""}  } { { "ip_core/ram_pic/ram_pic.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/ram_pic/ram_pic.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671711125037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49r1 " "Found entity 1: altsyncram_49r1" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711125133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711125133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49r1 tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated " "Elaborating entity \"altsyncram_49r1\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711125214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711125214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_49r1.tdf" "decode2" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711125295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711125295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_49r1.tdf" "mux3" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ctrl tft_ctrl:tft_ctrl_inst " "Elaborating entity \"tft_ctrl\" for hierarchy \"tft_ctrl:tft_ctrl_inst\"" {  } { { "../rtl/sobel.v" "tft_ctrl_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "../rtl/sobel.v" "uart_tx_inst" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711125302 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[15\] " "Net \"so_data\[15\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[15\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[14\] " "Net \"so_data\[14\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[14\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[13\] " "Net \"so_data\[13\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[13\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[12\] " "Net \"so_data\[12\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[12\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[11\] " "Net \"so_data\[11\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[11\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[10\] " "Net \"so_data\[10\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[10\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[9\] " "Net \"so_data\[9\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[9\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[8\] " "Net \"so_data\[8\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[8\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[15\] " "Net \"so_data\[15\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[15\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[14\] " "Net \"so_data\[14\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[14\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[13\] " "Net \"so_data\[13\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[13\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[12\] " "Net \"so_data\[12\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[12\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[11\] " "Net \"so_data\[11\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[11\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[10\] " "Net \"so_data\[10\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[10\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[9\] " "Net \"so_data\[9\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[9\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[8\] " "Net \"so_data\[8\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[8\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[15\] " "Net \"so_data\[15\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[15\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[14\] " "Net \"so_data\[14\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[14\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[13\] " "Net \"so_data\[13\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[13\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[12\] " "Net \"so_data\[12\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[12\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[11\] " "Net \"so_data\[11\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[11\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[10\] " "Net \"so_data\[10\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[10\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[9\] " "Net \"so_data\[9\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[9\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "so_data\[8\] " "Net \"so_data\[8\]\" is missing source, defaulting to GND" {  } { { "../rtl/sobel.v" "so_data\[8\]" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1671711125363 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "sobel_ctrl:sobel_ctrl_inst\|Add14 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"sobel_ctrl:sobel_ctrl_inst\|Add14\"" {  } { { "../rtl/sobel_ctrl.v" "Add14" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 237 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711125981 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671711125981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_ctrl:sobel_ctrl_inst\|lpm_add_sub:Add14 " "Elaborated megafunction instantiation \"sobel_ctrl:sobel_ctrl_inst\|lpm_add_sub:Add14\"" {  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 237 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711126041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_ctrl:sobel_ctrl_inst\|lpm_add_sub:Add14 " "Instantiated megafunction \"sobel_ctrl:sobel_ctrl_inst\|lpm_add_sub:Add14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711126041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711126041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711126041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671711126041 ""}  } { { "../rtl/sobel_ctrl.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel_ctrl.v" 237 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671711126041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cui " "Found entity 1: add_sub_cui" {  } { { "db/add_sub_cui.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/add_sub_cui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671711126128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671711126128 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1671711126403 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_rx.v" 21 -1 0 } } { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_rx.v" 20 -1 0 } } { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/uart_rx.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1671711126438 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1671711126439 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671711126632 "|sobel|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671711126632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671711126791 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1671711127188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/sobel/prj/output_files/sobel.map.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/sobel/prj/output_files/sobel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1671711127292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671711127491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711127491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "717 " "Implemented 717 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671711127653 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671711127653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "643 " "Implemented 643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671711127653 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1671711127653 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1671711127653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671711127653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671711127703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 20:12:07 2022 " "Processing ended: Thu Dec 22 20:12:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671711127703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671711127703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671711127703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671711127703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671711129936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671711129939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 20:12:09 2022 " "Processing started: Thu Dec 22 20:12:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671711129939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671711129939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sobel -c sobel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671711129939 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671711130105 ""}
{ "Info" "0" "" "Project  = sobel" {  } {  } 0 0 "Project  = sobel" 0 0 "Fitter" 0 0 1671711130106 ""}
{ "Info" "0" "" "Revision = sobel" {  } {  } 0 0 "Revision = sobel" 0 0 "Fitter" 0 0 1671711130106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671711130239 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sobel EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"sobel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671711130305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671711130374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671711130375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671711130375 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1671711130449 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 582 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1671711130449 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1671711130449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671711130533 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671711130773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671711130773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671711130773 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671711130773 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 2953 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711130778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 2955 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711130778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 2957 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711130778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 2959 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711130778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 2961 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711130778 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671711130778 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671711130780 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671711130783 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sobel.sdc " "Synopsys Design Constraints File file not found: 'sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671711131574 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671711131575 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671711131580 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1671711131581 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1671711131590 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1671711131590 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671711131592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671711131641 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671711131641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671711131641 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671711131641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671711131641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 16 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 871 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671711131641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671711131641 ""}  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 3 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 2941 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671711131641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671711131642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tft_bl~output " "Destination node tft_bl~output" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 10 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_bl~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 2938 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671711131642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671711131642 ""}  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 16 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 871 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671711131642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671711132054 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671711132057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671711132057 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671711132060 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671711132062 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671711132063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671711132064 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671711132066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671711132479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1671711132482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671711132482 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk\[0\] tft_clk~output " "PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"tft_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 107 0 0 } } { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 35 0 0 } } { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 9 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1671711132510 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671711132620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671711133532 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "46 M9K " "Selected device has 46 RAM location(s) of type M9K.  However, the current design needs more than 46 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a8 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 295 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a8" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a9 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 326 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a9" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a10 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 357 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a10" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a11 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 388 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a11" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a12 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 419 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a12" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a13 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 450 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a13" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a14 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 481 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a14" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a15 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 512 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a15" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a0 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 47 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a0" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a1 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 78 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a1" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a2 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 109 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a2" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a3 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 140 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a3" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a4 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 171 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a4" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a5 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 202 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a5" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a6 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 233 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a6" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a7 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_49r1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_49r1.tdf" 264 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_49r1:auto_generated\|ram_block1a7" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_49r1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 287 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 497 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 467 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 437 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 407 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 377 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 347 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 317 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 47 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 257 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 227 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 197 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 167 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 137 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 107 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 77 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 257 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 227 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 197 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 167 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 137 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 107 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 77 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 47 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 497 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 467 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 437 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 407 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 377 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 347 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 317 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 287 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711133571 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1671711133571 ""}  } { { "d:/develop_tools/quartus13.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "E:/code/workspace_FPGA/sobel/prj/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1671711133571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671711133579 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1671711133580 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1671711134165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/sobel/prj/output_files/sobel.fit.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/sobel/prj/output_files/sobel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671711134269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5159 " "Peak virtual memory: 5159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671711134524 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 22 20:12:14 2022 " "Processing ended: Thu Dec 22 20:12:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671711134524 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671711134524 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671711134524 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671711134524 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 39 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 39 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671711135204 ""}
