memory latency
critical path
i-cache
l1 cache
lru
cache block
l2 cache
write buffer
nehalem cpu
memory hierarchy
hdd
caching
compulsory miss
store queue
wire delay
spatial locality
memory stall cycles
mram
access time
cold miss
cpu compute cycles
prefetcher
6 t
cacti 5.1
pending store
wide execution
l1
reverse engineering
retirement register file
memory bandwidth
operational intensity
static ram
smt
memory wall
cache hit
least-recently-used
cache miss
int alu
roofline model
xeon broadwell
compute bound
float alu
feram
array
flash memory
memory bus delay
out-of-order
d-cache
instruction decoder
dynamic ram
plru
ferroelectric ram
phase-change memory
working set
capacity miss
address decode delay
linked list
pcie bus delay
memory stalls
temporal locality
instruction queue
pram
carbon nanotubes
memory cell delay
magnetoresistive ram
multi-level
pmu
sram
l3 cache
