---
title: 'How to avoid zero-spacing in fractionally-strided convolution? a hardware-algorithm co-design methodology'
authors:
  - admin
  - Sanmukh Kuppannagari
  - Rajgopal Kannan
  - Viktor Prasanna

date: '2021-02-17'
doi: ''

# Schedule page publish date (NOT publication's date).
publishDate: '2021-02-17'

# Publication type.
# Legend: 0 = Uncategorized; 1 = Conference paper; 2 = Journal article;
# 3 = Preprint / Working Paper; 4 = Report; 5 = Book; 6 = Book section;
# 7 = Thesis; 8 = Patent
publication_types: ['1']

# Publication name and optional abbreviated publication name.
publication: In *Proceedings of the 2021 IEEE 28th International Conference on High Performance Computing, Data, and Analytics*
publication_short: In IEEE/HiPC*

# abstract: 

tags: []

# Display this page in the Featured widget?
featured: false

# Custom links (uncomment lines below)
# links:
# - name: Custom Link
#   url: http://example.org

url_pdf: 'https://drive.google.com/file/d/1o2R5zsX06LfPq9SeeZmYbJ-Hqh1IHSsj/view?usp=sharing'
url_code: 'https://github.com/CatherineMeng/FPFSC-FPGA-Accelerated-Frationally-Strided-Convolution'
url_dataset: ''
url_poster: ''
url_project: ''
url_slides: ''
url_source: ''
url_video: ''

# Featured image
# To use, add an image named `featured.jpg/png` to your page's folder.
image:
  caption: 'High Level [**Diagram**](https://github.com/CatherineMeng/site-academic/blob/main/content/publication/fsc/Capture.PNG)'
  focal_point: ''
  preview_only: false



---

{{% callout note %}}
Click the _Cite_ button above to demo the feature to enable visitors to import publication metadata into their reference management software.
{{% /callout %}}
