|MIPS
clk => FETCH:FETCH_inst1.clk
clk => IF_ID:IF_ID_inst1.clk
clk => DECODE:DECODE_inst1.clk
clk => ID_EX:ID_EX_inst1.clk
clk => EX_MEM:EX_MEM_inst1.clk
clk => MEMORY:MEMORY_inst1.clk
clk => MEM_WB:MEM_WB_inst1.clk
PC_4[0] <= FETCH:FETCH_inst1.PC_4[0]
PC_4[1] <= FETCH:FETCH_inst1.PC_4[1]
PC_4[2] <= FETCH:FETCH_inst1.PC_4[2]
PC_4[3] <= FETCH:FETCH_inst1.PC_4[3]
PC_4[4] <= FETCH:FETCH_inst1.PC_4[4]
PC_4[5] <= FETCH:FETCH_inst1.PC_4[5]
PC_4[6] <= FETCH:FETCH_inst1.PC_4[6]
PC_4[7] <= FETCH:FETCH_inst1.PC_4[7]
PC_4[8] <= FETCH:FETCH_inst1.PC_4[8]
PC_4[9] <= FETCH:FETCH_inst1.PC_4[9]
PC_4[10] <= FETCH:FETCH_inst1.PC_4[10]
PC_4[11] <= FETCH:FETCH_inst1.PC_4[11]
PC_4[12] <= FETCH:FETCH_inst1.PC_4[12]
PC_4[13] <= FETCH:FETCH_inst1.PC_4[13]
PC_4[14] <= FETCH:FETCH_inst1.PC_4[14]
PC_4[15] <= FETCH:FETCH_inst1.PC_4[15]
PC_4[16] <= FETCH:FETCH_inst1.PC_4[16]
PC_4[17] <= FETCH:FETCH_inst1.PC_4[17]
PC_4[18] <= FETCH:FETCH_inst1.PC_4[18]
PC_4[19] <= FETCH:FETCH_inst1.PC_4[19]
PC_4[20] <= FETCH:FETCH_inst1.PC_4[20]
PC_4[21] <= FETCH:FETCH_inst1.PC_4[21]
PC_4[22] <= FETCH:FETCH_inst1.PC_4[22]
PC_4[23] <= FETCH:FETCH_inst1.PC_4[23]
PC_4[24] <= FETCH:FETCH_inst1.PC_4[24]
PC_4[25] <= FETCH:FETCH_inst1.PC_4[25]
PC_4[26] <= FETCH:FETCH_inst1.PC_4[26]
PC_4[27] <= FETCH:FETCH_inst1.PC_4[27]
PC_4[28] <= FETCH:FETCH_inst1.PC_4[28]
PC_4[29] <= FETCH:FETCH_inst1.PC_4[29]
PC_4[30] <= FETCH:FETCH_inst1.PC_4[30]
PC_4[31] <= FETCH:FETCH_inst1.PC_4[31]
instrucao[0] <= FETCH:FETCH_inst1.Instrucao[0]
instrucao[1] <= FETCH:FETCH_inst1.Instrucao[1]
instrucao[2] <= FETCH:FETCH_inst1.Instrucao[2]
instrucao[3] <= FETCH:FETCH_inst1.Instrucao[3]
instrucao[4] <= FETCH:FETCH_inst1.Instrucao[4]
instrucao[5] <= FETCH:FETCH_inst1.Instrucao[5]
instrucao[6] <= FETCH:FETCH_inst1.Instrucao[6]
instrucao[7] <= FETCH:FETCH_inst1.Instrucao[7]
instrucao[8] <= FETCH:FETCH_inst1.Instrucao[8]
instrucao[9] <= FETCH:FETCH_inst1.Instrucao[9]
instrucao[10] <= FETCH:FETCH_inst1.Instrucao[10]
instrucao[11] <= FETCH:FETCH_inst1.Instrucao[11]
instrucao[12] <= FETCH:FETCH_inst1.Instrucao[12]
instrucao[13] <= FETCH:FETCH_inst1.Instrucao[13]
instrucao[14] <= FETCH:FETCH_inst1.Instrucao[14]
instrucao[15] <= FETCH:FETCH_inst1.Instrucao[15]
instrucao[16] <= FETCH:FETCH_inst1.Instrucao[16]
instrucao[17] <= FETCH:FETCH_inst1.Instrucao[17]
instrucao[18] <= FETCH:FETCH_inst1.Instrucao[18]
instrucao[19] <= FETCH:FETCH_inst1.Instrucao[19]
instrucao[20] <= FETCH:FETCH_inst1.Instrucao[20]
instrucao[21] <= FETCH:FETCH_inst1.Instrucao[21]
instrucao[22] <= FETCH:FETCH_inst1.Instrucao[22]
instrucao[23] <= FETCH:FETCH_inst1.Instrucao[23]
instrucao[24] <= FETCH:FETCH_inst1.Instrucao[24]
instrucao[25] <= FETCH:FETCH_inst1.Instrucao[25]
instrucao[26] <= FETCH:FETCH_inst1.Instrucao[26]
instrucao[27] <= FETCH:FETCH_inst1.Instrucao[27]
instrucao[28] <= FETCH:FETCH_inst1.Instrucao[28]
instrucao[29] <= FETCH:FETCH_inst1.Instrucao[29]
instrucao[30] <= FETCH:FETCH_inst1.Instrucao[30]
instrucao[31] <= FETCH:FETCH_inst1.Instrucao[31]
resultadoULA[0] <= EXECUTE:EXECUTE_inst1.ALUresult[0]
resultadoULA[1] <= EXECUTE:EXECUTE_inst1.ALUresult[1]
resultadoULA[2] <= EXECUTE:EXECUTE_inst1.ALUresult[2]
resultadoULA[3] <= EXECUTE:EXECUTE_inst1.ALUresult[3]
resultadoULA[4] <= EXECUTE:EXECUTE_inst1.ALUresult[4]
resultadoULA[5] <= EXECUTE:EXECUTE_inst1.ALUresult[5]
resultadoULA[6] <= EXECUTE:EXECUTE_inst1.ALUresult[6]
resultadoULA[7] <= EXECUTE:EXECUTE_inst1.ALUresult[7]
resultadoULA[8] <= EXECUTE:EXECUTE_inst1.ALUresult[8]
resultadoULA[9] <= EXECUTE:EXECUTE_inst1.ALUresult[9]
resultadoULA[10] <= EXECUTE:EXECUTE_inst1.ALUresult[10]
resultadoULA[11] <= EXECUTE:EXECUTE_inst1.ALUresult[11]
resultadoULA[12] <= EXECUTE:EXECUTE_inst1.ALUresult[12]
resultadoULA[13] <= EXECUTE:EXECUTE_inst1.ALUresult[13]
resultadoULA[14] <= EXECUTE:EXECUTE_inst1.ALUresult[14]
resultadoULA[15] <= EXECUTE:EXECUTE_inst1.ALUresult[15]
resultadoULA[16] <= EXECUTE:EXECUTE_inst1.ALUresult[16]
resultadoULA[17] <= EXECUTE:EXECUTE_inst1.ALUresult[17]
resultadoULA[18] <= EXECUTE:EXECUTE_inst1.ALUresult[18]
resultadoULA[19] <= EXECUTE:EXECUTE_inst1.ALUresult[19]
resultadoULA[20] <= EXECUTE:EXECUTE_inst1.ALUresult[20]
resultadoULA[21] <= EXECUTE:EXECUTE_inst1.ALUresult[21]
resultadoULA[22] <= EXECUTE:EXECUTE_inst1.ALUresult[22]
resultadoULA[23] <= EXECUTE:EXECUTE_inst1.ALUresult[23]
resultadoULA[24] <= EXECUTE:EXECUTE_inst1.ALUresult[24]
resultadoULA[25] <= EXECUTE:EXECUTE_inst1.ALUresult[25]
resultadoULA[26] <= EXECUTE:EXECUTE_inst1.ALUresult[26]
resultadoULA[27] <= EXECUTE:EXECUTE_inst1.ALUresult[27]
resultadoULA[28] <= EXECUTE:EXECUTE_inst1.ALUresult[28]
resultadoULA[29] <= EXECUTE:EXECUTE_inst1.ALUresult[29]
resultadoULA[30] <= EXECUTE:EXECUTE_inst1.ALUresult[30]
resultadoULA[31] <= EXECUTE:EXECUTE_inst1.ALUresult[31]
MemOut[0] <= MEMORY:MEMORY_inst1.rdata[0]
MemOut[1] <= MEMORY:MEMORY_inst1.rdata[1]
MemOut[2] <= MEMORY:MEMORY_inst1.rdata[2]
MemOut[3] <= MEMORY:MEMORY_inst1.rdata[3]
MemOut[4] <= MEMORY:MEMORY_inst1.rdata[4]
MemOut[5] <= MEMORY:MEMORY_inst1.rdata[5]
MemOut[6] <= MEMORY:MEMORY_inst1.rdata[6]
MemOut[7] <= MEMORY:MEMORY_inst1.rdata[7]
MemOut[8] <= MEMORY:MEMORY_inst1.rdata[8]
MemOut[9] <= MEMORY:MEMORY_inst1.rdata[9]
MemOut[10] <= MEMORY:MEMORY_inst1.rdata[10]
MemOut[11] <= MEMORY:MEMORY_inst1.rdata[11]
MemOut[12] <= MEMORY:MEMORY_inst1.rdata[12]
MemOut[13] <= MEMORY:MEMORY_inst1.rdata[13]
MemOut[14] <= MEMORY:MEMORY_inst1.rdata[14]
MemOut[15] <= MEMORY:MEMORY_inst1.rdata[15]
MemOut[16] <= MEMORY:MEMORY_inst1.rdata[16]
MemOut[17] <= MEMORY:MEMORY_inst1.rdata[17]
MemOut[18] <= MEMORY:MEMORY_inst1.rdata[18]
MemOut[19] <= MEMORY:MEMORY_inst1.rdata[19]
MemOut[20] <= MEMORY:MEMORY_inst1.rdata[20]
MemOut[21] <= MEMORY:MEMORY_inst1.rdata[21]
MemOut[22] <= MEMORY:MEMORY_inst1.rdata[22]
MemOut[23] <= MEMORY:MEMORY_inst1.rdata[23]
MemOut[24] <= MEMORY:MEMORY_inst1.rdata[24]
MemOut[25] <= MEMORY:MEMORY_inst1.rdata[25]
MemOut[26] <= MEMORY:MEMORY_inst1.rdata[26]
MemOut[27] <= MEMORY:MEMORY_inst1.rdata[27]
MemOut[28] <= MEMORY:MEMORY_inst1.rdata[28]
MemOut[29] <= MEMORY:MEMORY_inst1.rdata[29]
MemOut[30] <= MEMORY:MEMORY_inst1.rdata[30]
MemOut[31] <= MEMORY:MEMORY_inst1.rdata[31]
reg1Out[0] <= DECODE:DECODE_inst1.reg1[0]
reg1Out[1] <= DECODE:DECODE_inst1.reg1[1]
reg1Out[2] <= DECODE:DECODE_inst1.reg1[2]
reg1Out[3] <= DECODE:DECODE_inst1.reg1[3]
reg1Out[4] <= DECODE:DECODE_inst1.reg1[4]
reg1Out[5] <= DECODE:DECODE_inst1.reg1[5]
reg1Out[6] <= DECODE:DECODE_inst1.reg1[6]
reg1Out[7] <= DECODE:DECODE_inst1.reg1[7]
reg1Out[8] <= DECODE:DECODE_inst1.reg1[8]
reg1Out[9] <= DECODE:DECODE_inst1.reg1[9]
reg1Out[10] <= DECODE:DECODE_inst1.reg1[10]
reg1Out[11] <= DECODE:DECODE_inst1.reg1[11]
reg1Out[12] <= DECODE:DECODE_inst1.reg1[12]
reg1Out[13] <= DECODE:DECODE_inst1.reg1[13]
reg1Out[14] <= DECODE:DECODE_inst1.reg1[14]
reg1Out[15] <= DECODE:DECODE_inst1.reg1[15]
reg1Out[16] <= DECODE:DECODE_inst1.reg1[16]
reg1Out[17] <= DECODE:DECODE_inst1.reg1[17]
reg1Out[18] <= DECODE:DECODE_inst1.reg1[18]
reg1Out[19] <= DECODE:DECODE_inst1.reg1[19]
reg1Out[20] <= DECODE:DECODE_inst1.reg1[20]
reg1Out[21] <= DECODE:DECODE_inst1.reg1[21]
reg1Out[22] <= DECODE:DECODE_inst1.reg1[22]
reg1Out[23] <= DECODE:DECODE_inst1.reg1[23]
reg1Out[24] <= DECODE:DECODE_inst1.reg1[24]
reg1Out[25] <= DECODE:DECODE_inst1.reg1[25]
reg1Out[26] <= DECODE:DECODE_inst1.reg1[26]
reg1Out[27] <= DECODE:DECODE_inst1.reg1[27]
reg1Out[28] <= DECODE:DECODE_inst1.reg1[28]
reg1Out[29] <= DECODE:DECODE_inst1.reg1[29]
reg1Out[30] <= DECODE:DECODE_inst1.reg1[30]
reg1Out[31] <= DECODE:DECODE_inst1.reg1[31]
reg2Out[0] <= DECODE:DECODE_inst1.reg2[0]
reg2Out[1] <= DECODE:DECODE_inst1.reg2[1]
reg2Out[2] <= DECODE:DECODE_inst1.reg2[2]
reg2Out[3] <= DECODE:DECODE_inst1.reg2[3]
reg2Out[4] <= DECODE:DECODE_inst1.reg2[4]
reg2Out[5] <= DECODE:DECODE_inst1.reg2[5]
reg2Out[6] <= DECODE:DECODE_inst1.reg2[6]
reg2Out[7] <= DECODE:DECODE_inst1.reg2[7]
reg2Out[8] <= DECODE:DECODE_inst1.reg2[8]
reg2Out[9] <= DECODE:DECODE_inst1.reg2[9]
reg2Out[10] <= DECODE:DECODE_inst1.reg2[10]
reg2Out[11] <= DECODE:DECODE_inst1.reg2[11]
reg2Out[12] <= DECODE:DECODE_inst1.reg2[12]
reg2Out[13] <= DECODE:DECODE_inst1.reg2[13]
reg2Out[14] <= DECODE:DECODE_inst1.reg2[14]
reg2Out[15] <= DECODE:DECODE_inst1.reg2[15]
reg2Out[16] <= DECODE:DECODE_inst1.reg2[16]
reg2Out[17] <= DECODE:DECODE_inst1.reg2[17]
reg2Out[18] <= DECODE:DECODE_inst1.reg2[18]
reg2Out[19] <= DECODE:DECODE_inst1.reg2[19]
reg2Out[20] <= DECODE:DECODE_inst1.reg2[20]
reg2Out[21] <= DECODE:DECODE_inst1.reg2[21]
reg2Out[22] <= DECODE:DECODE_inst1.reg2[22]
reg2Out[23] <= DECODE:DECODE_inst1.reg2[23]
reg2Out[24] <= DECODE:DECODE_inst1.reg2[24]
reg2Out[25] <= DECODE:DECODE_inst1.reg2[25]
reg2Out[26] <= DECODE:DECODE_inst1.reg2[26]
reg2Out[27] <= DECODE:DECODE_inst1.reg2[27]
reg2Out[28] <= DECODE:DECODE_inst1.reg2[28]
reg2Out[29] <= DECODE:DECODE_inst1.reg2[29]
reg2Out[30] <= DECODE:DECODE_inst1.reg2[30]
reg2Out[31] <= DECODE:DECODE_inst1.reg2[31]


|MIPS|FETCH:FETCH_inst1
clk => PC:PC_inst1.clk
clk => MemI:MemI_inst1.clock
OrigPC => wire_Mux_beq_PC_4_to_PC[31].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[30].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[29].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[28].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[27].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[26].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[25].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[24].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[23].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[22].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[21].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[20].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[19].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[18].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[17].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[16].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[15].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[14].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[13].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[12].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[11].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[10].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[9].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[8].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[7].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[6].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[5].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[4].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[3].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[2].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[1].OUTPUTSELECT
OrigPC => wire_Mux_beq_PC_4_to_PC[0].OUTPUTSELECT
branch_addr[0] => wire_Mux_beq_PC_4_to_PC[0].DATAA
branch_addr[1] => wire_Mux_beq_PC_4_to_PC[1].DATAA
branch_addr[2] => wire_Mux_beq_PC_4_to_PC[2].DATAA
branch_addr[3] => wire_Mux_beq_PC_4_to_PC[3].DATAA
branch_addr[4] => wire_Mux_beq_PC_4_to_PC[4].DATAA
branch_addr[5] => wire_Mux_beq_PC_4_to_PC[5].DATAA
branch_addr[6] => wire_Mux_beq_PC_4_to_PC[6].DATAA
branch_addr[7] => wire_Mux_beq_PC_4_to_PC[7].DATAA
branch_addr[8] => wire_Mux_beq_PC_4_to_PC[8].DATAA
branch_addr[9] => wire_Mux_beq_PC_4_to_PC[9].DATAA
branch_addr[10] => wire_Mux_beq_PC_4_to_PC[10].DATAA
branch_addr[11] => wire_Mux_beq_PC_4_to_PC[11].DATAA
branch_addr[12] => wire_Mux_beq_PC_4_to_PC[12].DATAA
branch_addr[13] => wire_Mux_beq_PC_4_to_PC[13].DATAA
branch_addr[14] => wire_Mux_beq_PC_4_to_PC[14].DATAA
branch_addr[15] => wire_Mux_beq_PC_4_to_PC[15].DATAA
branch_addr[16] => wire_Mux_beq_PC_4_to_PC[16].DATAA
branch_addr[17] => wire_Mux_beq_PC_4_to_PC[17].DATAA
branch_addr[18] => wire_Mux_beq_PC_4_to_PC[18].DATAA
branch_addr[19] => wire_Mux_beq_PC_4_to_PC[19].DATAA
branch_addr[20] => wire_Mux_beq_PC_4_to_PC[20].DATAA
branch_addr[21] => wire_Mux_beq_PC_4_to_PC[21].DATAA
branch_addr[22] => wire_Mux_beq_PC_4_to_PC[22].DATAA
branch_addr[23] => wire_Mux_beq_PC_4_to_PC[23].DATAA
branch_addr[24] => wire_Mux_beq_PC_4_to_PC[24].DATAA
branch_addr[25] => wire_Mux_beq_PC_4_to_PC[25].DATAA
branch_addr[26] => wire_Mux_beq_PC_4_to_PC[26].DATAA
branch_addr[27] => wire_Mux_beq_PC_4_to_PC[27].DATAA
branch_addr[28] => wire_Mux_beq_PC_4_to_PC[28].DATAA
branch_addr[29] => wire_Mux_beq_PC_4_to_PC[29].DATAA
branch_addr[30] => wire_Mux_beq_PC_4_to_PC[30].DATAA
branch_addr[31] => wire_Mux_beq_PC_4_to_PC[31].DATAA
jump => wire_Mux_to_PC[31].OUTPUTSELECT
jump => wire_Mux_to_PC[30].OUTPUTSELECT
jump => wire_Mux_to_PC[29].OUTPUTSELECT
jump => wire_Mux_to_PC[28].OUTPUTSELECT
jump => wire_Mux_to_PC[27].OUTPUTSELECT
jump => wire_Mux_to_PC[26].OUTPUTSELECT
jump => wire_Mux_to_PC[25].OUTPUTSELECT
jump => wire_Mux_to_PC[24].OUTPUTSELECT
jump => wire_Mux_to_PC[23].OUTPUTSELECT
jump => wire_Mux_to_PC[22].OUTPUTSELECT
jump => wire_Mux_to_PC[21].OUTPUTSELECT
jump => wire_Mux_to_PC[20].OUTPUTSELECT
jump => wire_Mux_to_PC[19].OUTPUTSELECT
jump => wire_Mux_to_PC[18].OUTPUTSELECT
jump => wire_Mux_to_PC[17].OUTPUTSELECT
jump => wire_Mux_to_PC[16].OUTPUTSELECT
jump => wire_Mux_to_PC[15].OUTPUTSELECT
jump => wire_Mux_to_PC[14].OUTPUTSELECT
jump => wire_Mux_to_PC[13].OUTPUTSELECT
jump => wire_Mux_to_PC[12].OUTPUTSELECT
jump => wire_Mux_to_PC[11].OUTPUTSELECT
jump => wire_Mux_to_PC[10].OUTPUTSELECT
jump => wire_Mux_to_PC[9].OUTPUTSELECT
jump => wire_Mux_to_PC[8].OUTPUTSELECT
jump => wire_Mux_to_PC[7].OUTPUTSELECT
jump => wire_Mux_to_PC[6].OUTPUTSELECT
jump => wire_Mux_to_PC[5].OUTPUTSELECT
jump => wire_Mux_to_PC[4].OUTPUTSELECT
jump => wire_Mux_to_PC[3].OUTPUTSELECT
jump => wire_Mux_to_PC[2].OUTPUTSELECT
jump => wire_Mux_to_PC[1].OUTPUTSELECT
jump => wire_Mux_to_PC[0].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[31].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[30].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[29].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[28].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[27].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[26].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[25].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[24].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[23].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[22].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[21].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[20].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[19].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[18].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[17].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[16].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[15].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[14].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[13].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[12].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[11].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[10].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[9].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[8].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[7].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[6].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[5].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[4].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[3].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[2].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[1].OUTPUTSELECT
jumpR => wire_Mux_jump_jumpR_to_PC[0].OUTPUTSELECT
jump_addr[0] => wire_Mux_jump_jumpR_to_PC[0].DATAB
jump_addr[1] => wire_Mux_jump_jumpR_to_PC[1].DATAB
jump_addr[2] => wire_Mux_jump_jumpR_to_PC[2].DATAB
jump_addr[3] => wire_Mux_jump_jumpR_to_PC[3].DATAB
jump_addr[4] => wire_Mux_jump_jumpR_to_PC[4].DATAB
jump_addr[5] => wire_Mux_jump_jumpR_to_PC[5].DATAB
jump_addr[6] => wire_Mux_jump_jumpR_to_PC[6].DATAB
jump_addr[7] => wire_Mux_jump_jumpR_to_PC[7].DATAB
jump_addr[8] => wire_Mux_jump_jumpR_to_PC[8].DATAB
jump_addr[9] => wire_Mux_jump_jumpR_to_PC[9].DATAB
jump_addr[10] => wire_Mux_jump_jumpR_to_PC[10].DATAB
jump_addr[11] => wire_Mux_jump_jumpR_to_PC[11].DATAB
jump_addr[12] => wire_Mux_jump_jumpR_to_PC[12].DATAB
jump_addr[13] => wire_Mux_jump_jumpR_to_PC[13].DATAB
jump_addr[14] => wire_Mux_jump_jumpR_to_PC[14].DATAB
jump_addr[15] => wire_Mux_jump_jumpR_to_PC[15].DATAB
jump_addr[16] => wire_Mux_jump_jumpR_to_PC[16].DATAB
jump_addr[17] => wire_Mux_jump_jumpR_to_PC[17].DATAB
jump_addr[18] => wire_Mux_jump_jumpR_to_PC[18].DATAB
jump_addr[19] => wire_Mux_jump_jumpR_to_PC[19].DATAB
jump_addr[20] => wire_Mux_jump_jumpR_to_PC[20].DATAB
jump_addr[21] => wire_Mux_jump_jumpR_to_PC[21].DATAB
jump_addr[22] => wire_Mux_jump_jumpR_to_PC[22].DATAB
jump_addr[23] => wire_Mux_jump_jumpR_to_PC[23].DATAB
jump_addr[24] => wire_Mux_jump_jumpR_to_PC[24].DATAB
jump_addr[25] => wire_Mux_jump_jumpR_to_PC[25].DATAB
jump_addr[26] => wire_Mux_jump_jumpR_to_PC[26].DATAB
jump_addr[27] => wire_Mux_jump_jumpR_to_PC[27].DATAB
jump_addr[28] => wire_Mux_jump_jumpR_to_PC[28].DATAB
jump_addr[29] => wire_Mux_jump_jumpR_to_PC[29].DATAB
jump_addr[30] => wire_Mux_jump_jumpR_to_PC[30].DATAB
jump_addr[31] => wire_Mux_jump_jumpR_to_PC[31].DATAB
jumpR_addr[0] => wire_Mux_jump_jumpR_to_PC[0].DATAA
jumpR_addr[1] => wire_Mux_jump_jumpR_to_PC[1].DATAA
jumpR_addr[2] => wire_Mux_jump_jumpR_to_PC[2].DATAA
jumpR_addr[3] => wire_Mux_jump_jumpR_to_PC[3].DATAA
jumpR_addr[4] => wire_Mux_jump_jumpR_to_PC[4].DATAA
jumpR_addr[5] => wire_Mux_jump_jumpR_to_PC[5].DATAA
jumpR_addr[6] => wire_Mux_jump_jumpR_to_PC[6].DATAA
jumpR_addr[7] => wire_Mux_jump_jumpR_to_PC[7].DATAA
jumpR_addr[8] => wire_Mux_jump_jumpR_to_PC[8].DATAA
jumpR_addr[9] => wire_Mux_jump_jumpR_to_PC[9].DATAA
jumpR_addr[10] => wire_Mux_jump_jumpR_to_PC[10].DATAA
jumpR_addr[11] => wire_Mux_jump_jumpR_to_PC[11].DATAA
jumpR_addr[12] => wire_Mux_jump_jumpR_to_PC[12].DATAA
jumpR_addr[13] => wire_Mux_jump_jumpR_to_PC[13].DATAA
jumpR_addr[14] => wire_Mux_jump_jumpR_to_PC[14].DATAA
jumpR_addr[15] => wire_Mux_jump_jumpR_to_PC[15].DATAA
jumpR_addr[16] => wire_Mux_jump_jumpR_to_PC[16].DATAA
jumpR_addr[17] => wire_Mux_jump_jumpR_to_PC[17].DATAA
jumpR_addr[18] => wire_Mux_jump_jumpR_to_PC[18].DATAA
jumpR_addr[19] => wire_Mux_jump_jumpR_to_PC[19].DATAA
jumpR_addr[20] => wire_Mux_jump_jumpR_to_PC[20].DATAA
jumpR_addr[21] => wire_Mux_jump_jumpR_to_PC[21].DATAA
jumpR_addr[22] => wire_Mux_jump_jumpR_to_PC[22].DATAA
jumpR_addr[23] => wire_Mux_jump_jumpR_to_PC[23].DATAA
jumpR_addr[24] => wire_Mux_jump_jumpR_to_PC[24].DATAA
jumpR_addr[25] => wire_Mux_jump_jumpR_to_PC[25].DATAA
jumpR_addr[26] => wire_Mux_jump_jumpR_to_PC[26].DATAA
jumpR_addr[27] => wire_Mux_jump_jumpR_to_PC[27].DATAA
jumpR_addr[28] => wire_Mux_jump_jumpR_to_PC[28].DATAA
jumpR_addr[29] => wire_Mux_jump_jumpR_to_PC[29].DATAA
jumpR_addr[30] => wire_Mux_jump_jumpR_to_PC[30].DATAA
jumpR_addr[31] => wire_Mux_jump_jumpR_to_PC[31].DATAA
PC_4[0] <= PC:PC_inst1.q[0]
PC_4[1] <= PC:PC_inst1.q[1]
PC_4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao[0] <= MemI:MemI_inst1.q[0]
Instrucao[1] <= MemI:MemI_inst1.q[1]
Instrucao[2] <= MemI:MemI_inst1.q[2]
Instrucao[3] <= MemI:MemI_inst1.q[3]
Instrucao[4] <= MemI:MemI_inst1.q[4]
Instrucao[5] <= MemI:MemI_inst1.q[5]
Instrucao[6] <= MemI:MemI_inst1.q[6]
Instrucao[7] <= MemI:MemI_inst1.q[7]
Instrucao[8] <= MemI:MemI_inst1.q[8]
Instrucao[9] <= MemI:MemI_inst1.q[9]
Instrucao[10] <= MemI:MemI_inst1.q[10]
Instrucao[11] <= MemI:MemI_inst1.q[11]
Instrucao[12] <= MemI:MemI_inst1.q[12]
Instrucao[13] <= MemI:MemI_inst1.q[13]
Instrucao[14] <= MemI:MemI_inst1.q[14]
Instrucao[15] <= MemI:MemI_inst1.q[15]
Instrucao[16] <= MemI:MemI_inst1.q[16]
Instrucao[17] <= MemI:MemI_inst1.q[17]
Instrucao[18] <= MemI:MemI_inst1.q[18]
Instrucao[19] <= MemI:MemI_inst1.q[19]
Instrucao[20] <= MemI:MemI_inst1.q[20]
Instrucao[21] <= MemI:MemI_inst1.q[21]
Instrucao[22] <= MemI:MemI_inst1.q[22]
Instrucao[23] <= MemI:MemI_inst1.q[23]
Instrucao[24] <= MemI:MemI_inst1.q[24]
Instrucao[25] <= MemI:MemI_inst1.q[25]
Instrucao[26] <= MemI:MemI_inst1.q[26]
Instrucao[27] <= MemI:MemI_inst1.q[27]
Instrucao[28] <= MemI:MemI_inst1.q[28]
Instrucao[29] <= MemI:MemI_inst1.q[29]
Instrucao[30] <= MemI:MemI_inst1.q[30]
Instrucao[31] <= MemI:MemI_inst1.q[31]


|MIPS|FETCH:FETCH_inst1|PC:PC_inst1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|FETCH:FETCH_inst1|MemI:MemI_inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|MIPS|FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_ohg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ohg1:auto_generated.data_a[0]
data_a[1] => altsyncram_ohg1:auto_generated.data_a[1]
data_a[2] => altsyncram_ohg1:auto_generated.data_a[2]
data_a[3] => altsyncram_ohg1:auto_generated.data_a[3]
data_a[4] => altsyncram_ohg1:auto_generated.data_a[4]
data_a[5] => altsyncram_ohg1:auto_generated.data_a[5]
data_a[6] => altsyncram_ohg1:auto_generated.data_a[6]
data_a[7] => altsyncram_ohg1:auto_generated.data_a[7]
data_a[8] => altsyncram_ohg1:auto_generated.data_a[8]
data_a[9] => altsyncram_ohg1:auto_generated.data_a[9]
data_a[10] => altsyncram_ohg1:auto_generated.data_a[10]
data_a[11] => altsyncram_ohg1:auto_generated.data_a[11]
data_a[12] => altsyncram_ohg1:auto_generated.data_a[12]
data_a[13] => altsyncram_ohg1:auto_generated.data_a[13]
data_a[14] => altsyncram_ohg1:auto_generated.data_a[14]
data_a[15] => altsyncram_ohg1:auto_generated.data_a[15]
data_a[16] => altsyncram_ohg1:auto_generated.data_a[16]
data_a[17] => altsyncram_ohg1:auto_generated.data_a[17]
data_a[18] => altsyncram_ohg1:auto_generated.data_a[18]
data_a[19] => altsyncram_ohg1:auto_generated.data_a[19]
data_a[20] => altsyncram_ohg1:auto_generated.data_a[20]
data_a[21] => altsyncram_ohg1:auto_generated.data_a[21]
data_a[22] => altsyncram_ohg1:auto_generated.data_a[22]
data_a[23] => altsyncram_ohg1:auto_generated.data_a[23]
data_a[24] => altsyncram_ohg1:auto_generated.data_a[24]
data_a[25] => altsyncram_ohg1:auto_generated.data_a[25]
data_a[26] => altsyncram_ohg1:auto_generated.data_a[26]
data_a[27] => altsyncram_ohg1:auto_generated.data_a[27]
data_a[28] => altsyncram_ohg1:auto_generated.data_a[28]
data_a[29] => altsyncram_ohg1:auto_generated.data_a[29]
data_a[30] => altsyncram_ohg1:auto_generated.data_a[30]
data_a[31] => altsyncram_ohg1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ohg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ohg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ohg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ohg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ohg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ohg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ohg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ohg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ohg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ohg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ohg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ohg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ohg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ohg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ohg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ohg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ohg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ohg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ohg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ohg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ohg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ohg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ohg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ohg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ohg1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ohg1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ohg1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ohg1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ohg1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ohg1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ohg1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ohg1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ohg1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ohg1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ohg1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ohg1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ohg1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ohg1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ohg1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ohg1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ohg1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS|FETCH:FETCH_inst1|MemI:MemI_inst1|altsyncram:altsyncram_component|altsyncram_ohg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|MIPS|IF_ID:IF_ID_inst1
clk => Instrucao_out[0]~reg0.CLK
clk => Instrucao_out[1]~reg0.CLK
clk => Instrucao_out[2]~reg0.CLK
clk => Instrucao_out[3]~reg0.CLK
clk => Instrucao_out[4]~reg0.CLK
clk => Instrucao_out[5]~reg0.CLK
clk => Instrucao_out[6]~reg0.CLK
clk => Instrucao_out[7]~reg0.CLK
clk => Instrucao_out[8]~reg0.CLK
clk => Instrucao_out[9]~reg0.CLK
clk => Instrucao_out[10]~reg0.CLK
clk => Instrucao_out[11]~reg0.CLK
clk => Instrucao_out[12]~reg0.CLK
clk => Instrucao_out[13]~reg0.CLK
clk => Instrucao_out[14]~reg0.CLK
clk => Instrucao_out[15]~reg0.CLK
clk => Instrucao_out[16]~reg0.CLK
clk => Instrucao_out[17]~reg0.CLK
clk => Instrucao_out[18]~reg0.CLK
clk => Instrucao_out[19]~reg0.CLK
clk => Instrucao_out[20]~reg0.CLK
clk => Instrucao_out[21]~reg0.CLK
clk => Instrucao_out[22]~reg0.CLK
clk => Instrucao_out[23]~reg0.CLK
clk => Instrucao_out[24]~reg0.CLK
clk => Instrucao_out[25]~reg0.CLK
clk => Instrucao_out[26]~reg0.CLK
clk => Instrucao_out[27]~reg0.CLK
clk => Instrucao_out[28]~reg0.CLK
clk => Instrucao_out[29]~reg0.CLK
clk => Instrucao_out[30]~reg0.CLK
clk => Instrucao_out[31]~reg0.CLK
clk => PC_4_out[0]~reg0.CLK
clk => PC_4_out[1]~reg0.CLK
clk => PC_4_out[2]~reg0.CLK
clk => PC_4_out[3]~reg0.CLK
clk => PC_4_out[4]~reg0.CLK
clk => PC_4_out[5]~reg0.CLK
clk => PC_4_out[6]~reg0.CLK
clk => PC_4_out[7]~reg0.CLK
clk => PC_4_out[8]~reg0.CLK
clk => PC_4_out[9]~reg0.CLK
clk => PC_4_out[10]~reg0.CLK
clk => PC_4_out[11]~reg0.CLK
clk => PC_4_out[12]~reg0.CLK
clk => PC_4_out[13]~reg0.CLK
clk => PC_4_out[14]~reg0.CLK
clk => PC_4_out[15]~reg0.CLK
clk => PC_4_out[16]~reg0.CLK
clk => PC_4_out[17]~reg0.CLK
clk => PC_4_out[18]~reg0.CLK
clk => PC_4_out[19]~reg0.CLK
clk => PC_4_out[20]~reg0.CLK
clk => PC_4_out[21]~reg0.CLK
clk => PC_4_out[22]~reg0.CLK
clk => PC_4_out[23]~reg0.CLK
clk => PC_4_out[24]~reg0.CLK
clk => PC_4_out[25]~reg0.CLK
clk => PC_4_out[26]~reg0.CLK
clk => PC_4_out[27]~reg0.CLK
clk => PC_4_out[28]~reg0.CLK
clk => PC_4_out[29]~reg0.CLK
clk => PC_4_out[30]~reg0.CLK
clk => PC_4_out[31]~reg0.CLK
PC_4[0] => PC_4_out[0]~reg0.DATAIN
PC_4[1] => PC_4_out[1]~reg0.DATAIN
PC_4[2] => PC_4_out[2]~reg0.DATAIN
PC_4[3] => PC_4_out[3]~reg0.DATAIN
PC_4[4] => PC_4_out[4]~reg0.DATAIN
PC_4[5] => PC_4_out[5]~reg0.DATAIN
PC_4[6] => PC_4_out[6]~reg0.DATAIN
PC_4[7] => PC_4_out[7]~reg0.DATAIN
PC_4[8] => PC_4_out[8]~reg0.DATAIN
PC_4[9] => PC_4_out[9]~reg0.DATAIN
PC_4[10] => PC_4_out[10]~reg0.DATAIN
PC_4[11] => PC_4_out[11]~reg0.DATAIN
PC_4[12] => PC_4_out[12]~reg0.DATAIN
PC_4[13] => PC_4_out[13]~reg0.DATAIN
PC_4[14] => PC_4_out[14]~reg0.DATAIN
PC_4[15] => PC_4_out[15]~reg0.DATAIN
PC_4[16] => PC_4_out[16]~reg0.DATAIN
PC_4[17] => PC_4_out[17]~reg0.DATAIN
PC_4[18] => PC_4_out[18]~reg0.DATAIN
PC_4[19] => PC_4_out[19]~reg0.DATAIN
PC_4[20] => PC_4_out[20]~reg0.DATAIN
PC_4[21] => PC_4_out[21]~reg0.DATAIN
PC_4[22] => PC_4_out[22]~reg0.DATAIN
PC_4[23] => PC_4_out[23]~reg0.DATAIN
PC_4[24] => PC_4_out[24]~reg0.DATAIN
PC_4[25] => PC_4_out[25]~reg0.DATAIN
PC_4[26] => PC_4_out[26]~reg0.DATAIN
PC_4[27] => PC_4_out[27]~reg0.DATAIN
PC_4[28] => PC_4_out[28]~reg0.DATAIN
PC_4[29] => PC_4_out[29]~reg0.DATAIN
PC_4[30] => PC_4_out[30]~reg0.DATAIN
PC_4[31] => PC_4_out[31]~reg0.DATAIN
Instrucao[0] => Instrucao_out[0]~reg0.DATAIN
Instrucao[1] => Instrucao_out[1]~reg0.DATAIN
Instrucao[2] => Instrucao_out[2]~reg0.DATAIN
Instrucao[3] => Instrucao_out[3]~reg0.DATAIN
Instrucao[4] => Instrucao_out[4]~reg0.DATAIN
Instrucao[5] => Instrucao_out[5]~reg0.DATAIN
Instrucao[6] => Instrucao_out[6]~reg0.DATAIN
Instrucao[7] => Instrucao_out[7]~reg0.DATAIN
Instrucao[8] => Instrucao_out[8]~reg0.DATAIN
Instrucao[9] => Instrucao_out[9]~reg0.DATAIN
Instrucao[10] => Instrucao_out[10]~reg0.DATAIN
Instrucao[11] => Instrucao_out[11]~reg0.DATAIN
Instrucao[12] => Instrucao_out[12]~reg0.DATAIN
Instrucao[13] => Instrucao_out[13]~reg0.DATAIN
Instrucao[14] => Instrucao_out[14]~reg0.DATAIN
Instrucao[15] => Instrucao_out[15]~reg0.DATAIN
Instrucao[16] => Instrucao_out[16]~reg0.DATAIN
Instrucao[17] => Instrucao_out[17]~reg0.DATAIN
Instrucao[18] => Instrucao_out[18]~reg0.DATAIN
Instrucao[19] => Instrucao_out[19]~reg0.DATAIN
Instrucao[20] => Instrucao_out[20]~reg0.DATAIN
Instrucao[21] => Instrucao_out[21]~reg0.DATAIN
Instrucao[22] => Instrucao_out[22]~reg0.DATAIN
Instrucao[23] => Instrucao_out[23]~reg0.DATAIN
Instrucao[24] => Instrucao_out[24]~reg0.DATAIN
Instrucao[25] => Instrucao_out[25]~reg0.DATAIN
Instrucao[26] => Instrucao_out[26]~reg0.DATAIN
Instrucao[27] => Instrucao_out[27]~reg0.DATAIN
Instrucao[28] => Instrucao_out[28]~reg0.DATAIN
Instrucao[29] => Instrucao_out[29]~reg0.DATAIN
Instrucao[30] => Instrucao_out[30]~reg0.DATAIN
Instrucao[31] => Instrucao_out[31]~reg0.DATAIN
PC_4_out[0] <= PC_4_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[1] <= PC_4_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[2] <= PC_4_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[3] <= PC_4_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[4] <= PC_4_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[5] <= PC_4_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[6] <= PC_4_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[7] <= PC_4_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[8] <= PC_4_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[9] <= PC_4_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[10] <= PC_4_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[11] <= PC_4_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[12] <= PC_4_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[13] <= PC_4_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[14] <= PC_4_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[15] <= PC_4_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[16] <= PC_4_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[17] <= PC_4_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[18] <= PC_4_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[19] <= PC_4_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[20] <= PC_4_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[21] <= PC_4_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[22] <= PC_4_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[23] <= PC_4_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[24] <= PC_4_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[25] <= PC_4_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[26] <= PC_4_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[27] <= PC_4_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[28] <= PC_4_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[29] <= PC_4_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[30] <= PC_4_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[31] <= PC_4_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[0] <= Instrucao_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[1] <= Instrucao_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[2] <= Instrucao_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[3] <= Instrucao_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[4] <= Instrucao_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[5] <= Instrucao_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[6] <= Instrucao_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[7] <= Instrucao_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[8] <= Instrucao_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[9] <= Instrucao_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[10] <= Instrucao_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[11] <= Instrucao_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[12] <= Instrucao_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[13] <= Instrucao_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[14] <= Instrucao_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[15] <= Instrucao_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[16] <= Instrucao_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[17] <= Instrucao_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[18] <= Instrucao_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[19] <= Instrucao_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[20] <= Instrucao_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[21] <= Instrucao_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[22] <= Instrucao_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[23] <= Instrucao_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[24] <= Instrucao_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[25] <= Instrucao_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[26] <= Instrucao_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[27] <= Instrucao_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[28] <= Instrucao_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[29] <= Instrucao_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[30] <= Instrucao_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instrucao_out[31] <= Instrucao_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|DECODE:DECODE_inst1
clk => Breg:Breg_inst1.clk
Instrucao[0] => Controle:Controle_inst1.Instrucao[0]
Instrucao[0] => Immediate[0].DATAIN
Instrucao[0] => JumpAddr[2].DATAIN
Instrucao[1] => Controle:Controle_inst1.Instrucao[1]
Instrucao[1] => Immediate[1].DATAIN
Instrucao[1] => JumpAddr[3].DATAIN
Instrucao[2] => Controle:Controle_inst1.Instrucao[2]
Instrucao[2] => Immediate[2].DATAIN
Instrucao[2] => JumpAddr[4].DATAIN
Instrucao[3] => Controle:Controle_inst1.Instrucao[3]
Instrucao[3] => Immediate[3].DATAIN
Instrucao[3] => JumpAddr[5].DATAIN
Instrucao[4] => Controle:Controle_inst1.Instrucao[4]
Instrucao[4] => Immediate[4].DATAIN
Instrucao[4] => JumpAddr[6].DATAIN
Instrucao[5] => Controle:Controle_inst1.Instrucao[5]
Instrucao[5] => Immediate[5].DATAIN
Instrucao[5] => JumpAddr[7].DATAIN
Instrucao[6] => Controle:Controle_inst1.Instrucao[6]
Instrucao[6] => Immediate[6].DATAIN
Instrucao[6] => JumpAddr[8].DATAIN
Instrucao[7] => Controle:Controle_inst1.Instrucao[7]
Instrucao[7] => Immediate[7].DATAIN
Instrucao[7] => JumpAddr[9].DATAIN
Instrucao[8] => Controle:Controle_inst1.Instrucao[8]
Instrucao[8] => Immediate[8].DATAIN
Instrucao[8] => JumpAddr[10].DATAIN
Instrucao[9] => Controle:Controle_inst1.Instrucao[9]
Instrucao[9] => Immediate[9].DATAIN
Instrucao[9] => JumpAddr[11].DATAIN
Instrucao[10] => Controle:Controle_inst1.Instrucao[10]
Instrucao[10] => Immediate[10].DATAIN
Instrucao[10] => JumpAddr[12].DATAIN
Instrucao[11] => Controle:Controle_inst1.Instrucao[11]
Instrucao[11] => Immediate[11].DATAIN
Instrucao[11] => rd[0].DATAIN
Instrucao[11] => JumpAddr[13].DATAIN
Instrucao[12] => Controle:Controle_inst1.Instrucao[12]
Instrucao[12] => Immediate[12].DATAIN
Instrucao[12] => rd[1].DATAIN
Instrucao[12] => JumpAddr[14].DATAIN
Instrucao[13] => Controle:Controle_inst1.Instrucao[13]
Instrucao[13] => Immediate[13].DATAIN
Instrucao[13] => rd[2].DATAIN
Instrucao[13] => JumpAddr[15].DATAIN
Instrucao[14] => Controle:Controle_inst1.Instrucao[14]
Instrucao[14] => Immediate[14].DATAIN
Instrucao[14] => rd[3].DATAIN
Instrucao[14] => JumpAddr[16].DATAIN
Instrucao[15] => Controle:Controle_inst1.Instrucao[15]
Instrucao[15] => Immediate[31].DATAIN
Instrucao[15] => Immediate[30].DATAIN
Instrucao[15] => Immediate[29].DATAIN
Instrucao[15] => Immediate[28].DATAIN
Instrucao[15] => Immediate[27].DATAIN
Instrucao[15] => Immediate[26].DATAIN
Instrucao[15] => Immediate[25].DATAIN
Instrucao[15] => Immediate[24].DATAIN
Instrucao[15] => Immediate[23].DATAIN
Instrucao[15] => Immediate[22].DATAIN
Instrucao[15] => Immediate[21].DATAIN
Instrucao[15] => Immediate[20].DATAIN
Instrucao[15] => Immediate[19].DATAIN
Instrucao[15] => Immediate[18].DATAIN
Instrucao[15] => Immediate[17].DATAIN
Instrucao[15] => Immediate[16].DATAIN
Instrucao[15] => Immediate[15].DATAIN
Instrucao[15] => rd[4].DATAIN
Instrucao[15] => JumpAddr[17].DATAIN
Instrucao[16] => Breg:Breg_inst1.raddr2[0]
Instrucao[16] => Controle:Controle_inst1.Instrucao[16]
Instrucao[16] => rt[0].DATAIN
Instrucao[16] => JumpAddr[18].DATAIN
Instrucao[17] => Breg:Breg_inst1.raddr2[1]
Instrucao[17] => Controle:Controle_inst1.Instrucao[17]
Instrucao[17] => rt[1].DATAIN
Instrucao[17] => JumpAddr[19].DATAIN
Instrucao[18] => Breg:Breg_inst1.raddr2[2]
Instrucao[18] => Controle:Controle_inst1.Instrucao[18]
Instrucao[18] => rt[2].DATAIN
Instrucao[18] => JumpAddr[20].DATAIN
Instrucao[19] => Breg:Breg_inst1.raddr2[3]
Instrucao[19] => Controle:Controle_inst1.Instrucao[19]
Instrucao[19] => rt[3].DATAIN
Instrucao[19] => JumpAddr[21].DATAIN
Instrucao[20] => Breg:Breg_inst1.raddr2[4]
Instrucao[20] => Controle:Controle_inst1.Instrucao[20]
Instrucao[20] => rt[4].DATAIN
Instrucao[20] => JumpAddr[22].DATAIN
Instrucao[21] => Breg:Breg_inst1.raddr1[0]
Instrucao[21] => Controle:Controle_inst1.Instrucao[21]
Instrucao[21] => JumpAddr[23].DATAIN
Instrucao[22] => Breg:Breg_inst1.raddr1[1]
Instrucao[22] => Controle:Controle_inst1.Instrucao[22]
Instrucao[22] => JumpAddr[24].DATAIN
Instrucao[23] => Breg:Breg_inst1.raddr1[2]
Instrucao[23] => Controle:Controle_inst1.Instrucao[23]
Instrucao[23] => JumpAddr[25].DATAIN
Instrucao[24] => Breg:Breg_inst1.raddr1[3]
Instrucao[24] => Controle:Controle_inst1.Instrucao[24]
Instrucao[24] => JumpAddr[26].DATAIN
Instrucao[25] => Breg:Breg_inst1.raddr1[4]
Instrucao[25] => Controle:Controle_inst1.Instrucao[25]
Instrucao[25] => JumpAddr[27].DATAIN
Instrucao[26] => Controle:Controle_inst1.Instrucao[26]
Instrucao[27] => Controle:Controle_inst1.Instrucao[27]
Instrucao[28] => Controle:Controle_inst1.Instrucao[28]
Instrucao[29] => Controle:Controle_inst1.Instrucao[29]
Instrucao[30] => Controle:Controle_inst1.Instrucao[30]
Instrucao[31] => Controle:Controle_inst1.Instrucao[31]
wraddr[0] => Breg:Breg_inst1.wraddr[0]
wraddr[1] => Breg:Breg_inst1.wraddr[1]
wraddr[2] => Breg:Breg_inst1.wraddr[2]
wraddr[3] => Breg:Breg_inst1.wraddr[3]
wraddr[4] => Breg:Breg_inst1.wraddr[4]
wrdata[0] => Breg:Breg_inst1.wrdata[0]
wrdata[1] => Breg:Breg_inst1.wrdata[1]
wrdata[2] => Breg:Breg_inst1.wrdata[2]
wrdata[3] => Breg:Breg_inst1.wrdata[3]
wrdata[4] => Breg:Breg_inst1.wrdata[4]
wrdata[5] => Breg:Breg_inst1.wrdata[5]
wrdata[6] => Breg:Breg_inst1.wrdata[6]
wrdata[7] => Breg:Breg_inst1.wrdata[7]
wrdata[8] => Breg:Breg_inst1.wrdata[8]
wrdata[9] => Breg:Breg_inst1.wrdata[9]
wrdata[10] => Breg:Breg_inst1.wrdata[10]
wrdata[11] => Breg:Breg_inst1.wrdata[11]
wrdata[12] => Breg:Breg_inst1.wrdata[12]
wrdata[13] => Breg:Breg_inst1.wrdata[13]
wrdata[14] => Breg:Breg_inst1.wrdata[14]
wrdata[15] => Breg:Breg_inst1.wrdata[15]
wrdata[16] => Breg:Breg_inst1.wrdata[16]
wrdata[17] => Breg:Breg_inst1.wrdata[17]
wrdata[18] => Breg:Breg_inst1.wrdata[18]
wrdata[19] => Breg:Breg_inst1.wrdata[19]
wrdata[20] => Breg:Breg_inst1.wrdata[20]
wrdata[21] => Breg:Breg_inst1.wrdata[21]
wrdata[22] => Breg:Breg_inst1.wrdata[22]
wrdata[23] => Breg:Breg_inst1.wrdata[23]
wrdata[24] => Breg:Breg_inst1.wrdata[24]
wrdata[25] => Breg:Breg_inst1.wrdata[25]
wrdata[26] => Breg:Breg_inst1.wrdata[26]
wrdata[27] => Breg:Breg_inst1.wrdata[27]
wrdata[28] => Breg:Breg_inst1.wrdata[28]
wrdata[29] => Breg:Breg_inst1.wrdata[29]
wrdata[30] => Breg:Breg_inst1.wrdata[30]
wrdata[31] => Breg:Breg_inst1.wrdata[31]
EscreveReg => Breg:Breg_inst1.wren
PC_4[0] => JumpAddr[28].DATAIN
PC_4[1] => JumpAddr[29].DATAIN
PC_4[2] => JumpAddr[30].DATAIN
PC_4[3] => JumpAddr[31].DATAIN
OpALU_EX[0] <= Controle:Controle_inst1.OpALU[0]
OpALU_EX[1] <= Controle:Controle_inst1.OpALU[1]
OpALU_EX[2] <= Controle:Controle_inst1.OpALU[2]
OrigAluA_EX <= Controle:Controle_inst1.OrigAluA
OrigAluB_EX <= Controle:Controle_inst1.OrigAluB
RegDst_EX[0] <= Controle:Controle_inst1.RegDst[0]
RegDst_EX[1] <= Controle:Controle_inst1.RegDst[1]
Branch_MEM <= Controle:Controle_inst1.Branch
BranchNot_MEM <= Controle:Controle_inst1.BranchNot
EscreveMem_MEM <= Controle:Controle_inst1.EscreveMem
EscreveReg_WB <= Controle:Controle_inst1.EscreveReg
MemparaReg_WB[0] <= Controle:Controle_inst1.MemparaReg[0]
MemparaReg_WB[1] <= Controle:Controle_inst1.MemparaReg[1]
jump_F <= Controle:Controle_inst1.Jump
jumpR_F <= Controle:Controle_inst1.JumpR
Immediate[0] <= Instrucao[0].DB_MAX_OUTPUT_PORT_TYPE
Immediate[1] <= Instrucao[1].DB_MAX_OUTPUT_PORT_TYPE
Immediate[2] <= Instrucao[2].DB_MAX_OUTPUT_PORT_TYPE
Immediate[3] <= Instrucao[3].DB_MAX_OUTPUT_PORT_TYPE
Immediate[4] <= Instrucao[4].DB_MAX_OUTPUT_PORT_TYPE
Immediate[5] <= Instrucao[5].DB_MAX_OUTPUT_PORT_TYPE
Immediate[6] <= Instrucao[6].DB_MAX_OUTPUT_PORT_TYPE
Immediate[7] <= Instrucao[7].DB_MAX_OUTPUT_PORT_TYPE
Immediate[8] <= Instrucao[8].DB_MAX_OUTPUT_PORT_TYPE
Immediate[9] <= Instrucao[9].DB_MAX_OUTPUT_PORT_TYPE
Immediate[10] <= Instrucao[10].DB_MAX_OUTPUT_PORT_TYPE
Immediate[11] <= Instrucao[11].DB_MAX_OUTPUT_PORT_TYPE
Immediate[12] <= Instrucao[12].DB_MAX_OUTPUT_PORT_TYPE
Immediate[13] <= Instrucao[13].DB_MAX_OUTPUT_PORT_TYPE
Immediate[14] <= Instrucao[14].DB_MAX_OUTPUT_PORT_TYPE
Immediate[15] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[16] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[17] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[18] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[19] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[20] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[21] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[22] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[23] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[24] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[25] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[26] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[27] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[28] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[29] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[30] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Immediate[31] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= Instrucao[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= Instrucao[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= Instrucao[18].DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= Instrucao[19].DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= Instrucao[20].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= Instrucao[11].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= Instrucao[12].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= Instrucao[13].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= Instrucao[14].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
reg1[0] <= Breg:Breg_inst1.r1[0]
reg1[1] <= Breg:Breg_inst1.r1[1]
reg1[2] <= Breg:Breg_inst1.r1[2]
reg1[3] <= Breg:Breg_inst1.r1[3]
reg1[4] <= Breg:Breg_inst1.r1[4]
reg1[5] <= Breg:Breg_inst1.r1[5]
reg1[6] <= Breg:Breg_inst1.r1[6]
reg1[7] <= Breg:Breg_inst1.r1[7]
reg1[8] <= Breg:Breg_inst1.r1[8]
reg1[9] <= Breg:Breg_inst1.r1[9]
reg1[10] <= Breg:Breg_inst1.r1[10]
reg1[11] <= Breg:Breg_inst1.r1[11]
reg1[12] <= Breg:Breg_inst1.r1[12]
reg1[13] <= Breg:Breg_inst1.r1[13]
reg1[14] <= Breg:Breg_inst1.r1[14]
reg1[15] <= Breg:Breg_inst1.r1[15]
reg1[16] <= Breg:Breg_inst1.r1[16]
reg1[17] <= Breg:Breg_inst1.r1[17]
reg1[18] <= Breg:Breg_inst1.r1[18]
reg1[19] <= Breg:Breg_inst1.r1[19]
reg1[20] <= Breg:Breg_inst1.r1[20]
reg1[21] <= Breg:Breg_inst1.r1[21]
reg1[22] <= Breg:Breg_inst1.r1[22]
reg1[23] <= Breg:Breg_inst1.r1[23]
reg1[24] <= Breg:Breg_inst1.r1[24]
reg1[25] <= Breg:Breg_inst1.r1[25]
reg1[26] <= Breg:Breg_inst1.r1[26]
reg1[27] <= Breg:Breg_inst1.r1[27]
reg1[28] <= Breg:Breg_inst1.r1[28]
reg1[29] <= Breg:Breg_inst1.r1[29]
reg1[30] <= Breg:Breg_inst1.r1[30]
reg1[31] <= Breg:Breg_inst1.r1[31]
reg2[0] <= Breg:Breg_inst1.r2[0]
reg2[1] <= Breg:Breg_inst1.r2[1]
reg2[2] <= Breg:Breg_inst1.r2[2]
reg2[3] <= Breg:Breg_inst1.r2[3]
reg2[4] <= Breg:Breg_inst1.r2[4]
reg2[5] <= Breg:Breg_inst1.r2[5]
reg2[6] <= Breg:Breg_inst1.r2[6]
reg2[7] <= Breg:Breg_inst1.r2[7]
reg2[8] <= Breg:Breg_inst1.r2[8]
reg2[9] <= Breg:Breg_inst1.r2[9]
reg2[10] <= Breg:Breg_inst1.r2[10]
reg2[11] <= Breg:Breg_inst1.r2[11]
reg2[12] <= Breg:Breg_inst1.r2[12]
reg2[13] <= Breg:Breg_inst1.r2[13]
reg2[14] <= Breg:Breg_inst1.r2[14]
reg2[15] <= Breg:Breg_inst1.r2[15]
reg2[16] <= Breg:Breg_inst1.r2[16]
reg2[17] <= Breg:Breg_inst1.r2[17]
reg2[18] <= Breg:Breg_inst1.r2[18]
reg2[19] <= Breg:Breg_inst1.r2[19]
reg2[20] <= Breg:Breg_inst1.r2[20]
reg2[21] <= Breg:Breg_inst1.r2[21]
reg2[22] <= Breg:Breg_inst1.r2[22]
reg2[23] <= Breg:Breg_inst1.r2[23]
reg2[24] <= Breg:Breg_inst1.r2[24]
reg2[25] <= Breg:Breg_inst1.r2[25]
reg2[26] <= Breg:Breg_inst1.r2[26]
reg2[27] <= Breg:Breg_inst1.r2[27]
reg2[28] <= Breg:Breg_inst1.r2[28]
reg2[29] <= Breg:Breg_inst1.r2[29]
reg2[30] <= Breg:Breg_inst1.r2[30]
reg2[31] <= Breg:Breg_inst1.r2[31]
JumpAddr[0] <= <GND>
JumpAddr[1] <= <GND>
JumpAddr[2] <= Instrucao[0].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[3] <= Instrucao[1].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[4] <= Instrucao[2].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[5] <= Instrucao[3].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[6] <= Instrucao[4].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[7] <= Instrucao[5].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[8] <= Instrucao[6].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[9] <= Instrucao[7].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[10] <= Instrucao[8].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[11] <= Instrucao[9].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[12] <= Instrucao[10].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[13] <= Instrucao[11].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[14] <= Instrucao[12].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[15] <= Instrucao[13].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[16] <= Instrucao[14].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[17] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[18] <= Instrucao[16].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[19] <= Instrucao[17].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[20] <= Instrucao[18].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[21] <= Instrucao[19].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[22] <= Instrucao[20].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[23] <= Instrucao[21].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[24] <= Instrucao[22].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[25] <= Instrucao[23].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[26] <= Instrucao[24].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[27] <= Instrucao[25].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[28] <= PC_4[0].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[29] <= PC_4[1].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[30] <= PC_4[2].DB_MAX_OUTPUT_PORT_TYPE
JumpAddr[31] <= PC_4[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|DECODE:DECODE_inst1|Breg:Breg_inst1
clk => registrador~37.CLK
clk => registrador~0.CLK
clk => registrador~1.CLK
clk => registrador~2.CLK
clk => registrador~3.CLK
clk => registrador~4.CLK
clk => registrador~5.CLK
clk => registrador~6.CLK
clk => registrador~7.CLK
clk => registrador~8.CLK
clk => registrador~9.CLK
clk => registrador~10.CLK
clk => registrador~11.CLK
clk => registrador~12.CLK
clk => registrador~13.CLK
clk => registrador~14.CLK
clk => registrador~15.CLK
clk => registrador~16.CLK
clk => registrador~17.CLK
clk => registrador~18.CLK
clk => registrador~19.CLK
clk => registrador~20.CLK
clk => registrador~21.CLK
clk => registrador~22.CLK
clk => registrador~23.CLK
clk => registrador~24.CLK
clk => registrador~25.CLK
clk => registrador~26.CLK
clk => registrador~27.CLK
clk => registrador~28.CLK
clk => registrador~29.CLK
clk => registrador~30.CLK
clk => registrador~31.CLK
clk => registrador~32.CLK
clk => registrador~33.CLK
clk => registrador~34.CLK
clk => registrador~35.CLK
clk => registrador~36.CLK
clk => registrador.CLK0
wren => registrador~37.DATAIN
wren => registrador.WE
raddr1[0] => Equal0.IN4
raddr1[0] => registrador.RADDR
raddr1[1] => Equal0.IN3
raddr1[1] => registrador.RADDR1
raddr1[2] => Equal0.IN2
raddr1[2] => registrador.RADDR2
raddr1[3] => Equal0.IN1
raddr1[3] => registrador.RADDR3
raddr1[4] => Equal0.IN0
raddr1[4] => registrador.RADDR4
raddr2[0] => Equal1.IN4
raddr2[0] => registrador.PORTBRADDR
raddr2[1] => Equal1.IN3
raddr2[1] => registrador.PORTBRADDR1
raddr2[2] => Equal1.IN2
raddr2[2] => registrador.PORTBRADDR2
raddr2[3] => Equal1.IN1
raddr2[3] => registrador.PORTBRADDR3
raddr2[4] => Equal1.IN0
raddr2[4] => registrador.PORTBRADDR4
wraddr[0] => registrador~4.DATAIN
wraddr[0] => registrador.WADDR
wraddr[1] => registrador~3.DATAIN
wraddr[1] => registrador.WADDR1
wraddr[2] => registrador~2.DATAIN
wraddr[2] => registrador.WADDR2
wraddr[3] => registrador~1.DATAIN
wraddr[3] => registrador.WADDR3
wraddr[4] => registrador~0.DATAIN
wraddr[4] => registrador.WADDR4
wrdata[0] => registrador~36.DATAIN
wrdata[0] => registrador.DATAIN
wrdata[1] => registrador~35.DATAIN
wrdata[1] => registrador.DATAIN1
wrdata[2] => registrador~34.DATAIN
wrdata[2] => registrador.DATAIN2
wrdata[3] => registrador~33.DATAIN
wrdata[3] => registrador.DATAIN3
wrdata[4] => registrador~32.DATAIN
wrdata[4] => registrador.DATAIN4
wrdata[5] => registrador~31.DATAIN
wrdata[5] => registrador.DATAIN5
wrdata[6] => registrador~30.DATAIN
wrdata[6] => registrador.DATAIN6
wrdata[7] => registrador~29.DATAIN
wrdata[7] => registrador.DATAIN7
wrdata[8] => registrador~28.DATAIN
wrdata[8] => registrador.DATAIN8
wrdata[9] => registrador~27.DATAIN
wrdata[9] => registrador.DATAIN9
wrdata[10] => registrador~26.DATAIN
wrdata[10] => registrador.DATAIN10
wrdata[11] => registrador~25.DATAIN
wrdata[11] => registrador.DATAIN11
wrdata[12] => registrador~24.DATAIN
wrdata[12] => registrador.DATAIN12
wrdata[13] => registrador~23.DATAIN
wrdata[13] => registrador.DATAIN13
wrdata[14] => registrador~22.DATAIN
wrdata[14] => registrador.DATAIN14
wrdata[15] => registrador~21.DATAIN
wrdata[15] => registrador.DATAIN15
wrdata[16] => registrador~20.DATAIN
wrdata[16] => registrador.DATAIN16
wrdata[17] => registrador~19.DATAIN
wrdata[17] => registrador.DATAIN17
wrdata[18] => registrador~18.DATAIN
wrdata[18] => registrador.DATAIN18
wrdata[19] => registrador~17.DATAIN
wrdata[19] => registrador.DATAIN19
wrdata[20] => registrador~16.DATAIN
wrdata[20] => registrador.DATAIN20
wrdata[21] => registrador~15.DATAIN
wrdata[21] => registrador.DATAIN21
wrdata[22] => registrador~14.DATAIN
wrdata[22] => registrador.DATAIN22
wrdata[23] => registrador~13.DATAIN
wrdata[23] => registrador.DATAIN23
wrdata[24] => registrador~12.DATAIN
wrdata[24] => registrador.DATAIN24
wrdata[25] => registrador~11.DATAIN
wrdata[25] => registrador.DATAIN25
wrdata[26] => registrador~10.DATAIN
wrdata[26] => registrador.DATAIN26
wrdata[27] => registrador~9.DATAIN
wrdata[27] => registrador.DATAIN27
wrdata[28] => registrador~8.DATAIN
wrdata[28] => registrador.DATAIN28
wrdata[29] => registrador~7.DATAIN
wrdata[29] => registrador.DATAIN29
wrdata[30] => registrador~6.DATAIN
wrdata[30] => registrador.DATAIN30
wrdata[31] => registrador~5.DATAIN
wrdata[31] => registrador.DATAIN31
r1[0] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[1] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[2] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[3] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[4] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[5] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[6] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[7] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[8] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[9] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[10] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[11] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[12] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[13] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[14] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[15] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[16] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[17] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[18] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[19] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[20] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[21] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[22] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[23] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[24] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[25] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[26] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[27] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[28] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[29] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[30] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r1[31] <= r1.DB_MAX_OUTPUT_PORT_TYPE
r2[0] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[1] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[2] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[3] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[4] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[5] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[6] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[7] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[8] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[9] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[10] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[11] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[12] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[13] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[14] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[15] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[16] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[17] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[18] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[19] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[20] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[21] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[22] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[23] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[24] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[25] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[26] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[27] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[28] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[29] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[30] <= r2.DB_MAX_OUTPUT_PORT_TYPE
r2[31] <= r2.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|DECODE:DECODE_inst1|Controle:Controle_inst1
Instrucao[0] => Equal0.IN4
Instrucao[0] => Equal1.IN5
Instrucao[1] => Equal0.IN3
Instrucao[1] => Equal1.IN3
Instrucao[2] => Equal0.IN2
Instrucao[2] => Equal1.IN2
Instrucao[3] => Equal0.IN5
Instrucao[3] => Equal1.IN4
Instrucao[4] => Equal0.IN1
Instrucao[4] => Equal1.IN1
Instrucao[5] => Equal0.IN0
Instrucao[5] => Equal1.IN0
Instrucao[6] => ~NO_FANOUT~
Instrucao[7] => ~NO_FANOUT~
Instrucao[8] => ~NO_FANOUT~
Instrucao[9] => ~NO_FANOUT~
Instrucao[10] => ~NO_FANOUT~
Instrucao[11] => ~NO_FANOUT~
Instrucao[12] => ~NO_FANOUT~
Instrucao[13] => ~NO_FANOUT~
Instrucao[14] => ~NO_FANOUT~
Instrucao[15] => ~NO_FANOUT~
Instrucao[16] => ~NO_FANOUT~
Instrucao[17] => ~NO_FANOUT~
Instrucao[18] => ~NO_FANOUT~
Instrucao[19] => ~NO_FANOUT~
Instrucao[20] => ~NO_FANOUT~
Instrucao[21] => ~NO_FANOUT~
Instrucao[22] => ~NO_FANOUT~
Instrucao[23] => ~NO_FANOUT~
Instrucao[24] => ~NO_FANOUT~
Instrucao[25] => ~NO_FANOUT~
Instrucao[26] => Mux3.IN69
Instrucao[26] => Mux4.IN69
Instrucao[26] => Mux5.IN69
Instrucao[26] => Mux6.IN69
Instrucao[26] => Mux7.IN69
Instrucao[26] => Mux9.IN69
Instrucao[26] => Mux10.IN69
Instrucao[26] => Mux11.IN69
Instrucao[26] => Mux12.IN69
Instrucao[26] => Mux13.IN69
Instrucao[26] => Mux14.IN69
Instrucao[27] => Mux1.IN19
Instrucao[27] => Mux2.IN10
Instrucao[27] => Mux3.IN68
Instrucao[27] => Mux4.IN68
Instrucao[27] => Mux5.IN68
Instrucao[27] => Mux6.IN68
Instrucao[27] => Mux7.IN68
Instrucao[27] => Mux8.IN36
Instrucao[27] => Mux9.IN68
Instrucao[27] => Mux10.IN68
Instrucao[27] => Mux11.IN68
Instrucao[27] => Mux12.IN68
Instrucao[27] => Mux13.IN68
Instrucao[27] => Mux14.IN68
Instrucao[28] => Mux0.IN5
Instrucao[28] => Mux1.IN18
Instrucao[28] => Mux2.IN9
Instrucao[28] => Mux3.IN67
Instrucao[28] => Mux4.IN67
Instrucao[28] => Mux5.IN67
Instrucao[28] => Mux6.IN67
Instrucao[28] => Mux7.IN67
Instrucao[28] => Mux8.IN35
Instrucao[28] => Mux9.IN67
Instrucao[28] => Mux10.IN67
Instrucao[28] => Mux11.IN67
Instrucao[28] => Mux12.IN67
Instrucao[28] => Mux13.IN67
Instrucao[28] => Mux14.IN67
Instrucao[29] => Mux0.IN4
Instrucao[29] => Mux1.IN17
Instrucao[29] => Mux3.IN66
Instrucao[29] => Mux4.IN66
Instrucao[29] => Mux5.IN66
Instrucao[29] => Mux6.IN66
Instrucao[29] => Mux7.IN66
Instrucao[29] => Mux8.IN34
Instrucao[29] => Mux9.IN66
Instrucao[29] => Mux10.IN66
Instrucao[29] => Mux11.IN66
Instrucao[29] => Mux12.IN66
Instrucao[29] => Mux13.IN66
Instrucao[29] => Mux14.IN66
Instrucao[30] => Mux3.IN65
Instrucao[30] => Mux4.IN65
Instrucao[30] => Mux5.IN65
Instrucao[30] => Mux6.IN65
Instrucao[30] => Mux7.IN65
Instrucao[30] => Mux8.IN33
Instrucao[30] => Mux9.IN65
Instrucao[30] => Mux10.IN65
Instrucao[30] => Mux11.IN65
Instrucao[30] => Mux12.IN65
Instrucao[30] => Mux13.IN65
Instrucao[30] => Mux14.IN65
Instrucao[31] => Mux1.IN16
Instrucao[31] => Mux2.IN8
Instrucao[31] => Mux3.IN64
Instrucao[31] => Mux4.IN64
Instrucao[31] => Mux5.IN64
Instrucao[31] => Mux6.IN64
Instrucao[31] => Mux7.IN64
Instrucao[31] => Mux8.IN32
Instrucao[31] => Mux9.IN64
Instrucao[31] => Mux10.IN64
Instrucao[31] => Mux11.IN64
Instrucao[31] => Mux12.IN64
Instrucao[31] => Mux13.IN64
Instrucao[31] => Mux14.IN64
OpALU[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OpALU[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OpALU[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
OrigAluA <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OrigAluB <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RegDst[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RegDst[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
BranchNot <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
EscreveMem <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
EscreveReg <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg[0] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg[1] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
JumpR <= Mux14.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|ID_EX:ID_EX_inst1
clk => MemparaReg_WB[0]~reg0.CLK
clk => MemparaReg_WB[1]~reg0.CLK
clk => EscreveReg_WB~reg0.CLK
clk => EscreveMem_MEM~reg0.CLK
clk => BranchNot_MEM~reg0.CLK
clk => Branch_MEM~reg0.CLK
clk => RegDst_EX[0]~reg0.CLK
clk => RegDst_EX[1]~reg0.CLK
clk => OrigAluB_EX~reg0.CLK
clk => OrigAluA_EX~reg0.CLK
clk => OpALU_EX[0]~reg0.CLK
clk => OpALU_EX[1]~reg0.CLK
clk => OpALU_EX[2]~reg0.CLK
clk => rd_out[0]~reg0.CLK
clk => rd_out[1]~reg0.CLK
clk => rd_out[2]~reg0.CLK
clk => rd_out[3]~reg0.CLK
clk => rd_out[4]~reg0.CLK
clk => rt_out[0]~reg0.CLK
clk => rt_out[1]~reg0.CLK
clk => rt_out[2]~reg0.CLK
clk => rt_out[3]~reg0.CLK
clk => rt_out[4]~reg0.CLK
clk => Immediate_out[0]~reg0.CLK
clk => Immediate_out[1]~reg0.CLK
clk => Immediate_out[2]~reg0.CLK
clk => Immediate_out[3]~reg0.CLK
clk => Immediate_out[4]~reg0.CLK
clk => Immediate_out[5]~reg0.CLK
clk => Immediate_out[6]~reg0.CLK
clk => Immediate_out[7]~reg0.CLK
clk => Immediate_out[8]~reg0.CLK
clk => Immediate_out[9]~reg0.CLK
clk => Immediate_out[10]~reg0.CLK
clk => Immediate_out[11]~reg0.CLK
clk => Immediate_out[12]~reg0.CLK
clk => Immediate_out[13]~reg0.CLK
clk => Immediate_out[14]~reg0.CLK
clk => Immediate_out[15]~reg0.CLK
clk => Immediate_out[16]~reg0.CLK
clk => Immediate_out[17]~reg0.CLK
clk => Immediate_out[18]~reg0.CLK
clk => Immediate_out[19]~reg0.CLK
clk => Immediate_out[20]~reg0.CLK
clk => Immediate_out[21]~reg0.CLK
clk => Immediate_out[22]~reg0.CLK
clk => Immediate_out[23]~reg0.CLK
clk => Immediate_out[24]~reg0.CLK
clk => Immediate_out[25]~reg0.CLK
clk => Immediate_out[26]~reg0.CLK
clk => Immediate_out[27]~reg0.CLK
clk => Immediate_out[28]~reg0.CLK
clk => Immediate_out[29]~reg0.CLK
clk => Immediate_out[30]~reg0.CLK
clk => Immediate_out[31]~reg0.CLK
clk => reg2_out[0]~reg0.CLK
clk => reg2_out[1]~reg0.CLK
clk => reg2_out[2]~reg0.CLK
clk => reg2_out[3]~reg0.CLK
clk => reg2_out[4]~reg0.CLK
clk => reg2_out[5]~reg0.CLK
clk => reg2_out[6]~reg0.CLK
clk => reg2_out[7]~reg0.CLK
clk => reg2_out[8]~reg0.CLK
clk => reg2_out[9]~reg0.CLK
clk => reg2_out[10]~reg0.CLK
clk => reg2_out[11]~reg0.CLK
clk => reg2_out[12]~reg0.CLK
clk => reg2_out[13]~reg0.CLK
clk => reg2_out[14]~reg0.CLK
clk => reg2_out[15]~reg0.CLK
clk => reg2_out[16]~reg0.CLK
clk => reg2_out[17]~reg0.CLK
clk => reg2_out[18]~reg0.CLK
clk => reg2_out[19]~reg0.CLK
clk => reg2_out[20]~reg0.CLK
clk => reg2_out[21]~reg0.CLK
clk => reg2_out[22]~reg0.CLK
clk => reg2_out[23]~reg0.CLK
clk => reg2_out[24]~reg0.CLK
clk => reg2_out[25]~reg0.CLK
clk => reg2_out[26]~reg0.CLK
clk => reg2_out[27]~reg0.CLK
clk => reg2_out[28]~reg0.CLK
clk => reg2_out[29]~reg0.CLK
clk => reg2_out[30]~reg0.CLK
clk => reg2_out[31]~reg0.CLK
clk => reg1_out[0]~reg0.CLK
clk => reg1_out[1]~reg0.CLK
clk => reg1_out[2]~reg0.CLK
clk => reg1_out[3]~reg0.CLK
clk => reg1_out[4]~reg0.CLK
clk => reg1_out[5]~reg0.CLK
clk => reg1_out[6]~reg0.CLK
clk => reg1_out[7]~reg0.CLK
clk => reg1_out[8]~reg0.CLK
clk => reg1_out[9]~reg0.CLK
clk => reg1_out[10]~reg0.CLK
clk => reg1_out[11]~reg0.CLK
clk => reg1_out[12]~reg0.CLK
clk => reg1_out[13]~reg0.CLK
clk => reg1_out[14]~reg0.CLK
clk => reg1_out[15]~reg0.CLK
clk => reg1_out[16]~reg0.CLK
clk => reg1_out[17]~reg0.CLK
clk => reg1_out[18]~reg0.CLK
clk => reg1_out[19]~reg0.CLK
clk => reg1_out[20]~reg0.CLK
clk => reg1_out[21]~reg0.CLK
clk => reg1_out[22]~reg0.CLK
clk => reg1_out[23]~reg0.CLK
clk => reg1_out[24]~reg0.CLK
clk => reg1_out[25]~reg0.CLK
clk => reg1_out[26]~reg0.CLK
clk => reg1_out[27]~reg0.CLK
clk => reg1_out[28]~reg0.CLK
clk => reg1_out[29]~reg0.CLK
clk => reg1_out[30]~reg0.CLK
clk => reg1_out[31]~reg0.CLK
clk => PC_4_out[0]~reg0.CLK
clk => PC_4_out[1]~reg0.CLK
clk => PC_4_out[2]~reg0.CLK
clk => PC_4_out[3]~reg0.CLK
clk => PC_4_out[4]~reg0.CLK
clk => PC_4_out[5]~reg0.CLK
clk => PC_4_out[6]~reg0.CLK
clk => PC_4_out[7]~reg0.CLK
clk => PC_4_out[8]~reg0.CLK
clk => PC_4_out[9]~reg0.CLK
clk => PC_4_out[10]~reg0.CLK
clk => PC_4_out[11]~reg0.CLK
clk => PC_4_out[12]~reg0.CLK
clk => PC_4_out[13]~reg0.CLK
clk => PC_4_out[14]~reg0.CLK
clk => PC_4_out[15]~reg0.CLK
clk => PC_4_out[16]~reg0.CLK
clk => PC_4_out[17]~reg0.CLK
clk => PC_4_out[18]~reg0.CLK
clk => PC_4_out[19]~reg0.CLK
clk => PC_4_out[20]~reg0.CLK
clk => PC_4_out[21]~reg0.CLK
clk => PC_4_out[22]~reg0.CLK
clk => PC_4_out[23]~reg0.CLK
clk => PC_4_out[24]~reg0.CLK
clk => PC_4_out[25]~reg0.CLK
clk => PC_4_out[26]~reg0.CLK
clk => PC_4_out[27]~reg0.CLK
clk => PC_4_out[28]~reg0.CLK
clk => PC_4_out[29]~reg0.CLK
clk => PC_4_out[30]~reg0.CLK
clk => PC_4_out[31]~reg0.CLK
PC_4[0] => PC_4_out[0]~reg0.DATAIN
PC_4[1] => PC_4_out[1]~reg0.DATAIN
PC_4[2] => PC_4_out[2]~reg0.DATAIN
PC_4[3] => PC_4_out[3]~reg0.DATAIN
PC_4[4] => PC_4_out[4]~reg0.DATAIN
PC_4[5] => PC_4_out[5]~reg0.DATAIN
PC_4[6] => PC_4_out[6]~reg0.DATAIN
PC_4[7] => PC_4_out[7]~reg0.DATAIN
PC_4[8] => PC_4_out[8]~reg0.DATAIN
PC_4[9] => PC_4_out[9]~reg0.DATAIN
PC_4[10] => PC_4_out[10]~reg0.DATAIN
PC_4[11] => PC_4_out[11]~reg0.DATAIN
PC_4[12] => PC_4_out[12]~reg0.DATAIN
PC_4[13] => PC_4_out[13]~reg0.DATAIN
PC_4[14] => PC_4_out[14]~reg0.DATAIN
PC_4[15] => PC_4_out[15]~reg0.DATAIN
PC_4[16] => PC_4_out[16]~reg0.DATAIN
PC_4[17] => PC_4_out[17]~reg0.DATAIN
PC_4[18] => PC_4_out[18]~reg0.DATAIN
PC_4[19] => PC_4_out[19]~reg0.DATAIN
PC_4[20] => PC_4_out[20]~reg0.DATAIN
PC_4[21] => PC_4_out[21]~reg0.DATAIN
PC_4[22] => PC_4_out[22]~reg0.DATAIN
PC_4[23] => PC_4_out[23]~reg0.DATAIN
PC_4[24] => PC_4_out[24]~reg0.DATAIN
PC_4[25] => PC_4_out[25]~reg0.DATAIN
PC_4[26] => PC_4_out[26]~reg0.DATAIN
PC_4[27] => PC_4_out[27]~reg0.DATAIN
PC_4[28] => PC_4_out[28]~reg0.DATAIN
PC_4[29] => PC_4_out[29]~reg0.DATAIN
PC_4[30] => PC_4_out[30]~reg0.DATAIN
PC_4[31] => PC_4_out[31]~reg0.DATAIN
reg1[0] => reg1_out[0]~reg0.DATAIN
reg1[1] => reg1_out[1]~reg0.DATAIN
reg1[2] => reg1_out[2]~reg0.DATAIN
reg1[3] => reg1_out[3]~reg0.DATAIN
reg1[4] => reg1_out[4]~reg0.DATAIN
reg1[5] => reg1_out[5]~reg0.DATAIN
reg1[6] => reg1_out[6]~reg0.DATAIN
reg1[7] => reg1_out[7]~reg0.DATAIN
reg1[8] => reg1_out[8]~reg0.DATAIN
reg1[9] => reg1_out[9]~reg0.DATAIN
reg1[10] => reg1_out[10]~reg0.DATAIN
reg1[11] => reg1_out[11]~reg0.DATAIN
reg1[12] => reg1_out[12]~reg0.DATAIN
reg1[13] => reg1_out[13]~reg0.DATAIN
reg1[14] => reg1_out[14]~reg0.DATAIN
reg1[15] => reg1_out[15]~reg0.DATAIN
reg1[16] => reg1_out[16]~reg0.DATAIN
reg1[17] => reg1_out[17]~reg0.DATAIN
reg1[18] => reg1_out[18]~reg0.DATAIN
reg1[19] => reg1_out[19]~reg0.DATAIN
reg1[20] => reg1_out[20]~reg0.DATAIN
reg1[21] => reg1_out[21]~reg0.DATAIN
reg1[22] => reg1_out[22]~reg0.DATAIN
reg1[23] => reg1_out[23]~reg0.DATAIN
reg1[24] => reg1_out[24]~reg0.DATAIN
reg1[25] => reg1_out[25]~reg0.DATAIN
reg1[26] => reg1_out[26]~reg0.DATAIN
reg1[27] => reg1_out[27]~reg0.DATAIN
reg1[28] => reg1_out[28]~reg0.DATAIN
reg1[29] => reg1_out[29]~reg0.DATAIN
reg1[30] => reg1_out[30]~reg0.DATAIN
reg1[31] => reg1_out[31]~reg0.DATAIN
reg2[0] => reg2_out[0]~reg0.DATAIN
reg2[1] => reg2_out[1]~reg0.DATAIN
reg2[2] => reg2_out[2]~reg0.DATAIN
reg2[3] => reg2_out[3]~reg0.DATAIN
reg2[4] => reg2_out[4]~reg0.DATAIN
reg2[5] => reg2_out[5]~reg0.DATAIN
reg2[6] => reg2_out[6]~reg0.DATAIN
reg2[7] => reg2_out[7]~reg0.DATAIN
reg2[8] => reg2_out[8]~reg0.DATAIN
reg2[9] => reg2_out[9]~reg0.DATAIN
reg2[10] => reg2_out[10]~reg0.DATAIN
reg2[11] => reg2_out[11]~reg0.DATAIN
reg2[12] => reg2_out[12]~reg0.DATAIN
reg2[13] => reg2_out[13]~reg0.DATAIN
reg2[14] => reg2_out[14]~reg0.DATAIN
reg2[15] => reg2_out[15]~reg0.DATAIN
reg2[16] => reg2_out[16]~reg0.DATAIN
reg2[17] => reg2_out[17]~reg0.DATAIN
reg2[18] => reg2_out[18]~reg0.DATAIN
reg2[19] => reg2_out[19]~reg0.DATAIN
reg2[20] => reg2_out[20]~reg0.DATAIN
reg2[21] => reg2_out[21]~reg0.DATAIN
reg2[22] => reg2_out[22]~reg0.DATAIN
reg2[23] => reg2_out[23]~reg0.DATAIN
reg2[24] => reg2_out[24]~reg0.DATAIN
reg2[25] => reg2_out[25]~reg0.DATAIN
reg2[26] => reg2_out[26]~reg0.DATAIN
reg2[27] => reg2_out[27]~reg0.DATAIN
reg2[28] => reg2_out[28]~reg0.DATAIN
reg2[29] => reg2_out[29]~reg0.DATAIN
reg2[30] => reg2_out[30]~reg0.DATAIN
reg2[31] => reg2_out[31]~reg0.DATAIN
Immediate[0] => Immediate_out[0]~reg0.DATAIN
Immediate[1] => Immediate_out[1]~reg0.DATAIN
Immediate[2] => Immediate_out[2]~reg0.DATAIN
Immediate[3] => Immediate_out[3]~reg0.DATAIN
Immediate[4] => Immediate_out[4]~reg0.DATAIN
Immediate[5] => Immediate_out[5]~reg0.DATAIN
Immediate[6] => Immediate_out[6]~reg0.DATAIN
Immediate[7] => Immediate_out[7]~reg0.DATAIN
Immediate[8] => Immediate_out[8]~reg0.DATAIN
Immediate[9] => Immediate_out[9]~reg0.DATAIN
Immediate[10] => Immediate_out[10]~reg0.DATAIN
Immediate[11] => Immediate_out[11]~reg0.DATAIN
Immediate[12] => Immediate_out[12]~reg0.DATAIN
Immediate[13] => Immediate_out[13]~reg0.DATAIN
Immediate[14] => Immediate_out[14]~reg0.DATAIN
Immediate[15] => Immediate_out[15]~reg0.DATAIN
Immediate[16] => Immediate_out[16]~reg0.DATAIN
Immediate[17] => Immediate_out[17]~reg0.DATAIN
Immediate[18] => Immediate_out[18]~reg0.DATAIN
Immediate[19] => Immediate_out[19]~reg0.DATAIN
Immediate[20] => Immediate_out[20]~reg0.DATAIN
Immediate[21] => Immediate_out[21]~reg0.DATAIN
Immediate[22] => Immediate_out[22]~reg0.DATAIN
Immediate[23] => Immediate_out[23]~reg0.DATAIN
Immediate[24] => Immediate_out[24]~reg0.DATAIN
Immediate[25] => Immediate_out[25]~reg0.DATAIN
Immediate[26] => Immediate_out[26]~reg0.DATAIN
Immediate[27] => Immediate_out[27]~reg0.DATAIN
Immediate[28] => Immediate_out[28]~reg0.DATAIN
Immediate[29] => Immediate_out[29]~reg0.DATAIN
Immediate[30] => Immediate_out[30]~reg0.DATAIN
Immediate[31] => Immediate_out[31]~reg0.DATAIN
rt[0] => rt_out[0]~reg0.DATAIN
rt[1] => rt_out[1]~reg0.DATAIN
rt[2] => rt_out[2]~reg0.DATAIN
rt[3] => rt_out[3]~reg0.DATAIN
rt[4] => rt_out[4]~reg0.DATAIN
rd[0] => rd_out[0]~reg0.DATAIN
rd[1] => rd_out[1]~reg0.DATAIN
rd[2] => rd_out[2]~reg0.DATAIN
rd[3] => rd_out[3]~reg0.DATAIN
rd[4] => rd_out[4]~reg0.DATAIN
OpALU[0] => OpALU_EX[0]~reg0.DATAIN
OpALU[1] => OpALU_EX[1]~reg0.DATAIN
OpALU[2] => OpALU_EX[2]~reg0.DATAIN
OrigAluA => OrigAluA_EX~reg0.DATAIN
OrigAluB => OrigAluB_EX~reg0.DATAIN
RegDst[0] => RegDst_EX[0]~reg0.DATAIN
RegDst[1] => RegDst_EX[1]~reg0.DATAIN
Branch => Branch_MEM~reg0.DATAIN
BranchNot => BranchNot_MEM~reg0.DATAIN
EscreveMem => EscreveMem_MEM~reg0.DATAIN
EscreveReg => EscreveReg_WB~reg0.DATAIN
MemparaReg[0] => MemparaReg_WB[0]~reg0.DATAIN
MemparaReg[1] => MemparaReg_WB[1]~reg0.DATAIN
OpALU_EX[0] <= OpALU_EX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OpALU_EX[1] <= OpALU_EX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OpALU_EX[2] <= OpALU_EX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigAluA_EX <= OrigAluA_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigAluB_EX <= OrigAluB_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDst_EX[0] <= RegDst_EX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDst_EX[1] <= RegDst_EX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_MEM <= Branch_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchNot_MEM <= BranchNot_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveMem_MEM <= EscreveMem_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveReg_WB <= EscreveReg_WB~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg_WB[0] <= MemparaReg_WB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg_WB[1] <= MemparaReg_WB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[0] <= PC_4_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[1] <= PC_4_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[2] <= PC_4_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[3] <= PC_4_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[4] <= PC_4_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[5] <= PC_4_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[6] <= PC_4_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[7] <= PC_4_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[8] <= PC_4_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[9] <= PC_4_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[10] <= PC_4_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[11] <= PC_4_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[12] <= PC_4_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[13] <= PC_4_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[14] <= PC_4_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[15] <= PC_4_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[16] <= PC_4_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[17] <= PC_4_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[18] <= PC_4_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[19] <= PC_4_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[20] <= PC_4_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[21] <= PC_4_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[22] <= PC_4_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[23] <= PC_4_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[24] <= PC_4_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[25] <= PC_4_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[26] <= PC_4_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[27] <= PC_4_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[28] <= PC_4_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[29] <= PC_4_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[30] <= PC_4_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4_out[31] <= PC_4_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[0] <= reg1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[1] <= reg1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[2] <= reg1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[3] <= reg1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[4] <= reg1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[5] <= reg1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[6] <= reg1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[7] <= reg1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[8] <= reg1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[9] <= reg1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[10] <= reg1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[11] <= reg1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[12] <= reg1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[13] <= reg1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[14] <= reg1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[15] <= reg1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[16] <= reg1_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[17] <= reg1_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[18] <= reg1_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[19] <= reg1_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[20] <= reg1_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[21] <= reg1_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[22] <= reg1_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[23] <= reg1_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[24] <= reg1_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[25] <= reg1_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[26] <= reg1_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[27] <= reg1_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[28] <= reg1_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[29] <= reg1_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[30] <= reg1_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_out[31] <= reg1_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[0] <= reg2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[1] <= reg2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[2] <= reg2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[3] <= reg2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[4] <= reg2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[5] <= reg2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[6] <= reg2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[7] <= reg2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[8] <= reg2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[9] <= reg2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[10] <= reg2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[11] <= reg2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[12] <= reg2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[13] <= reg2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[14] <= reg2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[15] <= reg2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[16] <= reg2_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[17] <= reg2_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[18] <= reg2_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[19] <= reg2_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[20] <= reg2_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[21] <= reg2_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[22] <= reg2_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[23] <= reg2_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[24] <= reg2_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[25] <= reg2_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[26] <= reg2_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[27] <= reg2_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[28] <= reg2_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[29] <= reg2_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[30] <= reg2_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[31] <= reg2_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[0] <= Immediate_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[1] <= Immediate_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[2] <= Immediate_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[3] <= Immediate_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[4] <= Immediate_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[5] <= Immediate_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[6] <= Immediate_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[7] <= Immediate_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[8] <= Immediate_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[9] <= Immediate_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[10] <= Immediate_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[11] <= Immediate_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[12] <= Immediate_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[13] <= Immediate_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[14] <= Immediate_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[15] <= Immediate_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[16] <= Immediate_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[17] <= Immediate_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[18] <= Immediate_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[19] <= Immediate_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[20] <= Immediate_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[21] <= Immediate_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[22] <= Immediate_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[23] <= Immediate_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[24] <= Immediate_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[25] <= Immediate_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[26] <= Immediate_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[27] <= Immediate_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[28] <= Immediate_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[29] <= Immediate_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[30] <= Immediate_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Immediate_out[31] <= Immediate_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_out[0] <= rt_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_out[1] <= rt_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_out[2] <= rt_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_out[3] <= rt_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_out[4] <= rt_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_out[0] <= rd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_out[1] <= rd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_out[2] <= rd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_out[3] <= rd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_out[4] <= rd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|EXECUTE:EXECUTE_inst1
PC_4[0] => BranchAddr[0].DATAIN
PC_4[1] => BranchAddr[1].DATAIN
PC_4[2] => Add0.IN30
PC_4[3] => Add0.IN29
PC_4[4] => Add0.IN28
PC_4[5] => Add0.IN27
PC_4[6] => Add0.IN26
PC_4[7] => Add0.IN25
PC_4[8] => Add0.IN24
PC_4[9] => Add0.IN23
PC_4[10] => Add0.IN22
PC_4[11] => Add0.IN21
PC_4[12] => Add0.IN20
PC_4[13] => Add0.IN19
PC_4[14] => Add0.IN18
PC_4[15] => Add0.IN17
PC_4[16] => Add0.IN16
PC_4[17] => Add0.IN15
PC_4[18] => Add0.IN14
PC_4[19] => Add0.IN13
PC_4[20] => Add0.IN12
PC_4[21] => Add0.IN11
PC_4[22] => Add0.IN10
PC_4[23] => Add0.IN9
PC_4[24] => Add0.IN8
PC_4[25] => Add0.IN7
PC_4[26] => Add0.IN6
PC_4[27] => Add0.IN5
PC_4[28] => Add0.IN4
PC_4[29] => Add0.IN3
PC_4[30] => Add0.IN2
PC_4[31] => Add0.IN1
reg1[0] => wire_MUXA_to_ULA[0].DATAB
reg1[1] => wire_MUXA_to_ULA[1].DATAB
reg1[2] => wire_MUXA_to_ULA[2].DATAB
reg1[3] => wire_MUXA_to_ULA[3].DATAB
reg1[4] => wire_MUXA_to_ULA[4].DATAB
reg1[5] => wire_MUXA_to_ULA[5].DATAB
reg1[6] => wire_MUXA_to_ULA[6].DATAB
reg1[7] => wire_MUXA_to_ULA[7].DATAB
reg1[8] => wire_MUXA_to_ULA[8].DATAB
reg1[9] => wire_MUXA_to_ULA[9].DATAB
reg1[10] => wire_MUXA_to_ULA[10].DATAB
reg1[11] => wire_MUXA_to_ULA[11].DATAB
reg1[12] => wire_MUXA_to_ULA[12].DATAB
reg1[13] => wire_MUXA_to_ULA[13].DATAB
reg1[14] => wire_MUXA_to_ULA[14].DATAB
reg1[15] => wire_MUXA_to_ULA[15].DATAB
reg1[16] => wire_MUXA_to_ULA[16].DATAB
reg1[17] => wire_MUXA_to_ULA[17].DATAB
reg1[18] => wire_MUXA_to_ULA[18].DATAB
reg1[19] => wire_MUXA_to_ULA[19].DATAB
reg1[20] => wire_MUXA_to_ULA[20].DATAB
reg1[21] => wire_MUXA_to_ULA[21].DATAB
reg1[22] => wire_MUXA_to_ULA[22].DATAB
reg1[23] => wire_MUXA_to_ULA[23].DATAB
reg1[24] => wire_MUXA_to_ULA[24].DATAB
reg1[25] => wire_MUXA_to_ULA[25].DATAB
reg1[26] => wire_MUXA_to_ULA[26].DATAB
reg1[27] => wire_MUXA_to_ULA[27].DATAB
reg1[28] => wire_MUXA_to_ULA[28].DATAB
reg1[29] => wire_MUXA_to_ULA[29].DATAB
reg1[30] => wire_MUXA_to_ULA[30].DATAB
reg1[31] => wire_MUXA_to_ULA[31].DATAB
reg2[0] => wire_MUXB_to_ULA[0].DATAB
reg2[1] => wire_MUXB_to_ULA[1].DATAB
reg2[2] => wire_MUXB_to_ULA[2].DATAB
reg2[3] => wire_MUXB_to_ULA[3].DATAB
reg2[4] => wire_MUXB_to_ULA[4].DATAB
reg2[5] => wire_MUXB_to_ULA[5].DATAB
reg2[6] => wire_MUXB_to_ULA[6].DATAB
reg2[7] => wire_MUXB_to_ULA[7].DATAB
reg2[8] => wire_MUXB_to_ULA[8].DATAB
reg2[9] => wire_MUXB_to_ULA[9].DATAB
reg2[10] => wire_MUXB_to_ULA[10].DATAB
reg2[11] => wire_MUXB_to_ULA[11].DATAB
reg2[12] => wire_MUXB_to_ULA[12].DATAB
reg2[13] => wire_MUXB_to_ULA[13].DATAB
reg2[14] => wire_MUXB_to_ULA[14].DATAB
reg2[15] => wire_MUXB_to_ULA[15].DATAB
reg2[16] => wire_MUXB_to_ULA[16].DATAB
reg2[17] => wire_MUXB_to_ULA[17].DATAB
reg2[18] => wire_MUXB_to_ULA[18].DATAB
reg2[19] => wire_MUXB_to_ULA[19].DATAB
reg2[20] => wire_MUXB_to_ULA[20].DATAB
reg2[21] => wire_MUXB_to_ULA[21].DATAB
reg2[22] => wire_MUXB_to_ULA[22].DATAB
reg2[23] => wire_MUXB_to_ULA[23].DATAB
reg2[24] => wire_MUXB_to_ULA[24].DATAB
reg2[25] => wire_MUXB_to_ULA[25].DATAB
reg2[26] => wire_MUXB_to_ULA[26].DATAB
reg2[27] => wire_MUXB_to_ULA[27].DATAB
reg2[28] => wire_MUXB_to_ULA[28].DATAB
reg2[29] => wire_MUXB_to_ULA[29].DATAB
reg2[30] => wire_MUXB_to_ULA[30].DATAB
reg2[31] => wire_MUXB_to_ULA[31].DATAB
Immediate[0] => Add0.IN60
Immediate[0] => wire_MUXB_to_ULA[0].DATAA
Immediate[0] => ControleULA:ControleULA_inst1.funct[0]
Immediate[1] => Add0.IN59
Immediate[1] => wire_MUXB_to_ULA[1].DATAA
Immediate[1] => ControleULA:ControleULA_inst1.funct[1]
Immediate[2] => Add0.IN58
Immediate[2] => wire_MUXB_to_ULA[2].DATAA
Immediate[2] => ControleULA:ControleULA_inst1.funct[2]
Immediate[3] => Add0.IN57
Immediate[3] => wire_MUXB_to_ULA[3].DATAA
Immediate[3] => ControleULA:ControleULA_inst1.funct[3]
Immediate[4] => Add0.IN56
Immediate[4] => wire_MUXB_to_ULA[4].DATAA
Immediate[4] => ControleULA:ControleULA_inst1.funct[4]
Immediate[5] => Add0.IN55
Immediate[5] => wire_MUXB_to_ULA[5].DATAA
Immediate[5] => ControleULA:ControleULA_inst1.funct[5]
Immediate[6] => Add0.IN54
Immediate[6] => wire_MUXB_to_ULA[6].DATAA
Immediate[7] => Add0.IN53
Immediate[7] => wire_MUXB_to_ULA[7].DATAA
Immediate[8] => Add0.IN52
Immediate[8] => wire_MUXB_to_ULA[8].DATAA
Immediate[9] => Add0.IN51
Immediate[9] => wire_MUXB_to_ULA[9].DATAA
Immediate[10] => Add0.IN50
Immediate[10] => wire_MUXB_to_ULA[10].DATAA
Immediate[11] => Add0.IN49
Immediate[11] => wire_MUXB_to_ULA[11].DATAA
Immediate[12] => Add0.IN48
Immediate[12] => wire_MUXB_to_ULA[12].DATAA
Immediate[13] => Add0.IN47
Immediate[13] => wire_MUXB_to_ULA[13].DATAA
Immediate[14] => Add0.IN46
Immediate[14] => wire_MUXB_to_ULA[14].DATAA
Immediate[15] => Add0.IN45
Immediate[15] => wire_MUXB_to_ULA[15].DATAA
Immediate[16] => Add0.IN44
Immediate[16] => wire_MUXB_to_ULA[16].DATAA
Immediate[17] => Add0.IN43
Immediate[17] => wire_MUXB_to_ULA[17].DATAA
Immediate[18] => Add0.IN42
Immediate[18] => wire_MUXB_to_ULA[18].DATAA
Immediate[19] => Add0.IN41
Immediate[19] => wire_MUXB_to_ULA[19].DATAA
Immediate[20] => Add0.IN40
Immediate[20] => wire_MUXB_to_ULA[20].DATAA
Immediate[21] => Add0.IN39
Immediate[21] => wire_MUXB_to_ULA[21].DATAA
Immediate[22] => Add0.IN38
Immediate[22] => wire_MUXB_to_ULA[22].DATAA
Immediate[23] => Add0.IN37
Immediate[23] => wire_MUXB_to_ULA[23].DATAA
Immediate[24] => Add0.IN36
Immediate[24] => wire_MUXB_to_ULA[24].DATAA
Immediate[25] => Add0.IN35
Immediate[25] => wire_MUXB_to_ULA[25].DATAA
Immediate[26] => Add0.IN34
Immediate[26] => wire_MUXB_to_ULA[26].DATAA
Immediate[27] => Add0.IN33
Immediate[27] => wire_MUXB_to_ULA[27].DATAA
Immediate[28] => Add0.IN32
Immediate[28] => wire_MUXB_to_ULA[28].DATAA
Immediate[29] => Add0.IN31
Immediate[29] => wire_MUXB_to_ULA[29].DATAA
Immediate[30] => wire_MUXB_to_ULA[30].DATAA
Immediate[31] => wire_MUXB_to_ULA[31].DATAA
rt[0] => Mux4.IN2
rt[1] => Mux3.IN2
rt[2] => Mux2.IN2
rt[3] => Mux1.IN2
rt[4] => Mux0.IN2
rd[0] => Mux4.IN3
rd[1] => Mux3.IN3
rd[2] => Mux2.IN3
rd[3] => Mux1.IN3
rd[4] => Mux0.IN3
OrigALUA => wire_MUXA_to_ULA[31].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[30].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[29].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[28].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[27].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[26].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[25].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[24].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[23].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[22].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[21].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[20].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[19].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[18].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[17].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[16].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[15].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[14].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[13].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[12].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[11].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[10].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[9].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[8].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[7].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[6].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[5].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[4].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[3].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[2].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[1].OUTPUTSELECT
OrigALUA => wire_MUXA_to_ULA[0].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[31].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[30].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[29].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[28].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[27].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[26].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[25].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[24].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[23].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[22].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[21].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[20].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[19].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[18].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[17].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[16].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[15].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[14].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[13].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[12].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[11].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[10].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[9].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[8].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[7].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[6].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[5].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[4].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[3].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[2].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[1].OUTPUTSELECT
OrigALUB => wire_MUXB_to_ULA[0].OUTPUTSELECT
OpALU[0] => ControleULA:ControleULA_inst1.OpALU[0]
OpALU[1] => ControleULA:ControleULA_inst1.OpALU[1]
OpALU[2] => ControleULA:ControleULA_inst1.OpALU[2]
RegDST[0] => Mux0.IN5
RegDST[0] => Mux1.IN5
RegDST[0] => Mux2.IN5
RegDST[0] => Mux3.IN5
RegDST[0] => Mux4.IN5
RegDST[1] => Mux0.IN4
RegDST[1] => Mux1.IN4
RegDST[1] => Mux2.IN4
RegDST[1] => Mux3.IN4
RegDST[1] => Mux4.IN4
BranchAddr[0] <= PC_4[0].DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[1] <= PC_4[1].DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALUzero <= ULA:ULA_inst1.zero
ALUresult[0] <= ULA:ULA_inst1.Z[0]
ALUresult[1] <= ULA:ULA_inst1.Z[1]
ALUresult[2] <= ULA:ULA_inst1.Z[2]
ALUresult[3] <= ULA:ULA_inst1.Z[3]
ALUresult[4] <= ULA:ULA_inst1.Z[4]
ALUresult[5] <= ULA:ULA_inst1.Z[5]
ALUresult[6] <= ULA:ULA_inst1.Z[6]
ALUresult[7] <= ULA:ULA_inst1.Z[7]
ALUresult[8] <= ULA:ULA_inst1.Z[8]
ALUresult[9] <= ULA:ULA_inst1.Z[9]
ALUresult[10] <= ULA:ULA_inst1.Z[10]
ALUresult[11] <= ULA:ULA_inst1.Z[11]
ALUresult[12] <= ULA:ULA_inst1.Z[12]
ALUresult[13] <= ULA:ULA_inst1.Z[13]
ALUresult[14] <= ULA:ULA_inst1.Z[14]
ALUresult[15] <= ULA:ULA_inst1.Z[15]
ALUresult[16] <= ULA:ULA_inst1.Z[16]
ALUresult[17] <= ULA:ULA_inst1.Z[17]
ALUresult[18] <= ULA:ULA_inst1.Z[18]
ALUresult[19] <= ULA:ULA_inst1.Z[19]
ALUresult[20] <= ULA:ULA_inst1.Z[20]
ALUresult[21] <= ULA:ULA_inst1.Z[21]
ALUresult[22] <= ULA:ULA_inst1.Z[22]
ALUresult[23] <= ULA:ULA_inst1.Z[23]
ALUresult[24] <= ULA:ULA_inst1.Z[24]
ALUresult[25] <= ULA:ULA_inst1.Z[25]
ALUresult[26] <= ULA:ULA_inst1.Z[26]
ALUresult[27] <= ULA:ULA_inst1.Z[27]
ALUresult[28] <= ULA:ULA_inst1.Z[28]
ALUresult[29] <= ULA:ULA_inst1.Z[29]
ALUresult[30] <= ULA:ULA_inst1.Z[30]
ALUresult[31] <= ULA:ULA_inst1.Z[31]
rdOut[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rdOut[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rdOut[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rdOut[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rdOut[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|EXECUTE:EXECUTE_inst1|ULA:ULA_inst1
ctrl_opcode[0] => Equal1.IN7
ctrl_opcode[0] => Equal2.IN7
ctrl_opcode[0] => Mux0.IN19
ctrl_opcode[0] => Mux1.IN19
ctrl_opcode[0] => Mux2.IN19
ctrl_opcode[0] => Mux3.IN19
ctrl_opcode[0] => Mux4.IN19
ctrl_opcode[0] => Mux5.IN19
ctrl_opcode[0] => Mux6.IN19
ctrl_opcode[0] => Mux7.IN19
ctrl_opcode[0] => Mux8.IN19
ctrl_opcode[0] => Mux9.IN19
ctrl_opcode[0] => Mux10.IN19
ctrl_opcode[0] => Mux11.IN19
ctrl_opcode[0] => Mux12.IN19
ctrl_opcode[0] => Mux13.IN19
ctrl_opcode[0] => Mux14.IN19
ctrl_opcode[0] => Mux15.IN19
ctrl_opcode[0] => Mux16.IN19
ctrl_opcode[0] => Mux17.IN19
ctrl_opcode[0] => Mux18.IN19
ctrl_opcode[0] => Mux19.IN19
ctrl_opcode[0] => Mux20.IN19
ctrl_opcode[0] => Mux21.IN19
ctrl_opcode[0] => Mux22.IN19
ctrl_opcode[0] => Mux23.IN19
ctrl_opcode[0] => Mux24.IN19
ctrl_opcode[0] => Mux25.IN19
ctrl_opcode[0] => Mux26.IN19
ctrl_opcode[0] => Mux27.IN19
ctrl_opcode[0] => Mux28.IN19
ctrl_opcode[0] => Mux29.IN19
ctrl_opcode[0] => Mux30.IN19
ctrl_opcode[0] => Mux31.IN19
ctrl_opcode[1] => Equal1.IN6
ctrl_opcode[1] => Equal2.IN6
ctrl_opcode[1] => Mux0.IN18
ctrl_opcode[1] => Mux1.IN18
ctrl_opcode[1] => Mux2.IN18
ctrl_opcode[1] => Mux3.IN18
ctrl_opcode[1] => Mux4.IN18
ctrl_opcode[1] => Mux5.IN18
ctrl_opcode[1] => Mux6.IN18
ctrl_opcode[1] => Mux7.IN18
ctrl_opcode[1] => Mux8.IN18
ctrl_opcode[1] => Mux9.IN18
ctrl_opcode[1] => Mux10.IN18
ctrl_opcode[1] => Mux11.IN18
ctrl_opcode[1] => Mux12.IN18
ctrl_opcode[1] => Mux13.IN18
ctrl_opcode[1] => Mux14.IN18
ctrl_opcode[1] => Mux15.IN18
ctrl_opcode[1] => Mux16.IN18
ctrl_opcode[1] => Mux17.IN18
ctrl_opcode[1] => Mux18.IN18
ctrl_opcode[1] => Mux19.IN18
ctrl_opcode[1] => Mux20.IN18
ctrl_opcode[1] => Mux21.IN18
ctrl_opcode[1] => Mux22.IN18
ctrl_opcode[1] => Mux23.IN18
ctrl_opcode[1] => Mux24.IN18
ctrl_opcode[1] => Mux25.IN18
ctrl_opcode[1] => Mux26.IN18
ctrl_opcode[1] => Mux27.IN18
ctrl_opcode[1] => Mux28.IN18
ctrl_opcode[1] => Mux29.IN18
ctrl_opcode[1] => Mux30.IN18
ctrl_opcode[1] => Mux31.IN18
ctrl_opcode[2] => Equal1.IN5
ctrl_opcode[2] => Equal2.IN5
ctrl_opcode[2] => Mux0.IN17
ctrl_opcode[2] => Mux1.IN17
ctrl_opcode[2] => Mux2.IN17
ctrl_opcode[2] => Mux3.IN17
ctrl_opcode[2] => Mux4.IN17
ctrl_opcode[2] => Mux5.IN17
ctrl_opcode[2] => Mux6.IN17
ctrl_opcode[2] => Mux7.IN17
ctrl_opcode[2] => Mux8.IN17
ctrl_opcode[2] => Mux9.IN17
ctrl_opcode[2] => Mux10.IN17
ctrl_opcode[2] => Mux11.IN17
ctrl_opcode[2] => Mux12.IN17
ctrl_opcode[2] => Mux13.IN17
ctrl_opcode[2] => Mux14.IN17
ctrl_opcode[2] => Mux15.IN17
ctrl_opcode[2] => Mux16.IN17
ctrl_opcode[2] => Mux17.IN17
ctrl_opcode[2] => Mux18.IN17
ctrl_opcode[2] => Mux19.IN17
ctrl_opcode[2] => Mux20.IN17
ctrl_opcode[2] => Mux21.IN17
ctrl_opcode[2] => Mux22.IN17
ctrl_opcode[2] => Mux23.IN17
ctrl_opcode[2] => Mux24.IN17
ctrl_opcode[2] => Mux25.IN17
ctrl_opcode[2] => Mux26.IN17
ctrl_opcode[2] => Mux27.IN17
ctrl_opcode[2] => Mux28.IN17
ctrl_opcode[2] => Mux29.IN17
ctrl_opcode[2] => Mux30.IN17
ctrl_opcode[2] => Mux31.IN17
ctrl_opcode[3] => Equal1.IN4
ctrl_opcode[3] => Equal2.IN4
ctrl_opcode[3] => Mux0.IN16
ctrl_opcode[3] => Mux1.IN16
ctrl_opcode[3] => Mux2.IN16
ctrl_opcode[3] => Mux3.IN16
ctrl_opcode[3] => Mux4.IN16
ctrl_opcode[3] => Mux5.IN16
ctrl_opcode[3] => Mux6.IN16
ctrl_opcode[3] => Mux7.IN16
ctrl_opcode[3] => Mux8.IN16
ctrl_opcode[3] => Mux9.IN16
ctrl_opcode[3] => Mux10.IN16
ctrl_opcode[3] => Mux11.IN16
ctrl_opcode[3] => Mux12.IN16
ctrl_opcode[3] => Mux13.IN16
ctrl_opcode[3] => Mux14.IN16
ctrl_opcode[3] => Mux15.IN16
ctrl_opcode[3] => Mux16.IN16
ctrl_opcode[3] => Mux17.IN16
ctrl_opcode[3] => Mux18.IN16
ctrl_opcode[3] => Mux19.IN16
ctrl_opcode[3] => Mux20.IN16
ctrl_opcode[3] => Mux21.IN16
ctrl_opcode[3] => Mux22.IN16
ctrl_opcode[3] => Mux23.IN16
ctrl_opcode[3] => Mux24.IN16
ctrl_opcode[3] => Mux25.IN16
ctrl_opcode[3] => Mux26.IN16
ctrl_opcode[3] => Mux27.IN16
ctrl_opcode[3] => Mux28.IN16
ctrl_opcode[3] => Mux29.IN16
ctrl_opcode[3] => Mux30.IN16
ctrl_opcode[3] => Mux31.IN16
A[0] => aux_OUT.IN0
A[0] => aux_OUT.IN0
A[0] => Add2.IN32
A[0] => Add3.IN64
A[0] => LessThan8.IN32
A[0] => aux_OUT.IN0
A[0] => aux_OUT.IN0
A[0] => aux_OUT.IN0
A[0] => ShiftLeft0.IN31
A[0] => ShiftRight0.IN31
A[0] => ShiftRight1.IN30
A[0] => Add0.IN33
A[0] => Add1.IN66
A[0] => LessThan2.IN66
A[0] => LessThan5.IN66
A[1] => aux_OUT.IN0
A[1] => aux_OUT.IN0
A[1] => Add2.IN31
A[1] => Add3.IN63
A[1] => LessThan8.IN31
A[1] => aux_OUT.IN0
A[1] => aux_OUT.IN0
A[1] => aux_OUT.IN0
A[1] => ShiftLeft0.IN30
A[1] => ShiftRight0.IN30
A[1] => ShiftRight1.IN29
A[1] => Add0.IN32
A[1] => Add1.IN65
A[1] => LessThan2.IN65
A[1] => LessThan5.IN65
A[2] => aux_OUT.IN0
A[2] => aux_OUT.IN0
A[2] => Add2.IN30
A[2] => Add3.IN62
A[2] => LessThan8.IN30
A[2] => aux_OUT.IN0
A[2] => aux_OUT.IN0
A[2] => aux_OUT.IN0
A[2] => ShiftLeft0.IN29
A[2] => ShiftRight0.IN29
A[2] => ShiftRight1.IN28
A[2] => Add0.IN31
A[2] => Add1.IN64
A[2] => LessThan2.IN64
A[2] => LessThan5.IN64
A[3] => aux_OUT.IN0
A[3] => aux_OUT.IN0
A[3] => Add2.IN29
A[3] => Add3.IN61
A[3] => LessThan8.IN29
A[3] => aux_OUT.IN0
A[3] => aux_OUT.IN0
A[3] => aux_OUT.IN0
A[3] => ShiftLeft0.IN28
A[3] => ShiftRight0.IN28
A[3] => ShiftRight1.IN27
A[3] => Add0.IN30
A[3] => Add1.IN63
A[3] => LessThan2.IN63
A[3] => LessThan5.IN63
A[4] => aux_OUT.IN0
A[4] => aux_OUT.IN0
A[4] => Add2.IN28
A[4] => Add3.IN60
A[4] => LessThan8.IN28
A[4] => aux_OUT.IN0
A[4] => aux_OUT.IN0
A[4] => aux_OUT.IN0
A[4] => ShiftLeft0.IN27
A[4] => ShiftRight0.IN27
A[4] => ShiftRight1.IN26
A[4] => Add0.IN29
A[4] => Add1.IN62
A[4] => LessThan2.IN62
A[4] => LessThan5.IN62
A[5] => aux_OUT.IN0
A[5] => aux_OUT.IN0
A[5] => Add2.IN27
A[5] => Add3.IN59
A[5] => LessThan8.IN27
A[5] => aux_OUT.IN0
A[5] => aux_OUT.IN0
A[5] => aux_OUT.IN0
A[5] => ShiftLeft0.IN26
A[5] => ShiftRight0.IN26
A[5] => ShiftRight1.IN25
A[5] => Add0.IN28
A[5] => Add1.IN61
A[5] => LessThan2.IN61
A[5] => LessThan5.IN61
A[6] => aux_OUT.IN0
A[6] => aux_OUT.IN0
A[6] => Add2.IN26
A[6] => Add3.IN58
A[6] => LessThan8.IN26
A[6] => aux_OUT.IN0
A[6] => aux_OUT.IN0
A[6] => aux_OUT.IN0
A[6] => ShiftLeft0.IN25
A[6] => ShiftRight0.IN25
A[6] => ShiftRight1.IN24
A[6] => Add0.IN27
A[6] => Add1.IN60
A[6] => LessThan2.IN60
A[6] => LessThan5.IN60
A[7] => aux_OUT.IN0
A[7] => aux_OUT.IN0
A[7] => Add2.IN25
A[7] => Add3.IN57
A[7] => LessThan8.IN25
A[7] => aux_OUT.IN0
A[7] => aux_OUT.IN0
A[7] => aux_OUT.IN0
A[7] => ShiftLeft0.IN24
A[7] => ShiftRight0.IN24
A[7] => ShiftRight1.IN23
A[7] => Add0.IN26
A[7] => Add1.IN59
A[7] => LessThan2.IN59
A[7] => LessThan5.IN59
A[8] => aux_OUT.IN0
A[8] => aux_OUT.IN0
A[8] => Add2.IN24
A[8] => Add3.IN56
A[8] => LessThan8.IN24
A[8] => aux_OUT.IN0
A[8] => aux_OUT.IN0
A[8] => aux_OUT.IN0
A[8] => ShiftLeft0.IN23
A[8] => ShiftRight0.IN23
A[8] => ShiftRight1.IN22
A[8] => Add0.IN25
A[8] => Add1.IN58
A[8] => LessThan2.IN58
A[8] => LessThan5.IN58
A[9] => aux_OUT.IN0
A[9] => aux_OUT.IN0
A[9] => Add2.IN23
A[9] => Add3.IN55
A[9] => LessThan8.IN23
A[9] => aux_OUT.IN0
A[9] => aux_OUT.IN0
A[9] => aux_OUT.IN0
A[9] => ShiftLeft0.IN22
A[9] => ShiftRight0.IN22
A[9] => ShiftRight1.IN21
A[9] => Add0.IN24
A[9] => Add1.IN57
A[9] => LessThan2.IN57
A[9] => LessThan5.IN57
A[10] => aux_OUT.IN0
A[10] => aux_OUT.IN0
A[10] => Add2.IN22
A[10] => Add3.IN54
A[10] => LessThan8.IN22
A[10] => aux_OUT.IN0
A[10] => aux_OUT.IN0
A[10] => aux_OUT.IN0
A[10] => ShiftLeft0.IN21
A[10] => ShiftRight0.IN21
A[10] => ShiftRight1.IN20
A[10] => Add0.IN23
A[10] => Add1.IN56
A[10] => LessThan2.IN56
A[10] => LessThan5.IN56
A[11] => aux_OUT.IN0
A[11] => aux_OUT.IN0
A[11] => Add2.IN21
A[11] => Add3.IN53
A[11] => LessThan8.IN21
A[11] => aux_OUT.IN0
A[11] => aux_OUT.IN0
A[11] => aux_OUT.IN0
A[11] => ShiftLeft0.IN20
A[11] => ShiftRight0.IN20
A[11] => ShiftRight1.IN19
A[11] => Add0.IN22
A[11] => Add1.IN55
A[11] => LessThan2.IN55
A[11] => LessThan5.IN55
A[12] => aux_OUT.IN0
A[12] => aux_OUT.IN0
A[12] => Add2.IN20
A[12] => Add3.IN52
A[12] => LessThan8.IN20
A[12] => aux_OUT.IN0
A[12] => aux_OUT.IN0
A[12] => aux_OUT.IN0
A[12] => ShiftLeft0.IN19
A[12] => ShiftRight0.IN19
A[12] => ShiftRight1.IN18
A[12] => Add0.IN21
A[12] => Add1.IN54
A[12] => LessThan2.IN54
A[12] => LessThan5.IN54
A[13] => aux_OUT.IN0
A[13] => aux_OUT.IN0
A[13] => Add2.IN19
A[13] => Add3.IN51
A[13] => LessThan8.IN19
A[13] => aux_OUT.IN0
A[13] => aux_OUT.IN0
A[13] => aux_OUT.IN0
A[13] => ShiftLeft0.IN18
A[13] => ShiftRight0.IN18
A[13] => ShiftRight1.IN17
A[13] => Add0.IN20
A[13] => Add1.IN53
A[13] => LessThan2.IN53
A[13] => LessThan5.IN53
A[14] => aux_OUT.IN0
A[14] => aux_OUT.IN0
A[14] => Add2.IN18
A[14] => Add3.IN50
A[14] => LessThan8.IN18
A[14] => aux_OUT.IN0
A[14] => aux_OUT.IN0
A[14] => aux_OUT.IN0
A[14] => ShiftLeft0.IN17
A[14] => ShiftRight0.IN17
A[14] => ShiftRight1.IN16
A[14] => Add0.IN19
A[14] => Add1.IN52
A[14] => LessThan2.IN52
A[14] => LessThan5.IN52
A[15] => aux_OUT.IN0
A[15] => aux_OUT.IN0
A[15] => Add2.IN17
A[15] => Add3.IN49
A[15] => LessThan8.IN17
A[15] => aux_OUT.IN0
A[15] => aux_OUT.IN0
A[15] => aux_OUT.IN0
A[15] => ShiftLeft0.IN16
A[15] => ShiftRight0.IN16
A[15] => ShiftRight1.IN15
A[15] => Add0.IN18
A[15] => Add1.IN51
A[15] => LessThan2.IN51
A[15] => LessThan5.IN51
A[16] => aux_OUT.IN0
A[16] => aux_OUT.IN0
A[16] => Add2.IN16
A[16] => Add3.IN48
A[16] => LessThan8.IN16
A[16] => aux_OUT.IN0
A[16] => aux_OUT.IN0
A[16] => aux_OUT.IN0
A[16] => ShiftLeft0.IN15
A[16] => ShiftRight0.IN15
A[16] => ShiftRight1.IN14
A[16] => Add0.IN17
A[16] => Add1.IN50
A[16] => LessThan2.IN50
A[16] => LessThan5.IN50
A[17] => aux_OUT.IN0
A[17] => aux_OUT.IN0
A[17] => Add2.IN15
A[17] => Add3.IN47
A[17] => LessThan8.IN15
A[17] => aux_OUT.IN0
A[17] => aux_OUT.IN0
A[17] => aux_OUT.IN0
A[17] => ShiftLeft0.IN14
A[17] => ShiftRight0.IN14
A[17] => ShiftRight1.IN13
A[17] => Add0.IN16
A[17] => Add1.IN49
A[17] => LessThan2.IN49
A[17] => LessThan5.IN49
A[18] => aux_OUT.IN0
A[18] => aux_OUT.IN0
A[18] => Add2.IN14
A[18] => Add3.IN46
A[18] => LessThan8.IN14
A[18] => aux_OUT.IN0
A[18] => aux_OUT.IN0
A[18] => aux_OUT.IN0
A[18] => ShiftLeft0.IN13
A[18] => ShiftRight0.IN13
A[18] => ShiftRight1.IN12
A[18] => Add0.IN15
A[18] => Add1.IN48
A[18] => LessThan2.IN48
A[18] => LessThan5.IN48
A[19] => aux_OUT.IN0
A[19] => aux_OUT.IN0
A[19] => Add2.IN13
A[19] => Add3.IN45
A[19] => LessThan8.IN13
A[19] => aux_OUT.IN0
A[19] => aux_OUT.IN0
A[19] => aux_OUT.IN0
A[19] => ShiftLeft0.IN12
A[19] => ShiftRight0.IN12
A[19] => ShiftRight1.IN11
A[19] => Add0.IN14
A[19] => Add1.IN47
A[19] => LessThan2.IN47
A[19] => LessThan5.IN47
A[20] => aux_OUT.IN0
A[20] => aux_OUT.IN0
A[20] => Add2.IN12
A[20] => Add3.IN44
A[20] => LessThan8.IN12
A[20] => aux_OUT.IN0
A[20] => aux_OUT.IN0
A[20] => aux_OUT.IN0
A[20] => ShiftLeft0.IN11
A[20] => ShiftRight0.IN11
A[20] => ShiftRight1.IN10
A[20] => Add0.IN13
A[20] => Add1.IN46
A[20] => LessThan2.IN46
A[20] => LessThan5.IN46
A[21] => aux_OUT.IN0
A[21] => aux_OUT.IN0
A[21] => Add2.IN11
A[21] => Add3.IN43
A[21] => LessThan8.IN11
A[21] => aux_OUT.IN0
A[21] => aux_OUT.IN0
A[21] => aux_OUT.IN0
A[21] => ShiftLeft0.IN10
A[21] => ShiftRight0.IN10
A[21] => ShiftRight1.IN9
A[21] => Add0.IN12
A[21] => Add1.IN45
A[21] => LessThan2.IN45
A[21] => LessThan5.IN45
A[22] => aux_OUT.IN0
A[22] => aux_OUT.IN0
A[22] => Add2.IN10
A[22] => Add3.IN42
A[22] => LessThan8.IN10
A[22] => aux_OUT.IN0
A[22] => aux_OUT.IN0
A[22] => aux_OUT.IN0
A[22] => ShiftLeft0.IN9
A[22] => ShiftRight0.IN9
A[22] => ShiftRight1.IN8
A[22] => Add0.IN11
A[22] => Add1.IN44
A[22] => LessThan2.IN44
A[22] => LessThan5.IN44
A[23] => aux_OUT.IN0
A[23] => aux_OUT.IN0
A[23] => Add2.IN9
A[23] => Add3.IN41
A[23] => LessThan8.IN9
A[23] => aux_OUT.IN0
A[23] => aux_OUT.IN0
A[23] => aux_OUT.IN0
A[23] => ShiftLeft0.IN8
A[23] => ShiftRight0.IN8
A[23] => ShiftRight1.IN7
A[23] => Add0.IN10
A[23] => Add1.IN43
A[23] => LessThan2.IN43
A[23] => LessThan5.IN43
A[24] => aux_OUT.IN0
A[24] => aux_OUT.IN0
A[24] => Add2.IN8
A[24] => Add3.IN40
A[24] => LessThan8.IN8
A[24] => aux_OUT.IN0
A[24] => aux_OUT.IN0
A[24] => aux_OUT.IN0
A[24] => ShiftLeft0.IN7
A[24] => ShiftRight0.IN7
A[24] => ShiftRight1.IN6
A[24] => Add0.IN9
A[24] => Add1.IN42
A[24] => LessThan2.IN42
A[24] => LessThan5.IN42
A[25] => aux_OUT.IN0
A[25] => aux_OUT.IN0
A[25] => Add2.IN7
A[25] => Add3.IN39
A[25] => LessThan8.IN7
A[25] => aux_OUT.IN0
A[25] => aux_OUT.IN0
A[25] => aux_OUT.IN0
A[25] => ShiftLeft0.IN6
A[25] => ShiftRight0.IN6
A[25] => ShiftRight1.IN5
A[25] => Add0.IN8
A[25] => Add1.IN41
A[25] => LessThan2.IN41
A[25] => LessThan5.IN41
A[26] => aux_OUT.IN0
A[26] => aux_OUT.IN0
A[26] => Add2.IN6
A[26] => Add3.IN38
A[26] => LessThan8.IN6
A[26] => aux_OUT.IN0
A[26] => aux_OUT.IN0
A[26] => aux_OUT.IN0
A[26] => ShiftLeft0.IN5
A[26] => ShiftRight0.IN5
A[26] => ShiftRight1.IN4
A[26] => Add0.IN7
A[26] => Add1.IN40
A[26] => LessThan2.IN40
A[26] => LessThan5.IN40
A[27] => aux_OUT.IN0
A[27] => aux_OUT.IN0
A[27] => Add2.IN5
A[27] => Add3.IN37
A[27] => LessThan8.IN5
A[27] => aux_OUT.IN0
A[27] => aux_OUT.IN0
A[27] => aux_OUT.IN0
A[27] => ShiftLeft0.IN4
A[27] => ShiftRight0.IN4
A[27] => ShiftRight1.IN3
A[27] => Add0.IN6
A[27] => Add1.IN39
A[27] => LessThan2.IN39
A[27] => LessThan5.IN39
A[28] => aux_OUT.IN0
A[28] => aux_OUT.IN0
A[28] => Add2.IN4
A[28] => Add3.IN36
A[28] => LessThan8.IN4
A[28] => aux_OUT.IN0
A[28] => aux_OUT.IN0
A[28] => aux_OUT.IN0
A[28] => ShiftLeft0.IN3
A[28] => ShiftRight0.IN3
A[28] => ShiftRight1.IN2
A[28] => Add0.IN5
A[28] => Add1.IN38
A[28] => LessThan2.IN38
A[28] => LessThan5.IN38
A[29] => aux_OUT.IN0
A[29] => aux_OUT.IN0
A[29] => Add2.IN3
A[29] => Add3.IN35
A[29] => LessThan8.IN3
A[29] => aux_OUT.IN0
A[29] => aux_OUT.IN0
A[29] => aux_OUT.IN0
A[29] => ShiftLeft0.IN2
A[29] => ShiftRight0.IN2
A[29] => ShiftRight1.IN1
A[29] => Add0.IN4
A[29] => Add1.IN37
A[29] => LessThan2.IN37
A[29] => LessThan5.IN37
A[30] => aux_OUT.IN0
A[30] => aux_OUT.IN0
A[30] => Add2.IN2
A[30] => Add3.IN34
A[30] => LessThan8.IN2
A[30] => aux_OUT.IN0
A[30] => aux_OUT.IN0
A[30] => aux_OUT.IN0
A[30] => ShiftLeft0.IN1
A[30] => ShiftRight0.IN1
A[30] => ShiftRight1.IN0
A[30] => Add0.IN3
A[30] => Add1.IN36
A[30] => LessThan2.IN36
A[30] => LessThan5.IN36
A[31] => aux_OUT.IN0
A[31] => aux_OUT.IN0
A[31] => Add2.IN1
A[31] => Add3.IN33
A[31] => LessThan8.IN1
A[31] => aux_OUT.IN0
A[31] => aux_OUT.IN0
A[31] => aux_OUT.IN0
A[31] => Add0.IN1
A[31] => Add1.IN34
A[31] => LessThan2.IN34
A[31] => LessThan5.IN34
A[31] => Add0.IN2
A[31] => Add1.IN35
A[31] => process_1.IN0
A[31] => process_1.IN1
A[31] => LessThan2.IN35
A[31] => LessThan5.IN35
B[0] => aux_OUT.IN1
B[0] => aux_OUT.IN1
B[0] => Add2.IN64
B[0] => LessThan8.IN64
B[0] => aux_OUT.IN1
B[0] => aux_OUT.IN1
B[0] => aux_OUT.IN1
B[0] => ShiftLeft0.IN63
B[0] => ShiftRight0.IN63
B[0] => ShiftRight1.IN63
B[0] => Add0.IN66
B[0] => LessThan3.IN66
B[0] => LessThan6.IN66
B[0] => Add3.IN32
B[0] => Add1.IN33
B[1] => aux_OUT.IN1
B[1] => aux_OUT.IN1
B[1] => Add2.IN63
B[1] => LessThan8.IN63
B[1] => aux_OUT.IN1
B[1] => aux_OUT.IN1
B[1] => aux_OUT.IN1
B[1] => ShiftLeft0.IN62
B[1] => ShiftRight0.IN62
B[1] => ShiftRight1.IN62
B[1] => Add0.IN65
B[1] => LessThan3.IN65
B[1] => LessThan6.IN65
B[1] => Add3.IN31
B[1] => Add1.IN32
B[2] => aux_OUT.IN1
B[2] => aux_OUT.IN1
B[2] => Add2.IN62
B[2] => LessThan8.IN62
B[2] => aux_OUT.IN1
B[2] => aux_OUT.IN1
B[2] => aux_OUT.IN1
B[2] => ShiftLeft0.IN61
B[2] => ShiftRight0.IN61
B[2] => ShiftRight1.IN61
B[2] => Add0.IN64
B[2] => LessThan3.IN64
B[2] => LessThan6.IN64
B[2] => Add3.IN30
B[2] => Add1.IN31
B[3] => aux_OUT.IN1
B[3] => aux_OUT.IN1
B[3] => Add2.IN61
B[3] => LessThan8.IN61
B[3] => aux_OUT.IN1
B[3] => aux_OUT.IN1
B[3] => aux_OUT.IN1
B[3] => ShiftLeft0.IN60
B[3] => ShiftRight0.IN60
B[3] => ShiftRight1.IN60
B[3] => Add0.IN63
B[3] => LessThan3.IN63
B[3] => LessThan6.IN63
B[3] => Add3.IN29
B[3] => Add1.IN30
B[4] => aux_OUT.IN1
B[4] => aux_OUT.IN1
B[4] => Add2.IN60
B[4] => LessThan8.IN60
B[4] => aux_OUT.IN1
B[4] => aux_OUT.IN1
B[4] => aux_OUT.IN1
B[4] => ShiftLeft0.IN59
B[4] => ShiftRight0.IN59
B[4] => ShiftRight1.IN59
B[4] => Add0.IN62
B[4] => LessThan3.IN62
B[4] => LessThan6.IN62
B[4] => Add3.IN28
B[4] => Add1.IN29
B[5] => aux_OUT.IN1
B[5] => aux_OUT.IN1
B[5] => Add2.IN59
B[5] => LessThan8.IN59
B[5] => aux_OUT.IN1
B[5] => aux_OUT.IN1
B[5] => aux_OUT.IN1
B[5] => ShiftLeft0.IN58
B[5] => ShiftRight0.IN58
B[5] => ShiftRight1.IN58
B[5] => Add0.IN61
B[5] => LessThan3.IN61
B[5] => LessThan6.IN61
B[5] => Add3.IN27
B[5] => Add1.IN28
B[6] => aux_OUT.IN1
B[6] => aux_OUT.IN1
B[6] => Add2.IN58
B[6] => LessThan8.IN58
B[6] => aux_OUT.IN1
B[6] => aux_OUT.IN1
B[6] => aux_OUT.IN1
B[6] => ShiftLeft0.IN57
B[6] => ShiftRight0.IN57
B[6] => ShiftRight1.IN57
B[6] => Add0.IN60
B[6] => LessThan3.IN60
B[6] => LessThan6.IN60
B[6] => Add3.IN26
B[6] => Add1.IN27
B[7] => aux_OUT.IN1
B[7] => aux_OUT.IN1
B[7] => Add2.IN57
B[7] => LessThan8.IN57
B[7] => aux_OUT.IN1
B[7] => aux_OUT.IN1
B[7] => aux_OUT.IN1
B[7] => ShiftLeft0.IN56
B[7] => ShiftRight0.IN56
B[7] => ShiftRight1.IN56
B[7] => Add0.IN59
B[7] => LessThan3.IN59
B[7] => LessThan6.IN59
B[7] => Add3.IN25
B[7] => Add1.IN26
B[8] => aux_OUT.IN1
B[8] => aux_OUT.IN1
B[8] => Add2.IN56
B[8] => LessThan8.IN56
B[8] => aux_OUT.IN1
B[8] => aux_OUT.IN1
B[8] => aux_OUT.IN1
B[8] => ShiftLeft0.IN55
B[8] => ShiftRight0.IN55
B[8] => ShiftRight1.IN55
B[8] => Add0.IN58
B[8] => LessThan3.IN58
B[8] => LessThan6.IN58
B[8] => Add3.IN24
B[8] => Add1.IN25
B[9] => aux_OUT.IN1
B[9] => aux_OUT.IN1
B[9] => Add2.IN55
B[9] => LessThan8.IN55
B[9] => aux_OUT.IN1
B[9] => aux_OUT.IN1
B[9] => aux_OUT.IN1
B[9] => ShiftLeft0.IN54
B[9] => ShiftRight0.IN54
B[9] => ShiftRight1.IN54
B[9] => Add0.IN57
B[9] => LessThan3.IN57
B[9] => LessThan6.IN57
B[9] => Add3.IN23
B[9] => Add1.IN24
B[10] => aux_OUT.IN1
B[10] => aux_OUT.IN1
B[10] => Add2.IN54
B[10] => LessThan8.IN54
B[10] => aux_OUT.IN1
B[10] => aux_OUT.IN1
B[10] => aux_OUT.IN1
B[10] => ShiftLeft0.IN53
B[10] => ShiftRight0.IN53
B[10] => ShiftRight1.IN53
B[10] => Add0.IN56
B[10] => LessThan3.IN56
B[10] => LessThan6.IN56
B[10] => Add3.IN22
B[10] => Add1.IN23
B[11] => aux_OUT.IN1
B[11] => aux_OUT.IN1
B[11] => Add2.IN53
B[11] => LessThan8.IN53
B[11] => aux_OUT.IN1
B[11] => aux_OUT.IN1
B[11] => aux_OUT.IN1
B[11] => ShiftLeft0.IN52
B[11] => ShiftRight0.IN52
B[11] => ShiftRight1.IN52
B[11] => Add0.IN55
B[11] => LessThan3.IN55
B[11] => LessThan6.IN55
B[11] => Add3.IN21
B[11] => Add1.IN22
B[12] => aux_OUT.IN1
B[12] => aux_OUT.IN1
B[12] => Add2.IN52
B[12] => LessThan8.IN52
B[12] => aux_OUT.IN1
B[12] => aux_OUT.IN1
B[12] => aux_OUT.IN1
B[12] => ShiftLeft0.IN51
B[12] => ShiftRight0.IN51
B[12] => ShiftRight1.IN51
B[12] => Add0.IN54
B[12] => LessThan3.IN54
B[12] => LessThan6.IN54
B[12] => Add3.IN20
B[12] => Add1.IN21
B[13] => aux_OUT.IN1
B[13] => aux_OUT.IN1
B[13] => Add2.IN51
B[13] => LessThan8.IN51
B[13] => aux_OUT.IN1
B[13] => aux_OUT.IN1
B[13] => aux_OUT.IN1
B[13] => ShiftLeft0.IN50
B[13] => ShiftRight0.IN50
B[13] => ShiftRight1.IN50
B[13] => Add0.IN53
B[13] => LessThan3.IN53
B[13] => LessThan6.IN53
B[13] => Add3.IN19
B[13] => Add1.IN20
B[14] => aux_OUT.IN1
B[14] => aux_OUT.IN1
B[14] => Add2.IN50
B[14] => LessThan8.IN50
B[14] => aux_OUT.IN1
B[14] => aux_OUT.IN1
B[14] => aux_OUT.IN1
B[14] => ShiftLeft0.IN49
B[14] => ShiftRight0.IN49
B[14] => ShiftRight1.IN49
B[14] => Add0.IN52
B[14] => LessThan3.IN52
B[14] => LessThan6.IN52
B[14] => Add3.IN18
B[14] => Add1.IN19
B[15] => aux_OUT.IN1
B[15] => aux_OUT.IN1
B[15] => Add2.IN49
B[15] => LessThan8.IN49
B[15] => aux_OUT.IN1
B[15] => aux_OUT.IN1
B[15] => aux_OUT.IN1
B[15] => ShiftLeft0.IN48
B[15] => ShiftRight0.IN48
B[15] => ShiftRight1.IN48
B[15] => Add0.IN51
B[15] => LessThan3.IN51
B[15] => LessThan6.IN51
B[15] => Add3.IN17
B[15] => Add1.IN18
B[16] => aux_OUT.IN1
B[16] => aux_OUT.IN1
B[16] => Add2.IN48
B[16] => LessThan8.IN48
B[16] => aux_OUT.IN1
B[16] => aux_OUT.IN1
B[16] => aux_OUT.IN1
B[16] => ShiftLeft0.IN47
B[16] => ShiftRight0.IN47
B[16] => ShiftRight1.IN47
B[16] => Add0.IN50
B[16] => LessThan3.IN50
B[16] => LessThan6.IN50
B[16] => Add3.IN16
B[16] => Add1.IN17
B[17] => aux_OUT.IN1
B[17] => aux_OUT.IN1
B[17] => Add2.IN47
B[17] => LessThan8.IN47
B[17] => aux_OUT.IN1
B[17] => aux_OUT.IN1
B[17] => aux_OUT.IN1
B[17] => ShiftLeft0.IN46
B[17] => ShiftRight0.IN46
B[17] => ShiftRight1.IN46
B[17] => Add0.IN49
B[17] => LessThan3.IN49
B[17] => LessThan6.IN49
B[17] => Add3.IN15
B[17] => Add1.IN16
B[18] => aux_OUT.IN1
B[18] => aux_OUT.IN1
B[18] => Add2.IN46
B[18] => LessThan8.IN46
B[18] => aux_OUT.IN1
B[18] => aux_OUT.IN1
B[18] => aux_OUT.IN1
B[18] => ShiftLeft0.IN45
B[18] => ShiftRight0.IN45
B[18] => ShiftRight1.IN45
B[18] => Add0.IN48
B[18] => LessThan3.IN48
B[18] => LessThan6.IN48
B[18] => Add3.IN14
B[18] => Add1.IN15
B[19] => aux_OUT.IN1
B[19] => aux_OUT.IN1
B[19] => Add2.IN45
B[19] => LessThan8.IN45
B[19] => aux_OUT.IN1
B[19] => aux_OUT.IN1
B[19] => aux_OUT.IN1
B[19] => ShiftLeft0.IN44
B[19] => ShiftRight0.IN44
B[19] => ShiftRight1.IN44
B[19] => Add0.IN47
B[19] => LessThan3.IN47
B[19] => LessThan6.IN47
B[19] => Add3.IN13
B[19] => Add1.IN14
B[20] => aux_OUT.IN1
B[20] => aux_OUT.IN1
B[20] => Add2.IN44
B[20] => LessThan8.IN44
B[20] => aux_OUT.IN1
B[20] => aux_OUT.IN1
B[20] => aux_OUT.IN1
B[20] => ShiftLeft0.IN43
B[20] => ShiftRight0.IN43
B[20] => ShiftRight1.IN43
B[20] => Add0.IN46
B[20] => LessThan3.IN46
B[20] => LessThan6.IN46
B[20] => Add3.IN12
B[20] => Add1.IN13
B[21] => aux_OUT.IN1
B[21] => aux_OUT.IN1
B[21] => Add2.IN43
B[21] => LessThan8.IN43
B[21] => aux_OUT.IN1
B[21] => aux_OUT.IN1
B[21] => aux_OUT.IN1
B[21] => ShiftLeft0.IN42
B[21] => ShiftRight0.IN42
B[21] => ShiftRight1.IN42
B[21] => Add0.IN45
B[21] => LessThan3.IN45
B[21] => LessThan6.IN45
B[21] => Add3.IN11
B[21] => Add1.IN12
B[22] => aux_OUT.IN1
B[22] => aux_OUT.IN1
B[22] => Add2.IN42
B[22] => LessThan8.IN42
B[22] => aux_OUT.IN1
B[22] => aux_OUT.IN1
B[22] => aux_OUT.IN1
B[22] => ShiftLeft0.IN41
B[22] => ShiftRight0.IN41
B[22] => ShiftRight1.IN41
B[22] => Add0.IN44
B[22] => LessThan3.IN44
B[22] => LessThan6.IN44
B[22] => Add3.IN10
B[22] => Add1.IN11
B[23] => aux_OUT.IN1
B[23] => aux_OUT.IN1
B[23] => Add2.IN41
B[23] => LessThan8.IN41
B[23] => aux_OUT.IN1
B[23] => aux_OUT.IN1
B[23] => aux_OUT.IN1
B[23] => ShiftLeft0.IN40
B[23] => ShiftRight0.IN40
B[23] => ShiftRight1.IN40
B[23] => Add0.IN43
B[23] => LessThan3.IN43
B[23] => LessThan6.IN43
B[23] => Add3.IN9
B[23] => Add1.IN10
B[24] => aux_OUT.IN1
B[24] => aux_OUT.IN1
B[24] => Add2.IN40
B[24] => LessThan8.IN40
B[24] => aux_OUT.IN1
B[24] => aux_OUT.IN1
B[24] => aux_OUT.IN1
B[24] => ShiftLeft0.IN39
B[24] => ShiftRight0.IN39
B[24] => ShiftRight1.IN39
B[24] => Add0.IN42
B[24] => LessThan3.IN42
B[24] => LessThan6.IN42
B[24] => Add3.IN8
B[24] => Add1.IN9
B[25] => aux_OUT.IN1
B[25] => aux_OUT.IN1
B[25] => Add2.IN39
B[25] => LessThan8.IN39
B[25] => aux_OUT.IN1
B[25] => aux_OUT.IN1
B[25] => aux_OUT.IN1
B[25] => ShiftLeft0.IN38
B[25] => ShiftRight0.IN38
B[25] => ShiftRight1.IN38
B[25] => Add0.IN41
B[25] => LessThan3.IN41
B[25] => LessThan6.IN41
B[25] => Add3.IN7
B[25] => Add1.IN8
B[26] => aux_OUT.IN1
B[26] => aux_OUT.IN1
B[26] => Add2.IN38
B[26] => LessThan8.IN38
B[26] => aux_OUT.IN1
B[26] => aux_OUT.IN1
B[26] => aux_OUT.IN1
B[26] => ShiftLeft0.IN37
B[26] => ShiftRight0.IN37
B[26] => ShiftRight1.IN37
B[26] => Add0.IN40
B[26] => LessThan3.IN40
B[26] => LessThan6.IN40
B[26] => Add3.IN6
B[26] => Add1.IN7
B[27] => aux_OUT.IN1
B[27] => aux_OUT.IN1
B[27] => Add2.IN37
B[27] => LessThan8.IN37
B[27] => aux_OUT.IN1
B[27] => aux_OUT.IN1
B[27] => aux_OUT.IN1
B[27] => ShiftLeft0.IN36
B[27] => ShiftRight0.IN36
B[27] => ShiftRight1.IN36
B[27] => Add0.IN39
B[27] => LessThan3.IN39
B[27] => LessThan6.IN39
B[27] => Add3.IN5
B[27] => Add1.IN6
B[28] => aux_OUT.IN1
B[28] => aux_OUT.IN1
B[28] => Add2.IN36
B[28] => LessThan8.IN36
B[28] => aux_OUT.IN1
B[28] => aux_OUT.IN1
B[28] => aux_OUT.IN1
B[28] => ShiftLeft0.IN35
B[28] => ShiftRight0.IN35
B[28] => ShiftRight1.IN35
B[28] => Add0.IN38
B[28] => LessThan3.IN38
B[28] => LessThan6.IN38
B[28] => Add3.IN4
B[28] => Add1.IN5
B[29] => aux_OUT.IN1
B[29] => aux_OUT.IN1
B[29] => Add2.IN35
B[29] => LessThan8.IN35
B[29] => aux_OUT.IN1
B[29] => aux_OUT.IN1
B[29] => aux_OUT.IN1
B[29] => ShiftLeft0.IN34
B[29] => ShiftRight0.IN34
B[29] => ShiftRight1.IN34
B[29] => Add0.IN37
B[29] => LessThan3.IN37
B[29] => LessThan6.IN37
B[29] => Add3.IN3
B[29] => Add1.IN4
B[30] => aux_OUT.IN1
B[30] => aux_OUT.IN1
B[30] => Add2.IN34
B[30] => LessThan8.IN34
B[30] => aux_OUT.IN1
B[30] => aux_OUT.IN1
B[30] => aux_OUT.IN1
B[30] => ShiftLeft0.IN33
B[30] => ShiftRight0.IN33
B[30] => ShiftRight1.IN33
B[30] => Add0.IN36
B[30] => LessThan3.IN36
B[30] => LessThan6.IN36
B[30] => Add3.IN2
B[30] => Add1.IN3
B[31] => aux_OUT.IN1
B[31] => aux_OUT.IN1
B[31] => Add2.IN33
B[31] => LessThan8.IN33
B[31] => aux_OUT.IN1
B[31] => aux_OUT.IN1
B[31] => aux_OUT.IN1
B[31] => ShiftLeft0.IN32
B[31] => ShiftRight0.IN32
B[31] => ShiftRight1.IN31
B[31] => ShiftRight1.IN32
B[31] => Add0.IN34
B[31] => LessThan3.IN34
B[31] => LessThan6.IN34
B[31] => Add0.IN35
B[31] => process_1.IN1
B[31] => LessThan3.IN35
B[31] => LessThan6.IN35
B[31] => Add3.IN1
B[31] => Add1.IN1
B[31] => Add1.IN2
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ovfl <= ovfl.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|EXECUTE:EXECUTE_inst1|ControleULA:ControleULA_inst1
OpALU[0] => Equal0.IN5
OpALU[0] => Equal1.IN5
OpALU[0] => Equal2.IN5
OpALU[0] => Equal3.IN5
OpALU[0] => Equal4.IN5
OpALU[1] => Equal0.IN4
OpALU[1] => Equal1.IN4
OpALU[1] => Equal2.IN4
OpALU[1] => Equal3.IN4
OpALU[1] => Equal4.IN4
OpALU[2] => Equal0.IN3
OpALU[2] => Equal1.IN3
OpALU[2] => Equal2.IN3
OpALU[2] => Equal3.IN3
OpALU[2] => Equal4.IN3
funct[0] => Mux3.IN10
funct[1] => Mux0.IN5
funct[1] => Mux1.IN5
funct[1] => Mux2.IN10
funct[1] => Mux3.IN9
funct[2] => Mux0.IN4
funct[2] => Mux1.IN4
funct[2] => Mux2.IN9
funct[2] => Mux3.IN8
funct[3] => Mux2.IN8
funct[4] => ~NO_FANOUT~
funct[5] => ~NO_FANOUT~
ALUctrl[0] <= ALUctrl_out[0].DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[1] <= ALUctrl_out[1].DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[2] <= ALUctrl_out[2].DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[3] <= ALUctrl_out[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|EX_MEM:EX_MEM_inst1
clk => MemparaReg_WB[0]~reg0.CLK
clk => MemparaReg_WB[1]~reg0.CLK
clk => EscreveReg_WB~reg0.CLK
clk => EscreveMem_MEM~reg0.CLK
clk => BranchNot_MEM~reg0.CLK
clk => Branch_MEM~reg0.CLK
clk => LinkAddr_out[0]~reg0.CLK
clk => LinkAddr_out[1]~reg0.CLK
clk => LinkAddr_out[2]~reg0.CLK
clk => LinkAddr_out[3]~reg0.CLK
clk => LinkAddr_out[4]~reg0.CLK
clk => LinkAddr_out[5]~reg0.CLK
clk => LinkAddr_out[6]~reg0.CLK
clk => LinkAddr_out[7]~reg0.CLK
clk => LinkAddr_out[8]~reg0.CLK
clk => LinkAddr_out[9]~reg0.CLK
clk => LinkAddr_out[10]~reg0.CLK
clk => LinkAddr_out[11]~reg0.CLK
clk => LinkAddr_out[12]~reg0.CLK
clk => LinkAddr_out[13]~reg0.CLK
clk => LinkAddr_out[14]~reg0.CLK
clk => LinkAddr_out[15]~reg0.CLK
clk => LinkAddr_out[16]~reg0.CLK
clk => LinkAddr_out[17]~reg0.CLK
clk => LinkAddr_out[18]~reg0.CLK
clk => LinkAddr_out[19]~reg0.CLK
clk => LinkAddr_out[20]~reg0.CLK
clk => LinkAddr_out[21]~reg0.CLK
clk => LinkAddr_out[22]~reg0.CLK
clk => LinkAddr_out[23]~reg0.CLK
clk => LinkAddr_out[24]~reg0.CLK
clk => LinkAddr_out[25]~reg0.CLK
clk => LinkAddr_out[26]~reg0.CLK
clk => LinkAddr_out[27]~reg0.CLK
clk => LinkAddr_out[28]~reg0.CLK
clk => LinkAddr_out[29]~reg0.CLK
clk => LinkAddr_out[30]~reg0.CLK
clk => LinkAddr_out[31]~reg0.CLK
clk => rdOut_out[0]~reg0.CLK
clk => rdOut_out[1]~reg0.CLK
clk => rdOut_out[2]~reg0.CLK
clk => rdOut_out[3]~reg0.CLK
clk => rdOut_out[4]~reg0.CLK
clk => reg2_out[0]~reg0.CLK
clk => reg2_out[1]~reg0.CLK
clk => reg2_out[2]~reg0.CLK
clk => reg2_out[3]~reg0.CLK
clk => reg2_out[4]~reg0.CLK
clk => reg2_out[5]~reg0.CLK
clk => reg2_out[6]~reg0.CLK
clk => reg2_out[7]~reg0.CLK
clk => reg2_out[8]~reg0.CLK
clk => reg2_out[9]~reg0.CLK
clk => reg2_out[10]~reg0.CLK
clk => reg2_out[11]~reg0.CLK
clk => reg2_out[12]~reg0.CLK
clk => reg2_out[13]~reg0.CLK
clk => reg2_out[14]~reg0.CLK
clk => reg2_out[15]~reg0.CLK
clk => reg2_out[16]~reg0.CLK
clk => reg2_out[17]~reg0.CLK
clk => reg2_out[18]~reg0.CLK
clk => reg2_out[19]~reg0.CLK
clk => reg2_out[20]~reg0.CLK
clk => reg2_out[21]~reg0.CLK
clk => reg2_out[22]~reg0.CLK
clk => reg2_out[23]~reg0.CLK
clk => reg2_out[24]~reg0.CLK
clk => reg2_out[25]~reg0.CLK
clk => reg2_out[26]~reg0.CLK
clk => reg2_out[27]~reg0.CLK
clk => reg2_out[28]~reg0.CLK
clk => reg2_out[29]~reg0.CLK
clk => reg2_out[30]~reg0.CLK
clk => reg2_out[31]~reg0.CLK
clk => ALUresultado_out[0]~reg0.CLK
clk => ALUresultado_out[1]~reg0.CLK
clk => ALUresultado_out[2]~reg0.CLK
clk => ALUresultado_out[3]~reg0.CLK
clk => ALUresultado_out[4]~reg0.CLK
clk => ALUresultado_out[5]~reg0.CLK
clk => ALUresultado_out[6]~reg0.CLK
clk => ALUresultado_out[7]~reg0.CLK
clk => ALUresultado_out[8]~reg0.CLK
clk => ALUresultado_out[9]~reg0.CLK
clk => ALUresultado_out[10]~reg0.CLK
clk => ALUresultado_out[11]~reg0.CLK
clk => ALUresultado_out[12]~reg0.CLK
clk => ALUresultado_out[13]~reg0.CLK
clk => ALUresultado_out[14]~reg0.CLK
clk => ALUresultado_out[15]~reg0.CLK
clk => ALUresultado_out[16]~reg0.CLK
clk => ALUresultado_out[17]~reg0.CLK
clk => ALUresultado_out[18]~reg0.CLK
clk => ALUresultado_out[19]~reg0.CLK
clk => ALUresultado_out[20]~reg0.CLK
clk => ALUresultado_out[21]~reg0.CLK
clk => ALUresultado_out[22]~reg0.CLK
clk => ALUresultado_out[23]~reg0.CLK
clk => ALUresultado_out[24]~reg0.CLK
clk => ALUresultado_out[25]~reg0.CLK
clk => ALUresultado_out[26]~reg0.CLK
clk => ALUresultado_out[27]~reg0.CLK
clk => ALUresultado_out[28]~reg0.CLK
clk => ALUresultado_out[29]~reg0.CLK
clk => ALUresultado_out[30]~reg0.CLK
clk => ALUresultado_out[31]~reg0.CLK
clk => ALUzero_out~reg0.CLK
clk => BranchAddr_out[0]~reg0.CLK
clk => BranchAddr_out[1]~reg0.CLK
clk => BranchAddr_out[2]~reg0.CLK
clk => BranchAddr_out[3]~reg0.CLK
clk => BranchAddr_out[4]~reg0.CLK
clk => BranchAddr_out[5]~reg0.CLK
clk => BranchAddr_out[6]~reg0.CLK
clk => BranchAddr_out[7]~reg0.CLK
clk => BranchAddr_out[8]~reg0.CLK
clk => BranchAddr_out[9]~reg0.CLK
clk => BranchAddr_out[10]~reg0.CLK
clk => BranchAddr_out[11]~reg0.CLK
clk => BranchAddr_out[12]~reg0.CLK
clk => BranchAddr_out[13]~reg0.CLK
clk => BranchAddr_out[14]~reg0.CLK
clk => BranchAddr_out[15]~reg0.CLK
clk => BranchAddr_out[16]~reg0.CLK
clk => BranchAddr_out[17]~reg0.CLK
clk => BranchAddr_out[18]~reg0.CLK
clk => BranchAddr_out[19]~reg0.CLK
clk => BranchAddr_out[20]~reg0.CLK
clk => BranchAddr_out[21]~reg0.CLK
clk => BranchAddr_out[22]~reg0.CLK
clk => BranchAddr_out[23]~reg0.CLK
clk => BranchAddr_out[24]~reg0.CLK
clk => BranchAddr_out[25]~reg0.CLK
clk => BranchAddr_out[26]~reg0.CLK
clk => BranchAddr_out[27]~reg0.CLK
clk => BranchAddr_out[28]~reg0.CLK
clk => BranchAddr_out[29]~reg0.CLK
clk => BranchAddr_out[30]~reg0.CLK
clk => BranchAddr_out[31]~reg0.CLK
BranchAddr[0] => BranchAddr_out[0]~reg0.DATAIN
BranchAddr[1] => BranchAddr_out[1]~reg0.DATAIN
BranchAddr[2] => BranchAddr_out[2]~reg0.DATAIN
BranchAddr[3] => BranchAddr_out[3]~reg0.DATAIN
BranchAddr[4] => BranchAddr_out[4]~reg0.DATAIN
BranchAddr[5] => BranchAddr_out[5]~reg0.DATAIN
BranchAddr[6] => BranchAddr_out[6]~reg0.DATAIN
BranchAddr[7] => BranchAddr_out[7]~reg0.DATAIN
BranchAddr[8] => BranchAddr_out[8]~reg0.DATAIN
BranchAddr[9] => BranchAddr_out[9]~reg0.DATAIN
BranchAddr[10] => BranchAddr_out[10]~reg0.DATAIN
BranchAddr[11] => BranchAddr_out[11]~reg0.DATAIN
BranchAddr[12] => BranchAddr_out[12]~reg0.DATAIN
BranchAddr[13] => BranchAddr_out[13]~reg0.DATAIN
BranchAddr[14] => BranchAddr_out[14]~reg0.DATAIN
BranchAddr[15] => BranchAddr_out[15]~reg0.DATAIN
BranchAddr[16] => BranchAddr_out[16]~reg0.DATAIN
BranchAddr[17] => BranchAddr_out[17]~reg0.DATAIN
BranchAddr[18] => BranchAddr_out[18]~reg0.DATAIN
BranchAddr[19] => BranchAddr_out[19]~reg0.DATAIN
BranchAddr[20] => BranchAddr_out[20]~reg0.DATAIN
BranchAddr[21] => BranchAddr_out[21]~reg0.DATAIN
BranchAddr[22] => BranchAddr_out[22]~reg0.DATAIN
BranchAddr[23] => BranchAddr_out[23]~reg0.DATAIN
BranchAddr[24] => BranchAddr_out[24]~reg0.DATAIN
BranchAddr[25] => BranchAddr_out[25]~reg0.DATAIN
BranchAddr[26] => BranchAddr_out[26]~reg0.DATAIN
BranchAddr[27] => BranchAddr_out[27]~reg0.DATAIN
BranchAddr[28] => BranchAddr_out[28]~reg0.DATAIN
BranchAddr[29] => BranchAddr_out[29]~reg0.DATAIN
BranchAddr[30] => BranchAddr_out[30]~reg0.DATAIN
BranchAddr[31] => BranchAddr_out[31]~reg0.DATAIN
ALUzero => ALUzero_out~reg0.DATAIN
ALUresultado[0] => ALUresultado_out[0]~reg0.DATAIN
ALUresultado[1] => ALUresultado_out[1]~reg0.DATAIN
ALUresultado[2] => ALUresultado_out[2]~reg0.DATAIN
ALUresultado[3] => ALUresultado_out[3]~reg0.DATAIN
ALUresultado[4] => ALUresultado_out[4]~reg0.DATAIN
ALUresultado[5] => ALUresultado_out[5]~reg0.DATAIN
ALUresultado[6] => ALUresultado_out[6]~reg0.DATAIN
ALUresultado[7] => ALUresultado_out[7]~reg0.DATAIN
ALUresultado[8] => ALUresultado_out[8]~reg0.DATAIN
ALUresultado[9] => ALUresultado_out[9]~reg0.DATAIN
ALUresultado[10] => ALUresultado_out[10]~reg0.DATAIN
ALUresultado[11] => ALUresultado_out[11]~reg0.DATAIN
ALUresultado[12] => ALUresultado_out[12]~reg0.DATAIN
ALUresultado[13] => ALUresultado_out[13]~reg0.DATAIN
ALUresultado[14] => ALUresultado_out[14]~reg0.DATAIN
ALUresultado[15] => ALUresultado_out[15]~reg0.DATAIN
ALUresultado[16] => ALUresultado_out[16]~reg0.DATAIN
ALUresultado[17] => ALUresultado_out[17]~reg0.DATAIN
ALUresultado[18] => ALUresultado_out[18]~reg0.DATAIN
ALUresultado[19] => ALUresultado_out[19]~reg0.DATAIN
ALUresultado[20] => ALUresultado_out[20]~reg0.DATAIN
ALUresultado[21] => ALUresultado_out[21]~reg0.DATAIN
ALUresultado[22] => ALUresultado_out[22]~reg0.DATAIN
ALUresultado[23] => ALUresultado_out[23]~reg0.DATAIN
ALUresultado[24] => ALUresultado_out[24]~reg0.DATAIN
ALUresultado[25] => ALUresultado_out[25]~reg0.DATAIN
ALUresultado[26] => ALUresultado_out[26]~reg0.DATAIN
ALUresultado[27] => ALUresultado_out[27]~reg0.DATAIN
ALUresultado[28] => ALUresultado_out[28]~reg0.DATAIN
ALUresultado[29] => ALUresultado_out[29]~reg0.DATAIN
ALUresultado[30] => ALUresultado_out[30]~reg0.DATAIN
ALUresultado[31] => ALUresultado_out[31]~reg0.DATAIN
reg2[0] => reg2_out[0]~reg0.DATAIN
reg2[1] => reg2_out[1]~reg0.DATAIN
reg2[2] => reg2_out[2]~reg0.DATAIN
reg2[3] => reg2_out[3]~reg0.DATAIN
reg2[4] => reg2_out[4]~reg0.DATAIN
reg2[5] => reg2_out[5]~reg0.DATAIN
reg2[6] => reg2_out[6]~reg0.DATAIN
reg2[7] => reg2_out[7]~reg0.DATAIN
reg2[8] => reg2_out[8]~reg0.DATAIN
reg2[9] => reg2_out[9]~reg0.DATAIN
reg2[10] => reg2_out[10]~reg0.DATAIN
reg2[11] => reg2_out[11]~reg0.DATAIN
reg2[12] => reg2_out[12]~reg0.DATAIN
reg2[13] => reg2_out[13]~reg0.DATAIN
reg2[14] => reg2_out[14]~reg0.DATAIN
reg2[15] => reg2_out[15]~reg0.DATAIN
reg2[16] => reg2_out[16]~reg0.DATAIN
reg2[17] => reg2_out[17]~reg0.DATAIN
reg2[18] => reg2_out[18]~reg0.DATAIN
reg2[19] => reg2_out[19]~reg0.DATAIN
reg2[20] => reg2_out[20]~reg0.DATAIN
reg2[21] => reg2_out[21]~reg0.DATAIN
reg2[22] => reg2_out[22]~reg0.DATAIN
reg2[23] => reg2_out[23]~reg0.DATAIN
reg2[24] => reg2_out[24]~reg0.DATAIN
reg2[25] => reg2_out[25]~reg0.DATAIN
reg2[26] => reg2_out[26]~reg0.DATAIN
reg2[27] => reg2_out[27]~reg0.DATAIN
reg2[28] => reg2_out[28]~reg0.DATAIN
reg2[29] => reg2_out[29]~reg0.DATAIN
reg2[30] => reg2_out[30]~reg0.DATAIN
reg2[31] => reg2_out[31]~reg0.DATAIN
rdOut[0] => rdOut_out[0]~reg0.DATAIN
rdOut[1] => rdOut_out[1]~reg0.DATAIN
rdOut[2] => rdOut_out[2]~reg0.DATAIN
rdOut[3] => rdOut_out[3]~reg0.DATAIN
rdOut[4] => rdOut_out[4]~reg0.DATAIN
LinkAddr[0] => LinkAddr_out[0]~reg0.DATAIN
LinkAddr[1] => LinkAddr_out[1]~reg0.DATAIN
LinkAddr[2] => LinkAddr_out[2]~reg0.DATAIN
LinkAddr[3] => LinkAddr_out[3]~reg0.DATAIN
LinkAddr[4] => LinkAddr_out[4]~reg0.DATAIN
LinkAddr[5] => LinkAddr_out[5]~reg0.DATAIN
LinkAddr[6] => LinkAddr_out[6]~reg0.DATAIN
LinkAddr[7] => LinkAddr_out[7]~reg0.DATAIN
LinkAddr[8] => LinkAddr_out[8]~reg0.DATAIN
LinkAddr[9] => LinkAddr_out[9]~reg0.DATAIN
LinkAddr[10] => LinkAddr_out[10]~reg0.DATAIN
LinkAddr[11] => LinkAddr_out[11]~reg0.DATAIN
LinkAddr[12] => LinkAddr_out[12]~reg0.DATAIN
LinkAddr[13] => LinkAddr_out[13]~reg0.DATAIN
LinkAddr[14] => LinkAddr_out[14]~reg0.DATAIN
LinkAddr[15] => LinkAddr_out[15]~reg0.DATAIN
LinkAddr[16] => LinkAddr_out[16]~reg0.DATAIN
LinkAddr[17] => LinkAddr_out[17]~reg0.DATAIN
LinkAddr[18] => LinkAddr_out[18]~reg0.DATAIN
LinkAddr[19] => LinkAddr_out[19]~reg0.DATAIN
LinkAddr[20] => LinkAddr_out[20]~reg0.DATAIN
LinkAddr[21] => LinkAddr_out[21]~reg0.DATAIN
LinkAddr[22] => LinkAddr_out[22]~reg0.DATAIN
LinkAddr[23] => LinkAddr_out[23]~reg0.DATAIN
LinkAddr[24] => LinkAddr_out[24]~reg0.DATAIN
LinkAddr[25] => LinkAddr_out[25]~reg0.DATAIN
LinkAddr[26] => LinkAddr_out[26]~reg0.DATAIN
LinkAddr[27] => LinkAddr_out[27]~reg0.DATAIN
LinkAddr[28] => LinkAddr_out[28]~reg0.DATAIN
LinkAddr[29] => LinkAddr_out[29]~reg0.DATAIN
LinkAddr[30] => LinkAddr_out[30]~reg0.DATAIN
LinkAddr[31] => LinkAddr_out[31]~reg0.DATAIN
Branch => Branch_MEM~reg0.DATAIN
BranchNot => BranchNot_MEM~reg0.DATAIN
EscreveMem => EscreveMem_MEM~reg0.DATAIN
EscreveReg => EscreveReg_WB~reg0.DATAIN
MemparaReg[0] => MemparaReg_WB[0]~reg0.DATAIN
MemparaReg[1] => MemparaReg_WB[1]~reg0.DATAIN
Branch_MEM <= Branch_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchNot_MEM <= BranchNot_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveMem_MEM <= EscreveMem_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
EscreveReg_WB <= EscreveReg_WB~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg_WB[0] <= MemparaReg_WB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg_WB[1] <= MemparaReg_WB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[0] <= BranchAddr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[1] <= BranchAddr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[2] <= BranchAddr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[3] <= BranchAddr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[4] <= BranchAddr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[5] <= BranchAddr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[6] <= BranchAddr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[7] <= BranchAddr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[8] <= BranchAddr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[9] <= BranchAddr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[10] <= BranchAddr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[11] <= BranchAddr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[12] <= BranchAddr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[13] <= BranchAddr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[14] <= BranchAddr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[15] <= BranchAddr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[16] <= BranchAddr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[17] <= BranchAddr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[18] <= BranchAddr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[19] <= BranchAddr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[20] <= BranchAddr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[21] <= BranchAddr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[22] <= BranchAddr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[23] <= BranchAddr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[24] <= BranchAddr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[25] <= BranchAddr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[26] <= BranchAddr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[27] <= BranchAddr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[28] <= BranchAddr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[29] <= BranchAddr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[30] <= BranchAddr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BranchAddr_out[31] <= BranchAddr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUzero_out <= ALUzero_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[0] <= ALUresultado_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[1] <= ALUresultado_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[2] <= ALUresultado_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[3] <= ALUresultado_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[4] <= ALUresultado_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[5] <= ALUresultado_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[6] <= ALUresultado_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[7] <= ALUresultado_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[8] <= ALUresultado_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[9] <= ALUresultado_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[10] <= ALUresultado_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[11] <= ALUresultado_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[12] <= ALUresultado_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[13] <= ALUresultado_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[14] <= ALUresultado_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[15] <= ALUresultado_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[16] <= ALUresultado_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[17] <= ALUresultado_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[18] <= ALUresultado_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[19] <= ALUresultado_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[20] <= ALUresultado_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[21] <= ALUresultado_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[22] <= ALUresultado_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[23] <= ALUresultado_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[24] <= ALUresultado_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[25] <= ALUresultado_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[26] <= ALUresultado_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[27] <= ALUresultado_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[28] <= ALUresultado_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[29] <= ALUresultado_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[30] <= ALUresultado_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresultado_out[31] <= ALUresultado_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[0] <= reg2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[1] <= reg2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[2] <= reg2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[3] <= reg2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[4] <= reg2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[5] <= reg2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[6] <= reg2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[7] <= reg2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[8] <= reg2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[9] <= reg2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[10] <= reg2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[11] <= reg2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[12] <= reg2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[13] <= reg2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[14] <= reg2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[15] <= reg2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[16] <= reg2_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[17] <= reg2_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[18] <= reg2_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[19] <= reg2_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[20] <= reg2_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[21] <= reg2_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[22] <= reg2_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[23] <= reg2_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[24] <= reg2_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[25] <= reg2_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[26] <= reg2_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[27] <= reg2_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[28] <= reg2_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[29] <= reg2_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[30] <= reg2_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_out[31] <= reg2_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[0] <= rdOut_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[1] <= rdOut_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[2] <= rdOut_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[3] <= rdOut_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[4] <= rdOut_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[0] <= LinkAddr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[1] <= LinkAddr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[2] <= LinkAddr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[3] <= LinkAddr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[4] <= LinkAddr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[5] <= LinkAddr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[6] <= LinkAddr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[7] <= LinkAddr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[8] <= LinkAddr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[9] <= LinkAddr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[10] <= LinkAddr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[11] <= LinkAddr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[12] <= LinkAddr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[13] <= LinkAddr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[14] <= LinkAddr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[15] <= LinkAddr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[16] <= LinkAddr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[17] <= LinkAddr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[18] <= LinkAddr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[19] <= LinkAddr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[20] <= LinkAddr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[21] <= LinkAddr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[22] <= LinkAddr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[23] <= LinkAddr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[24] <= LinkAddr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[25] <= LinkAddr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[26] <= LinkAddr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[27] <= LinkAddr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[28] <= LinkAddr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[29] <= LinkAddr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[30] <= LinkAddr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[31] <= LinkAddr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|MEMORY:MEMORY_inst1
clk => MemD:MemD_inst1.clock
wraddr[0] => ~NO_FANOUT~
wraddr[1] => ~NO_FANOUT~
wraddr[2] => MemD:MemD_inst1.address[0]
wraddr[3] => MemD:MemD_inst1.address[1]
wraddr[4] => MemD:MemD_inst1.address[2]
wraddr[5] => MemD:MemD_inst1.address[3]
wraddr[6] => MemD:MemD_inst1.address[4]
wraddr[7] => MemD:MemD_inst1.address[5]
wraddr[8] => MemD:MemD_inst1.address[6]
wraddr[9] => MemD:MemD_inst1.address[7]
wraddr[10] => ~NO_FANOUT~
wraddr[11] => ~NO_FANOUT~
wraddr[12] => ~NO_FANOUT~
wraddr[13] => ~NO_FANOUT~
wraddr[14] => ~NO_FANOUT~
wraddr[15] => ~NO_FANOUT~
wraddr[16] => ~NO_FANOUT~
wraddr[17] => ~NO_FANOUT~
wraddr[18] => ~NO_FANOUT~
wraddr[19] => ~NO_FANOUT~
wraddr[20] => ~NO_FANOUT~
wraddr[21] => ~NO_FANOUT~
wraddr[22] => ~NO_FANOUT~
wraddr[23] => ~NO_FANOUT~
wraddr[24] => ~NO_FANOUT~
wraddr[25] => ~NO_FANOUT~
wraddr[26] => ~NO_FANOUT~
wraddr[27] => ~NO_FANOUT~
wraddr[28] => ~NO_FANOUT~
wraddr[29] => ~NO_FANOUT~
wraddr[30] => ~NO_FANOUT~
wraddr[31] => ~NO_FANOUT~
wrdata[0] => MemD:MemD_inst1.data[0]
wrdata[1] => MemD:MemD_inst1.data[1]
wrdata[2] => MemD:MemD_inst1.data[2]
wrdata[3] => MemD:MemD_inst1.data[3]
wrdata[4] => MemD:MemD_inst1.data[4]
wrdata[5] => MemD:MemD_inst1.data[5]
wrdata[6] => MemD:MemD_inst1.data[6]
wrdata[7] => MemD:MemD_inst1.data[7]
wrdata[8] => MemD:MemD_inst1.data[8]
wrdata[9] => MemD:MemD_inst1.data[9]
wrdata[10] => MemD:MemD_inst1.data[10]
wrdata[11] => MemD:MemD_inst1.data[11]
wrdata[12] => MemD:MemD_inst1.data[12]
wrdata[13] => MemD:MemD_inst1.data[13]
wrdata[14] => MemD:MemD_inst1.data[14]
wrdata[15] => MemD:MemD_inst1.data[15]
wrdata[16] => MemD:MemD_inst1.data[16]
wrdata[17] => MemD:MemD_inst1.data[17]
wrdata[18] => MemD:MemD_inst1.data[18]
wrdata[19] => MemD:MemD_inst1.data[19]
wrdata[20] => MemD:MemD_inst1.data[20]
wrdata[21] => MemD:MemD_inst1.data[21]
wrdata[22] => MemD:MemD_inst1.data[22]
wrdata[23] => MemD:MemD_inst1.data[23]
wrdata[24] => MemD:MemD_inst1.data[24]
wrdata[25] => MemD:MemD_inst1.data[25]
wrdata[26] => MemD:MemD_inst1.data[26]
wrdata[27] => MemD:MemD_inst1.data[27]
wrdata[28] => MemD:MemD_inst1.data[28]
wrdata[29] => MemD:MemD_inst1.data[29]
wrdata[30] => MemD:MemD_inst1.data[30]
wrdata[31] => MemD:MemD_inst1.data[31]
ALUzero => wire_Branch.IN0
ALUzero => wire_BranchNot.IN0
Branch => wire_Branch.IN1
BranchNot => wire_BranchNot.IN1
EscreveMem => MemD:MemD_inst1.wren
rdata[0] <= MemD:MemD_inst1.q[0]
rdata[1] <= MemD:MemD_inst1.q[1]
rdata[2] <= MemD:MemD_inst1.q[2]
rdata[3] <= MemD:MemD_inst1.q[3]
rdata[4] <= MemD:MemD_inst1.q[4]
rdata[5] <= MemD:MemD_inst1.q[5]
rdata[6] <= MemD:MemD_inst1.q[6]
rdata[7] <= MemD:MemD_inst1.q[7]
rdata[8] <= MemD:MemD_inst1.q[8]
rdata[9] <= MemD:MemD_inst1.q[9]
rdata[10] <= MemD:MemD_inst1.q[10]
rdata[11] <= MemD:MemD_inst1.q[11]
rdata[12] <= MemD:MemD_inst1.q[12]
rdata[13] <= MemD:MemD_inst1.q[13]
rdata[14] <= MemD:MemD_inst1.q[14]
rdata[15] <= MemD:MemD_inst1.q[15]
rdata[16] <= MemD:MemD_inst1.q[16]
rdata[17] <= MemD:MemD_inst1.q[17]
rdata[18] <= MemD:MemD_inst1.q[18]
rdata[19] <= MemD:MemD_inst1.q[19]
rdata[20] <= MemD:MemD_inst1.q[20]
rdata[21] <= MemD:MemD_inst1.q[21]
rdata[22] <= MemD:MemD_inst1.q[22]
rdata[23] <= MemD:MemD_inst1.q[23]
rdata[24] <= MemD:MemD_inst1.q[24]
rdata[25] <= MemD:MemD_inst1.q[25]
rdata[26] <= MemD:MemD_inst1.q[26]
rdata[27] <= MemD:MemD_inst1.q[27]
rdata[28] <= MemD:MemD_inst1.q[28]
rdata[29] <= MemD:MemD_inst1.q[29]
rdata[30] <= MemD:MemD_inst1.q[30]
rdata[31] <= MemD:MemD_inst1.q[31]
OrigPC <= OrigPC.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|MEMORY:MEMORY_inst1|MemD:MemD_inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|MIPS|MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_tsa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tsa1:auto_generated.data_a[0]
data_a[1] => altsyncram_tsa1:auto_generated.data_a[1]
data_a[2] => altsyncram_tsa1:auto_generated.data_a[2]
data_a[3] => altsyncram_tsa1:auto_generated.data_a[3]
data_a[4] => altsyncram_tsa1:auto_generated.data_a[4]
data_a[5] => altsyncram_tsa1:auto_generated.data_a[5]
data_a[6] => altsyncram_tsa1:auto_generated.data_a[6]
data_a[7] => altsyncram_tsa1:auto_generated.data_a[7]
data_a[8] => altsyncram_tsa1:auto_generated.data_a[8]
data_a[9] => altsyncram_tsa1:auto_generated.data_a[9]
data_a[10] => altsyncram_tsa1:auto_generated.data_a[10]
data_a[11] => altsyncram_tsa1:auto_generated.data_a[11]
data_a[12] => altsyncram_tsa1:auto_generated.data_a[12]
data_a[13] => altsyncram_tsa1:auto_generated.data_a[13]
data_a[14] => altsyncram_tsa1:auto_generated.data_a[14]
data_a[15] => altsyncram_tsa1:auto_generated.data_a[15]
data_a[16] => altsyncram_tsa1:auto_generated.data_a[16]
data_a[17] => altsyncram_tsa1:auto_generated.data_a[17]
data_a[18] => altsyncram_tsa1:auto_generated.data_a[18]
data_a[19] => altsyncram_tsa1:auto_generated.data_a[19]
data_a[20] => altsyncram_tsa1:auto_generated.data_a[20]
data_a[21] => altsyncram_tsa1:auto_generated.data_a[21]
data_a[22] => altsyncram_tsa1:auto_generated.data_a[22]
data_a[23] => altsyncram_tsa1:auto_generated.data_a[23]
data_a[24] => altsyncram_tsa1:auto_generated.data_a[24]
data_a[25] => altsyncram_tsa1:auto_generated.data_a[25]
data_a[26] => altsyncram_tsa1:auto_generated.data_a[26]
data_a[27] => altsyncram_tsa1:auto_generated.data_a[27]
data_a[28] => altsyncram_tsa1:auto_generated.data_a[28]
data_a[29] => altsyncram_tsa1:auto_generated.data_a[29]
data_a[30] => altsyncram_tsa1:auto_generated.data_a[30]
data_a[31] => altsyncram_tsa1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tsa1:auto_generated.address_a[0]
address_a[1] => altsyncram_tsa1:auto_generated.address_a[1]
address_a[2] => altsyncram_tsa1:auto_generated.address_a[2]
address_a[3] => altsyncram_tsa1:auto_generated.address_a[3]
address_a[4] => altsyncram_tsa1:auto_generated.address_a[4]
address_a[5] => altsyncram_tsa1:auto_generated.address_a[5]
address_a[6] => altsyncram_tsa1:auto_generated.address_a[6]
address_a[7] => altsyncram_tsa1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tsa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tsa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tsa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tsa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tsa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tsa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tsa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tsa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tsa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tsa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tsa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tsa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tsa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tsa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tsa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tsa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tsa1:auto_generated.q_a[15]
q_a[16] <= altsyncram_tsa1:auto_generated.q_a[16]
q_a[17] <= altsyncram_tsa1:auto_generated.q_a[17]
q_a[18] <= altsyncram_tsa1:auto_generated.q_a[18]
q_a[19] <= altsyncram_tsa1:auto_generated.q_a[19]
q_a[20] <= altsyncram_tsa1:auto_generated.q_a[20]
q_a[21] <= altsyncram_tsa1:auto_generated.q_a[21]
q_a[22] <= altsyncram_tsa1:auto_generated.q_a[22]
q_a[23] <= altsyncram_tsa1:auto_generated.q_a[23]
q_a[24] <= altsyncram_tsa1:auto_generated.q_a[24]
q_a[25] <= altsyncram_tsa1:auto_generated.q_a[25]
q_a[26] <= altsyncram_tsa1:auto_generated.q_a[26]
q_a[27] <= altsyncram_tsa1:auto_generated.q_a[27]
q_a[28] <= altsyncram_tsa1:auto_generated.q_a[28]
q_a[29] <= altsyncram_tsa1:auto_generated.q_a[29]
q_a[30] <= altsyncram_tsa1:auto_generated.q_a[30]
q_a[31] <= altsyncram_tsa1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS|MEMORY:MEMORY_inst1|MemD:MemD_inst1|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|MIPS|MEM_WB:MEM_WB_inst1
clk => rdOut_out[0]~reg0.CLK
clk => rdOut_out[1]~reg0.CLK
clk => rdOut_out[2]~reg0.CLK
clk => rdOut_out[3]~reg0.CLK
clk => rdOut_out[4]~reg0.CLK
clk => ALUresult_out[0]~reg0.CLK
clk => ALUresult_out[1]~reg0.CLK
clk => ALUresult_out[2]~reg0.CLK
clk => ALUresult_out[3]~reg0.CLK
clk => ALUresult_out[4]~reg0.CLK
clk => ALUresult_out[5]~reg0.CLK
clk => ALUresult_out[6]~reg0.CLK
clk => ALUresult_out[7]~reg0.CLK
clk => ALUresult_out[8]~reg0.CLK
clk => ALUresult_out[9]~reg0.CLK
clk => ALUresult_out[10]~reg0.CLK
clk => ALUresult_out[11]~reg0.CLK
clk => ALUresult_out[12]~reg0.CLK
clk => ALUresult_out[13]~reg0.CLK
clk => ALUresult_out[14]~reg0.CLK
clk => ALUresult_out[15]~reg0.CLK
clk => ALUresult_out[16]~reg0.CLK
clk => ALUresult_out[17]~reg0.CLK
clk => ALUresult_out[18]~reg0.CLK
clk => ALUresult_out[19]~reg0.CLK
clk => ALUresult_out[20]~reg0.CLK
clk => ALUresult_out[21]~reg0.CLK
clk => ALUresult_out[22]~reg0.CLK
clk => ALUresult_out[23]~reg0.CLK
clk => ALUresult_out[24]~reg0.CLK
clk => ALUresult_out[25]~reg0.CLK
clk => ALUresult_out[26]~reg0.CLK
clk => ALUresult_out[27]~reg0.CLK
clk => ALUresult_out[28]~reg0.CLK
clk => ALUresult_out[29]~reg0.CLK
clk => ALUresult_out[30]~reg0.CLK
clk => ALUresult_out[31]~reg0.CLK
clk => rdata_out[0]~reg0.CLK
clk => rdata_out[1]~reg0.CLK
clk => rdata_out[2]~reg0.CLK
clk => rdata_out[3]~reg0.CLK
clk => rdata_out[4]~reg0.CLK
clk => rdata_out[5]~reg0.CLK
clk => rdata_out[6]~reg0.CLK
clk => rdata_out[7]~reg0.CLK
clk => rdata_out[8]~reg0.CLK
clk => rdata_out[9]~reg0.CLK
clk => rdata_out[10]~reg0.CLK
clk => rdata_out[11]~reg0.CLK
clk => rdata_out[12]~reg0.CLK
clk => rdata_out[13]~reg0.CLK
clk => rdata_out[14]~reg0.CLK
clk => rdata_out[15]~reg0.CLK
clk => rdata_out[16]~reg0.CLK
clk => rdata_out[17]~reg0.CLK
clk => rdata_out[18]~reg0.CLK
clk => rdata_out[19]~reg0.CLK
clk => rdata_out[20]~reg0.CLK
clk => rdata_out[21]~reg0.CLK
clk => rdata_out[22]~reg0.CLK
clk => rdata_out[23]~reg0.CLK
clk => rdata_out[24]~reg0.CLK
clk => rdata_out[25]~reg0.CLK
clk => rdata_out[26]~reg0.CLK
clk => rdata_out[27]~reg0.CLK
clk => rdata_out[28]~reg0.CLK
clk => rdata_out[29]~reg0.CLK
clk => rdata_out[30]~reg0.CLK
clk => rdata_out[31]~reg0.CLK
clk => MemparaReg_WB[0]~reg0.CLK
clk => MemparaReg_WB[1]~reg0.CLK
clk => EscreveReg_WB~reg0.CLK
rdata[0] => rdata_out[0]~reg0.DATAIN
rdata[1] => rdata_out[1]~reg0.DATAIN
rdata[2] => rdata_out[2]~reg0.DATAIN
rdata[3] => rdata_out[3]~reg0.DATAIN
rdata[4] => rdata_out[4]~reg0.DATAIN
rdata[5] => rdata_out[5]~reg0.DATAIN
rdata[6] => rdata_out[6]~reg0.DATAIN
rdata[7] => rdata_out[7]~reg0.DATAIN
rdata[8] => rdata_out[8]~reg0.DATAIN
rdata[9] => rdata_out[9]~reg0.DATAIN
rdata[10] => rdata_out[10]~reg0.DATAIN
rdata[11] => rdata_out[11]~reg0.DATAIN
rdata[12] => rdata_out[12]~reg0.DATAIN
rdata[13] => rdata_out[13]~reg0.DATAIN
rdata[14] => rdata_out[14]~reg0.DATAIN
rdata[15] => rdata_out[15]~reg0.DATAIN
rdata[16] => rdata_out[16]~reg0.DATAIN
rdata[17] => rdata_out[17]~reg0.DATAIN
rdata[18] => rdata_out[18]~reg0.DATAIN
rdata[19] => rdata_out[19]~reg0.DATAIN
rdata[20] => rdata_out[20]~reg0.DATAIN
rdata[21] => rdata_out[21]~reg0.DATAIN
rdata[22] => rdata_out[22]~reg0.DATAIN
rdata[23] => rdata_out[23]~reg0.DATAIN
rdata[24] => rdata_out[24]~reg0.DATAIN
rdata[25] => rdata_out[25]~reg0.DATAIN
rdata[26] => rdata_out[26]~reg0.DATAIN
rdata[27] => rdata_out[27]~reg0.DATAIN
rdata[28] => rdata_out[28]~reg0.DATAIN
rdata[29] => rdata_out[29]~reg0.DATAIN
rdata[30] => rdata_out[30]~reg0.DATAIN
rdata[31] => rdata_out[31]~reg0.DATAIN
ALUresult[0] => ALUresult_out[0]~reg0.DATAIN
ALUresult[1] => ALUresult_out[1]~reg0.DATAIN
ALUresult[2] => ALUresult_out[2]~reg0.DATAIN
ALUresult[3] => ALUresult_out[3]~reg0.DATAIN
ALUresult[4] => ALUresult_out[4]~reg0.DATAIN
ALUresult[5] => ALUresult_out[5]~reg0.DATAIN
ALUresult[6] => ALUresult_out[6]~reg0.DATAIN
ALUresult[7] => ALUresult_out[7]~reg0.DATAIN
ALUresult[8] => ALUresult_out[8]~reg0.DATAIN
ALUresult[9] => ALUresult_out[9]~reg0.DATAIN
ALUresult[10] => ALUresult_out[10]~reg0.DATAIN
ALUresult[11] => ALUresult_out[11]~reg0.DATAIN
ALUresult[12] => ALUresult_out[12]~reg0.DATAIN
ALUresult[13] => ALUresult_out[13]~reg0.DATAIN
ALUresult[14] => ALUresult_out[14]~reg0.DATAIN
ALUresult[15] => ALUresult_out[15]~reg0.DATAIN
ALUresult[16] => ALUresult_out[16]~reg0.DATAIN
ALUresult[17] => ALUresult_out[17]~reg0.DATAIN
ALUresult[18] => ALUresult_out[18]~reg0.DATAIN
ALUresult[19] => ALUresult_out[19]~reg0.DATAIN
ALUresult[20] => ALUresult_out[20]~reg0.DATAIN
ALUresult[21] => ALUresult_out[21]~reg0.DATAIN
ALUresult[22] => ALUresult_out[22]~reg0.DATAIN
ALUresult[23] => ALUresult_out[23]~reg0.DATAIN
ALUresult[24] => ALUresult_out[24]~reg0.DATAIN
ALUresult[25] => ALUresult_out[25]~reg0.DATAIN
ALUresult[26] => ALUresult_out[26]~reg0.DATAIN
ALUresult[27] => ALUresult_out[27]~reg0.DATAIN
ALUresult[28] => ALUresult_out[28]~reg0.DATAIN
ALUresult[29] => ALUresult_out[29]~reg0.DATAIN
ALUresult[30] => ALUresult_out[30]~reg0.DATAIN
ALUresult[31] => ALUresult_out[31]~reg0.DATAIN
rdOut[0] => rdOut_out[0]~reg0.DATAIN
rdOut[1] => rdOut_out[1]~reg0.DATAIN
rdOut[2] => rdOut_out[2]~reg0.DATAIN
rdOut[3] => rdOut_out[3]~reg0.DATAIN
rdOut[4] => rdOut_out[4]~reg0.DATAIN
LinkAddr[0] => ~NO_FANOUT~
LinkAddr[1] => ~NO_FANOUT~
LinkAddr[2] => ~NO_FANOUT~
LinkAddr[3] => ~NO_FANOUT~
LinkAddr[4] => ~NO_FANOUT~
LinkAddr[5] => ~NO_FANOUT~
LinkAddr[6] => ~NO_FANOUT~
LinkAddr[7] => ~NO_FANOUT~
LinkAddr[8] => ~NO_FANOUT~
LinkAddr[9] => ~NO_FANOUT~
LinkAddr[10] => ~NO_FANOUT~
LinkAddr[11] => ~NO_FANOUT~
LinkAddr[12] => ~NO_FANOUT~
LinkAddr[13] => ~NO_FANOUT~
LinkAddr[14] => ~NO_FANOUT~
LinkAddr[15] => ~NO_FANOUT~
LinkAddr[16] => ~NO_FANOUT~
LinkAddr[17] => ~NO_FANOUT~
LinkAddr[18] => ~NO_FANOUT~
LinkAddr[19] => ~NO_FANOUT~
LinkAddr[20] => ~NO_FANOUT~
LinkAddr[21] => ~NO_FANOUT~
LinkAddr[22] => ~NO_FANOUT~
LinkAddr[23] => ~NO_FANOUT~
LinkAddr[24] => ~NO_FANOUT~
LinkAddr[25] => ~NO_FANOUT~
LinkAddr[26] => ~NO_FANOUT~
LinkAddr[27] => ~NO_FANOUT~
LinkAddr[28] => ~NO_FANOUT~
LinkAddr[29] => ~NO_FANOUT~
LinkAddr[30] => ~NO_FANOUT~
LinkAddr[31] => ~NO_FANOUT~
EscreveReg => EscreveReg_WB~reg0.DATAIN
MemparaReg[0] => MemparaReg_WB[0]~reg0.DATAIN
MemparaReg[1] => MemparaReg_WB[1]~reg0.DATAIN
EscreveReg_WB <= EscreveReg_WB~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg_WB[0] <= MemparaReg_WB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemparaReg_WB[1] <= MemparaReg_WB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[0] <= rdata_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[1] <= rdata_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[2] <= rdata_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[3] <= rdata_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[4] <= rdata_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[5] <= rdata_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[6] <= rdata_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[7] <= rdata_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[8] <= rdata_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[9] <= rdata_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[10] <= rdata_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[11] <= rdata_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[12] <= rdata_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[13] <= rdata_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[14] <= rdata_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[15] <= rdata_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[16] <= rdata_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[17] <= rdata_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[18] <= rdata_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[19] <= rdata_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[20] <= rdata_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[21] <= rdata_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[22] <= rdata_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[23] <= rdata_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[24] <= rdata_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[25] <= rdata_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[26] <= rdata_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[27] <= rdata_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[28] <= rdata_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[29] <= rdata_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[30] <= rdata_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_out[31] <= rdata_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[0] <= ALUresult_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[1] <= ALUresult_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[2] <= ALUresult_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[3] <= ALUresult_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[4] <= ALUresult_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[5] <= ALUresult_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[6] <= ALUresult_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[7] <= ALUresult_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[8] <= ALUresult_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[9] <= ALUresult_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[10] <= ALUresult_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[11] <= ALUresult_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[12] <= ALUresult_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[13] <= ALUresult_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[14] <= ALUresult_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[15] <= ALUresult_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[16] <= ALUresult_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[17] <= ALUresult_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[18] <= ALUresult_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[19] <= ALUresult_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[20] <= ALUresult_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[21] <= ALUresult_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[22] <= ALUresult_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[23] <= ALUresult_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[24] <= ALUresult_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[25] <= ALUresult_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[26] <= ALUresult_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[27] <= ALUresult_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[28] <= ALUresult_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[29] <= ALUresult_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[30] <= ALUresult_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[31] <= ALUresult_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[0] <= rdOut_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[1] <= rdOut_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[2] <= rdOut_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[3] <= rdOut_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdOut_out[4] <= rdOut_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[1] <= LinkAddr_out[1].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[2] <= LinkAddr_out[2].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[3] <= LinkAddr_out[3].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[4] <= LinkAddr_out[4].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[5] <= LinkAddr_out[5].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[6] <= LinkAddr_out[6].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[7] <= LinkAddr_out[7].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[8] <= LinkAddr_out[8].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[9] <= LinkAddr_out[9].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[10] <= LinkAddr_out[10].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[11] <= LinkAddr_out[11].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[12] <= LinkAddr_out[12].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[13] <= LinkAddr_out[13].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[14] <= LinkAddr_out[14].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[15] <= LinkAddr_out[15].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[16] <= LinkAddr_out[16].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[17] <= LinkAddr_out[17].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[18] <= LinkAddr_out[18].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[19] <= LinkAddr_out[19].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[20] <= LinkAddr_out[20].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[21] <= LinkAddr_out[21].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[22] <= LinkAddr_out[22].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[23] <= LinkAddr_out[23].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[24] <= LinkAddr_out[24].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[25] <= LinkAddr_out[25].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[26] <= LinkAddr_out[26].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[27] <= LinkAddr_out[27].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[28] <= LinkAddr_out[28].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[29] <= LinkAddr_out[29].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[30] <= LinkAddr_out[30].DB_MAX_OUTPUT_PORT_TYPE
LinkAddr_out[31] <= LinkAddr_out[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|WRITEBACK:WRITEBACK_inst1
SaidaMem[0] => Mux31.IN0
SaidaMem[1] => Mux30.IN0
SaidaMem[2] => Mux29.IN0
SaidaMem[3] => Mux28.IN0
SaidaMem[4] => Mux27.IN0
SaidaMem[5] => Mux26.IN0
SaidaMem[6] => Mux25.IN0
SaidaMem[7] => Mux24.IN0
SaidaMem[8] => Mux23.IN0
SaidaMem[9] => Mux22.IN0
SaidaMem[10] => Mux21.IN0
SaidaMem[11] => Mux20.IN0
SaidaMem[12] => Mux19.IN0
SaidaMem[13] => Mux18.IN0
SaidaMem[14] => Mux17.IN0
SaidaMem[15] => Mux16.IN0
SaidaMem[16] => Mux15.IN0
SaidaMem[17] => Mux14.IN0
SaidaMem[18] => Mux13.IN0
SaidaMem[19] => Mux12.IN0
SaidaMem[20] => Mux11.IN0
SaidaMem[21] => Mux10.IN0
SaidaMem[22] => Mux9.IN0
SaidaMem[23] => Mux8.IN0
SaidaMem[24] => Mux7.IN0
SaidaMem[25] => Mux6.IN0
SaidaMem[26] => Mux5.IN0
SaidaMem[27] => Mux4.IN0
SaidaMem[28] => Mux3.IN0
SaidaMem[29] => Mux2.IN0
SaidaMem[30] => Mux1.IN0
SaidaMem[31] => Mux0.IN0
SaidaALU[0] => Mux31.IN1
SaidaALU[1] => Mux30.IN1
SaidaALU[2] => Mux29.IN1
SaidaALU[3] => Mux28.IN1
SaidaALU[4] => Mux27.IN1
SaidaALU[5] => Mux26.IN1
SaidaALU[6] => Mux25.IN1
SaidaALU[7] => Mux24.IN1
SaidaALU[8] => Mux23.IN1
SaidaALU[9] => Mux22.IN1
SaidaALU[10] => Mux21.IN1
SaidaALU[11] => Mux20.IN1
SaidaALU[12] => Mux19.IN1
SaidaALU[13] => Mux18.IN1
SaidaALU[14] => Mux17.IN1
SaidaALU[15] => Mux16.IN1
SaidaALU[16] => Mux15.IN1
SaidaALU[17] => Mux14.IN1
SaidaALU[18] => Mux13.IN1
SaidaALU[19] => Mux12.IN1
SaidaALU[20] => Mux11.IN1
SaidaALU[21] => Mux10.IN1
SaidaALU[22] => Mux9.IN1
SaidaALU[23] => Mux8.IN1
SaidaALU[24] => Mux7.IN1
SaidaALU[25] => Mux6.IN1
SaidaALU[26] => Mux5.IN1
SaidaALU[27] => Mux4.IN1
SaidaALU[28] => Mux3.IN1
SaidaALU[29] => Mux2.IN1
SaidaALU[30] => Mux1.IN1
SaidaALU[31] => Mux0.IN1
LinkAddr[0] => Mux31.IN2
LinkAddr[0] => Mux31.IN3
LinkAddr[1] => Mux30.IN2
LinkAddr[1] => Mux30.IN3
LinkAddr[2] => Mux29.IN2
LinkAddr[2] => Mux29.IN3
LinkAddr[3] => Mux28.IN2
LinkAddr[3] => Mux28.IN3
LinkAddr[4] => Mux27.IN2
LinkAddr[4] => Mux27.IN3
LinkAddr[5] => Mux26.IN2
LinkAddr[5] => Mux26.IN3
LinkAddr[6] => Mux25.IN2
LinkAddr[6] => Mux25.IN3
LinkAddr[7] => Mux24.IN2
LinkAddr[7] => Mux24.IN3
LinkAddr[8] => Mux23.IN2
LinkAddr[8] => Mux23.IN3
LinkAddr[9] => Mux22.IN2
LinkAddr[9] => Mux22.IN3
LinkAddr[10] => Mux21.IN2
LinkAddr[10] => Mux21.IN3
LinkAddr[11] => Mux20.IN2
LinkAddr[11] => Mux20.IN3
LinkAddr[12] => Mux19.IN2
LinkAddr[12] => Mux19.IN3
LinkAddr[13] => Mux18.IN2
LinkAddr[13] => Mux18.IN3
LinkAddr[14] => Mux17.IN2
LinkAddr[14] => Mux17.IN3
LinkAddr[15] => Mux16.IN2
LinkAddr[15] => Mux16.IN3
LinkAddr[16] => Mux15.IN2
LinkAddr[16] => Mux15.IN3
LinkAddr[17] => Mux14.IN2
LinkAddr[17] => Mux14.IN3
LinkAddr[18] => Mux13.IN2
LinkAddr[18] => Mux13.IN3
LinkAddr[19] => Mux12.IN2
LinkAddr[19] => Mux12.IN3
LinkAddr[20] => Mux11.IN2
LinkAddr[20] => Mux11.IN3
LinkAddr[21] => Mux10.IN2
LinkAddr[21] => Mux10.IN3
LinkAddr[22] => Mux9.IN2
LinkAddr[22] => Mux9.IN3
LinkAddr[23] => Mux8.IN2
LinkAddr[23] => Mux8.IN3
LinkAddr[24] => Mux7.IN2
LinkAddr[24] => Mux7.IN3
LinkAddr[25] => Mux6.IN2
LinkAddr[25] => Mux6.IN3
LinkAddr[26] => Mux5.IN2
LinkAddr[26] => Mux5.IN3
LinkAddr[27] => Mux4.IN2
LinkAddr[27] => Mux4.IN3
LinkAddr[28] => Mux3.IN2
LinkAddr[28] => Mux3.IN3
LinkAddr[29] => Mux2.IN2
LinkAddr[29] => Mux2.IN3
LinkAddr[30] => Mux1.IN2
LinkAddr[30] => Mux1.IN3
LinkAddr[31] => Mux0.IN2
LinkAddr[31] => Mux0.IN3
MemparaReg[0] => Mux0.IN5
MemparaReg[0] => Mux1.IN5
MemparaReg[0] => Mux2.IN5
MemparaReg[0] => Mux3.IN5
MemparaReg[0] => Mux4.IN5
MemparaReg[0] => Mux5.IN5
MemparaReg[0] => Mux6.IN5
MemparaReg[0] => Mux7.IN5
MemparaReg[0] => Mux8.IN5
MemparaReg[0] => Mux9.IN5
MemparaReg[0] => Mux10.IN5
MemparaReg[0] => Mux11.IN5
MemparaReg[0] => Mux12.IN5
MemparaReg[0] => Mux13.IN5
MemparaReg[0] => Mux14.IN5
MemparaReg[0] => Mux15.IN5
MemparaReg[0] => Mux16.IN5
MemparaReg[0] => Mux17.IN5
MemparaReg[0] => Mux18.IN5
MemparaReg[0] => Mux19.IN5
MemparaReg[0] => Mux20.IN5
MemparaReg[0] => Mux21.IN5
MemparaReg[0] => Mux22.IN5
MemparaReg[0] => Mux23.IN5
MemparaReg[0] => Mux24.IN5
MemparaReg[0] => Mux25.IN5
MemparaReg[0] => Mux26.IN5
MemparaReg[0] => Mux27.IN5
MemparaReg[0] => Mux28.IN5
MemparaReg[0] => Mux29.IN5
MemparaReg[0] => Mux30.IN5
MemparaReg[0] => Mux31.IN5
MemparaReg[1] => Mux0.IN4
MemparaReg[1] => Mux1.IN4
MemparaReg[1] => Mux2.IN4
MemparaReg[1] => Mux3.IN4
MemparaReg[1] => Mux4.IN4
MemparaReg[1] => Mux5.IN4
MemparaReg[1] => Mux6.IN4
MemparaReg[1] => Mux7.IN4
MemparaReg[1] => Mux8.IN4
MemparaReg[1] => Mux9.IN4
MemparaReg[1] => Mux10.IN4
MemparaReg[1] => Mux11.IN4
MemparaReg[1] => Mux12.IN4
MemparaReg[1] => Mux13.IN4
MemparaReg[1] => Mux14.IN4
MemparaReg[1] => Mux15.IN4
MemparaReg[1] => Mux16.IN4
MemparaReg[1] => Mux17.IN4
MemparaReg[1] => Mux18.IN4
MemparaReg[1] => Mux19.IN4
MemparaReg[1] => Mux20.IN4
MemparaReg[1] => Mux21.IN4
MemparaReg[1] => Mux22.IN4
MemparaReg[1] => Mux23.IN4
MemparaReg[1] => Mux24.IN4
MemparaReg[1] => Mux25.IN4
MemparaReg[1] => Mux26.IN4
MemparaReg[1] => Mux27.IN4
MemparaReg[1] => Mux28.IN4
MemparaReg[1] => Mux29.IN4
MemparaReg[1] => Mux30.IN4
MemparaReg[1] => Mux31.IN4
wrdata[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
wrdata[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
wrdata[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
wrdata[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
wrdata[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
wrdata[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
wrdata[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
wrdata[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
wrdata[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
wrdata[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
wrdata[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
wrdata[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
wrdata[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
wrdata[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
wrdata[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
wrdata[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
wrdata[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
wrdata[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
wrdata[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
wrdata[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
wrdata[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
wrdata[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
wrdata[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
wrdata[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
wrdata[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
wrdata[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
wrdata[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
wrdata[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
wrdata[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
wrdata[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
wrdata[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
wrdata[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


