TimeQuest Timing Analyzer report for PU3
Wed Jun 14 16:00:40 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 11. Slow Model Setup: 'CLK_50M'
 12. Slow Model Hold: 'CLK_50M'
 13. Slow Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 14. Slow Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 15. Slow Model Minimum Pulse Width: 'CLK_50M'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 26. Fast Model Setup: 'CLK_50M'
 27. Fast Model Hold: 'CLK_50M'
 28. Fast Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 29. Fast Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 30. Fast Model Minimum Pulse Width: 'CLK_50M'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Multicorner Timing Analysis Summary
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Setup Transfers
 41. Hold Transfers
 42. Report TCCS
 43. Report RSKM
 44. Unconstrained Paths
 45. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; PU3                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; CLK_50M                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50M }                                                                                                     ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] } ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; 174.98 MHz ; 174.98 MHz      ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;      ;
; 192.09 MHz ; 192.09 MHz      ; CLK_50M                                                                                                     ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -4.715 ; -4395.807     ;
; CLK_50M                                                                                                     ; -4.206 ; -58.884       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -2.108 ; -8.378        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.391  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -1.627 ; -4731.856     ;
; CLK_50M                                                                                                     ; -1.380 ; -17.380       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                               ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.715 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.546      ;
; -4.715 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.546      ;
; -4.715 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.546      ;
; -4.715 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.546      ;
; -4.611 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.442      ;
; -4.611 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.442      ;
; -4.611 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.442      ;
; -4.611 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.442      ;
; -4.492 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.323      ;
; -4.492 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.323      ;
; -4.492 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.323      ;
; -4.492 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.323      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.486 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.109      ;
; -4.470 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.301      ;
; -4.470 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.301      ;
; -4.470 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.301      ;
; -4.470 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.301      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.382 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 4.005      ;
; -4.350 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.181      ;
; -4.350 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.181      ;
; -4.350 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.181      ;
; -4.350 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.205     ; 4.181      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.263 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.886      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.241 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.864      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.121 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -1.413     ; 3.744      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[24] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[18] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[19] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[22] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[21] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[23] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[20] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -4.086 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 5.087      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[24] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[18] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[19] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[22] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[21] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[23] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[20] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.835 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[2]                                        ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.001      ; 4.872      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[24] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[18] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[19] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[16] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[17] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[22] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[21] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[23] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[20] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.809 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.810      ;
; -3.807 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.035     ; 4.808      ;
; -3.725 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_adj_p2[7]                                                                                                           ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_result_ff[9]                                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.003      ; 4.764      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.206 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.433      ;
; -4.206 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.433      ;
; -4.206 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.433      ;
; -4.206 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.433      ;
; -4.206 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.433      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.065 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.292      ;
; -4.065 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.292      ;
; -4.065 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.292      ;
; -4.065 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.292      ;
; -4.065 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.292      ;
; -3.522 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 4.043      ;
; -3.522 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 4.043      ;
; -3.522 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 4.043      ;
; -3.522 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 4.043      ;
; -3.522 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 4.043      ;
; -3.522 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 4.043      ;
; -3.522 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 4.043      ;
; -3.409 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.930      ;
; -3.409 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.930      ;
; -3.409 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.930      ;
; -3.409 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.930      ;
; -3.409 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.930      ;
; -3.409 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.930      ;
; -3.409 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.930      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.433      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.433      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.433      ;
; -3.381 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.902      ;
; -3.381 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.902      ;
; -3.381 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.902      ;
; -3.381 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.902      ;
; -3.381 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.902      ;
; -3.381 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.902      ;
; -3.381 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.515     ; 3.902      ;
; -3.284 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.320      ;
; -3.284 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.320      ;
; -3.284 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.320      ;
; -3.256 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.292      ;
; -3.256 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.292      ;
; -3.256 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.292      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.118 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.154      ;
; -3.118 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.154      ;
; -3.118 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.154      ;
; -3.118 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.154      ;
; -3.118 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.154      ;
; -3.009 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 4.043      ;
; -3.008 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.044      ;
; -3.008 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.044      ;
; -3.008 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.044      ;
; -3.008 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.044      ;
; -3.008 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.044      ;
; -3.000 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.742      ;
; -3.000 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.742      ;
; -3.000 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.742      ;
; -3.000 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.742      ;
; -3.000 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.742      ;
; -2.941 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.977      ;
; -2.941 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.977      ;
; -2.941 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.977      ;
; -2.941 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.977      ;
; -2.941 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.977      ;
; -2.936 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.678      ;
; -2.936 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.678      ;
; -2.936 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.678      ;
; -2.936 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.678      ;
; -2.936 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.678      ;
; -2.896 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 3.930      ;
; -2.884 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.920      ;
; -2.884 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.920      ;
; -2.884 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.920      ;
; -2.884 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.920      ;
; -2.884 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.920      ;
; -2.868 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 3.902      ;
; -2.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.577      ;
; -2.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.577      ;
; -2.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.577      ;
; -2.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.577      ;
; -2.835 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.577      ;
; -2.730 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.472      ;
; -2.730 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.472      ;
; -2.730 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.472      ;
; -2.730 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.472      ;
; -2.730 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.472      ;
; -2.698 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.440      ;
; -2.698 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.440      ;
; -2.698 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.440      ;
; -2.698 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.440      ;
; -2.698 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.440      ;
; -2.631 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.373      ;
; -2.631 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.294     ; 3.373      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.108 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.675      ; 1.083      ;
; -1.608 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.675      ; 1.083      ;
; -1.212 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.162      ; 1.466      ;
; -1.141 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.162      ; 1.537      ;
; -1.070 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.162      ; 1.608      ;
; -0.999 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.162      ; 1.679      ;
; -0.928 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.162      ; 1.750      ;
; -0.712 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.162      ; 1.466      ;
; -0.641 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.162      ; 1.537      ;
; -0.570 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.162      ; 1.608      ;
; -0.499 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.162      ; 1.679      ;
; -0.428 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.162      ; 1.750      ;
; -0.234 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.677      ; 2.959      ;
; -0.234 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.677      ; 2.959      ;
; -0.234 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.677      ; 2.959      ;
; -0.109 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.162      ; 2.569      ;
; -0.109 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.162      ; 2.569      ;
; 0.266  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.677      ; 2.959      ;
; 0.266  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.677      ; 2.959      ;
; 0.266  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.677      ; 2.959      ;
; 0.391  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.162      ; 2.569      ;
; 0.391  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.162      ; 2.569      ;
; 0.575  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 2.959      ;
; 0.575  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 2.959      ;
; 0.575  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 2.959      ;
; 0.575  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 2.959      ;
; 0.575  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 2.959      ;
; 0.628  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.701      ;
; 0.680  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.513      ; 1.459      ;
; 0.685  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.758      ;
; 0.744  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.513      ; 1.523      ;
; 0.752  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.825      ;
; 0.803  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.069      ;
; 0.809  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.079      ;
; 0.817  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.083      ;
; 0.817  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.083      ;
; 0.818  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.084      ;
; 0.821  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.087      ;
; 0.822  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.088      ;
; 0.848  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.114      ;
; 0.848  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.114      ;
; 0.849  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.115      ;
; 0.853  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.119      ;
; 0.853  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.119      ;
; 0.857  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.123      ;
; 0.862  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.935      ;
; 0.890  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.963      ;
; 0.999  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.559      ;
; 1.056  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.616      ;
; 1.070  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.630      ;
; 1.075  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 2.959      ;
; 1.075  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 2.959      ;
; 1.075  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 2.959      ;
; 1.075  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 2.959      ;
; 1.075  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 2.959      ;
; 1.123  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.683      ;
; 1.127  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.687      ;
; 1.186  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.452      ;
; 1.192  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.458      ;
; 1.194  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.754      ;
; 1.196  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.462      ;
; 1.200  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.466      ;
; 1.200  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.466      ;
; 1.204  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.470      ;
; 1.212  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.772      ;
; 1.233  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.793      ;
; 1.234  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.500      ;
; 1.234  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.500      ;
; 1.239  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.505      ;
; 1.239  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.505      ;
; 1.243  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.509      ;
; 1.261  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.821      ;
; 1.264  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.530      ;
; 1.267  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.533      ;
; 1.269  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.829      ;
; 1.271  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.537      ;
; 1.271  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.537      ;
; 1.283  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.843      ;
; 1.304  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.864      ;
; 1.305  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.571      ;
; 1.305  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.571      ;
; 1.310  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.576      ;
; 1.310  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.576      ;
; 1.328  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.594      ;
; 1.332  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.892      ;
; 1.335  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.601      ;
; 1.336  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.896      ;
; 1.338  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.604      ;
; 1.340  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.900      ;
; 1.342  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.608      ;
; 1.354  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.914      ;
; 1.376  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.642      ;
; 1.381  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.513      ; 2.160      ;
; 1.381  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.647      ;
; 1.399  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.665      ;
; 1.406  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.672      ;
; 1.407  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.294      ; 1.967      ;
; 1.409  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.675      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[21]                                                                                           ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[21]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_dffe4[6]                                                                                             ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p2[0]                                                                                                              ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p3[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|infinite_output_sign_dffe21                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|infinite_output_sign_dffe23                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg4                                                                                              ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg5                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff7                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff8                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff1                                                                                                          ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff2                                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff3                                                                                                          ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff4                                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[0]                                                                                            ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[0]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or_reg2                                                                                                 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or_reg3                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe31                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe3                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|added_power2_reg[3]                                                                                         ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|max_shift_reg                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[12]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[12]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[13]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[13]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg1                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg2                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg2                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg3                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[9]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[9]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[7]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[7]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe1                                                                                     ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe25                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_out_dffe5[0]                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[23]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[2]                                                                                            ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[2]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[3]                                                                                            ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[3]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_dffe4[2]                                                                                             ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[12]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[12]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[14]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[14]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[0]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[0]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[24]                                                                              ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_dffe31[24]                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe23                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe31                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_sign_dffe13                                                                                    ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_sign_dffe14                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_add_p1[0]                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p1[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p1[0]                                                                                                              ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p2[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe31                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe3                                                                                     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[18]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[18]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_out_dffe5[7]                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[30]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|infinite_output_sign_dffe27                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|infinite_output_sign_dffe21                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[4]                                                                                            ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[4]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe1                                                                                  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe25                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|sign_out_dffe5                                                                                              ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg1                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[11]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[11]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff10                                                                                                              ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_sign_dffe12                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_ff1                                                                                                            ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_ff2                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[16]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[16]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[18]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[18]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe25                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe2                                                                                     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe3                                                                                     ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe41                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff4                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff5                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[2]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[2]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                      ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                      ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe27                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe21                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe3                                                                                  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe41                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_dffe4[13]                                                                                            ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[13]                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|added_power2_reg[4]                                                                                         ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|max_shift_reg                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_dffe_2                                                                                                       ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_dffe_3                                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_dffe_0                                                                                                         ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_dffe_1                                                                                                         ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[19]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[19]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[6]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[6]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[7]                                                                                ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_dffe31[7]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[12]                                                                               ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_dffe31[12]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[5]                                                                                                ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[5]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or1_reg1                                                                                                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or_reg2                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_result_ff[16]                                                                                                           ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe12[16]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[15]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[15]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[9]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[9]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[6]                                                                                                ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[6]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff6                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff7                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_dffe_3                                                                                                    ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_ff1                                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[23]                                                                                                            ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[22]                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[9]                                                                                                             ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[8]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[9]                                                                                                             ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[8]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[23]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[23]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[8]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[8]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe12[9]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[9]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[7]                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_res_dffe3[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[9]                                                                                                ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[9]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|integer_rounded_reg[0]                                                                                      ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|integer_result_reg[0]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff0                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff1                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_ff3                                                                                                            ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_ff4                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[10]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[10]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[22]                                                                                               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[22]                                                                                      ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg3                                                                                              ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg4                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_dffe_0                                                                                                       ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_dffe_1                                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[21]                                                                                                            ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[20]                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[21]                                                                                                            ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[21]                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[11]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[11]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|cntr_lkf:cntr1|safe_q[1]                    ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|cntr_lkf:cntr1|safe_q[1]                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[20]                                                                              ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_dffe31[20]                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[1]                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_res_dffe3[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_dffe_1                                                                                                    ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_dffe_2                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe12[18]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[18]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe12[19]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[19]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe12[6]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_smaller_dffe13[6]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe12[5]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_smaller_dffe13[5]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[5]                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|exp_res_dffe3[5]                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe2                                                                                     ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe27                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[3]                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_res_dffe3[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe2                                                                                  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe27                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[7]                                                                                                             ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[7]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.795      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50M'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.753 ; 4.753 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                           ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -4.523 ; -4.523 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.526 ; 11.526 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 16.121 ; 16.121 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.298  ; 8.298  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.271  ; 8.271  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.974  ; 7.974  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.968  ; 7.968  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.298  ; 8.298  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.968  ; 7.968  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.078  ; 7.078  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.783  ; 6.783  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.807  ; 6.807  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.792  ; 6.792  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.287  ; 6.287  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                            ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.526 ; 11.526 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 9.567  ; 9.567  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.287  ; 6.287  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.271  ; 8.271  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.974  ; 7.974  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.968  ; 7.968  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.298  ; 8.298  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.968  ; 7.968  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.078  ; 7.078  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.783  ; 6.783  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.807  ; 6.807  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.792  ; 6.792  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.287  ; 6.287  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -1.950 ; -1126.526     ;
; CLK_50M                                                                                                     ; -1.678 ; -22.093       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.424 ; -7.363        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.062  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -1.627 ; -4774.864     ;
; CLK_50M                                                                                                     ; -1.380 ; -17.380       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.950 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.164      ;
; -1.950 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.164      ;
; -1.950 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.164      ;
; -1.950 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.164      ;
; -1.885 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.099      ;
; -1.885 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.099      ;
; -1.885 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.099      ;
; -1.885 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.099      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.857 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.972      ;
; -1.829 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.043      ;
; -1.829 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.043      ;
; -1.829 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.043      ;
; -1.829 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.043      ;
; -1.816 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.030      ;
; -1.816 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.030      ;
; -1.816 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.030      ;
; -1.816 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 2.030      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.792 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.907      ;
; -1.759 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 1.973      ;
; -1.759 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 1.973      ;
; -1.759 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 1.973      ;
; -1.759 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.818     ; 1.973      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.736 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.851      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.723 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.838      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[11]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[12]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[13]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[14]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[16]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.666 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[15]                                                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.917     ; 1.781      ;
; -1.460 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:input_dataa_infinite_dffe12_rtl_0|shift_taps_n1m:auto_generated|altsyncram_a981:altsyncram2|ram_block3a0~porta_datain_reg0 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:input_dataa_infinite_dffe12_rtl_0|shift_taps_n1m:auto_generated|altsyncram_a981:altsyncram2|ram_block3a0~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:input_dataa_infinite_dffe12_rtl_0|shift_taps_n1m:auto_generated|altsyncram_a981:altsyncram2|ram_block3a0~porta_datain_reg1 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:input_dataa_infinite_dffe12_rtl_0|shift_taps_n1m:auto_generated|altsyncram_a981:altsyncram2|ram_block3a1~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:input_dataa_infinite_dffe12_rtl_0|shift_taps_n1m:auto_generated|altsyncram_a981:altsyncram2|ram_block3a0~porta_datain_reg2 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:input_dataa_infinite_dffe12_rtl_0|shift_taps_n1m:auto_generated|altsyncram_a981:altsyncram2|ram_block3a2~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg0                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg1                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a1~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg2                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a2~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg3                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a3~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg4                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a4~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg5                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a5~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg6                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a6~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg7                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a7~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg8                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a8~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg9                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9~porta_memory_reg0                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg10               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg11               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg12               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg13               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a13~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg14               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a14~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg15               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a15~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg16               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a16~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg17               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a17~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg18               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a18~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg19               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a19~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg20               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a20~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg21               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a21~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg22               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a22~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg23               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a23~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg24               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a24~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg25               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a25~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg26               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a26~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg27               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a27~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg28               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a28~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg29               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a29~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg0   ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_memory_reg0   ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg1   ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a93~porta_memory_reg0   ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.370 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.927      ;
; -1.370 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.927      ;
; -1.370 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.927      ;
; -1.370 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.927      ;
; -1.370 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.927      ;
; -1.370 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.927      ;
; -1.370 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.927      ;
; -1.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.875      ;
; -1.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.875      ;
; -1.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.875      ;
; -1.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.875      ;
; -1.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.875      ;
; -1.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.875      ;
; -1.318 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.875      ;
; -1.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.858      ;
; -1.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.858      ;
; -1.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.858      ;
; -1.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.858      ;
; -1.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.858      ;
; -1.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.858      ;
; -1.301 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.475     ; 1.858      ;
; -1.072 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.104      ;
; -1.072 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.104      ;
; -1.072 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.104      ;
; -1.020 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.052      ;
; -1.020 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.052      ;
; -1.020 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.052      ;
; -1.003 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.035      ;
; -1.003 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.035      ;
; -1.003 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.035      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.897 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 1.927      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.751      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.751      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.751      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.751      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.751      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.845 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 1.875      ;
; -0.828 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 1.858      ;
; -0.819 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.720      ;
; -0.819 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.720      ;
; -0.819 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.720      ;
; -0.819 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.720      ;
; -0.819 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.720      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.766 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.667      ;
; -0.766 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.667      ;
; -0.766 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.667      ;
; -0.766 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.667      ;
; -0.766 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.667      ;
; -0.719 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.620      ;
; -0.719 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.620      ;
; -0.719 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.620      ;
; -0.719 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.620      ;
; -0.719 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.620      ;
; -0.699 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.600      ;
; -0.699 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.600      ;
; -0.699 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.600      ;
; -0.699 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.600      ;
; -0.699 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.600      ;
; -0.683 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.584      ;
; -0.683 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.131     ; 1.584      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.652      ; 0.521      ;
; -0.924 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.652      ; 0.521      ;
; -0.813 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.179      ; 0.659      ;
; -0.778 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.179      ; 0.694      ;
; -0.743 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.179      ; 0.729      ;
; -0.708 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.179      ; 0.764      ;
; -0.673 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.179      ; 0.799      ;
; -0.564 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.654      ; 1.383      ;
; -0.564 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.654      ; 1.383      ;
; -0.564 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.654      ; 1.383      ;
; -0.313 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.179      ; 0.659      ;
; -0.278 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.179      ; 0.694      ;
; -0.266 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.179      ; 1.206      ;
; -0.266 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.179      ; 1.206      ;
; -0.243 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.179      ; 0.729      ;
; -0.208 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.179      ; 0.764      ;
; -0.173 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.179      ; 0.799      ;
; -0.064 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.654      ; 1.383      ;
; -0.064 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.654      ; 1.383      ;
; -0.064 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.654      ; 1.383      ;
; 0.019  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.775      ;
; 0.029  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.473      ; 0.654      ;
; 0.042  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.383      ;
; 0.042  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.383      ;
; 0.042  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.383      ;
; 0.042  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.383      ;
; 0.042  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.383      ;
; 0.060  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.473      ; 0.685      ;
; 0.060  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.816      ;
; 0.095  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.851      ;
; 0.145  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.901      ;
; 0.162  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.918      ;
; 0.234  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.179      ; 1.206      ;
; 0.234  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.179      ; 1.206      ;
; 0.360  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.512      ;
; 0.364  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.521      ;
; 0.373  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.525      ;
; 0.379  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.422  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.705      ;
; 0.431  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.473      ; 1.056      ;
; 0.457  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.740      ;
; 0.463  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.746      ;
; 0.498  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.781      ;
; 0.498  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.781      ;
; 0.502  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.654      ;
; 0.504  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.656      ;
; 0.507  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.659      ;
; 0.519  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.671      ;
; 0.519  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.671      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.527  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.810      ;
; 0.528  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.473      ; 1.153      ;
; 0.533  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.816      ;
; 0.537  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.689      ;
; 0.539  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.691      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.048      ; 1.383      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.048      ; 1.383      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.048      ; 1.383      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.048      ; 1.383      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.048      ; 1.383      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.694      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.694      ;
; 0.548  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.831      ;
; 0.554  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.706      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.562  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.845      ;
; 0.565  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.848      ;
; 0.568  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.851      ;
; 0.572  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.724      ;
; 0.574  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.726      ;
; 0.577  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.729      ;
; 0.583  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.866      ;
; 0.589  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.741      ;
; 0.592  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.744      ;
; 0.597  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.880      ;
; 0.600  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.883      ;
; 0.603  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.886      ;
; 0.603  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.131      ; 0.886      ;
; 0.606  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.475      ; 1.233      ;
; 0.606  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.475      ; 1.233      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.062 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.131      ;
; 0.062 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.131      ;
; 0.062 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.131      ;
; 0.062 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.131      ;
; 0.062 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[17]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.131      ;
; 0.062 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.822      ; 1.036      ;
; 0.073 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.822      ; 1.047      ;
; 0.076 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.822      ; 1.050      ;
; 0.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg1                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.153      ;
; 0.095 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.921      ; 1.168      ;
; 0.095 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.921      ; 1.168      ;
; 0.095 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.921      ; 1.168      ;
; 0.095 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.921      ; 1.168      ;
; 0.095 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.921      ; 1.168      ;
; 0.095 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.921      ; 1.168      ;
; 0.095 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.921      ; 1.168      ;
; 0.095 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.921      ; 1.168      ;
; 0.097 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.822      ; 1.071      ;
; 0.150 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.219      ;
; 0.150 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.219      ;
; 0.150 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.219      ;
; 0.150 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.219      ;
; 0.150 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[10]                                                                                                                ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.917      ; 1.219      ;
; 0.215 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_dffe4[6]                                                                                             ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p2[0]                                                                                                              ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p3[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[21]                                                                                           ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[21]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff7                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff8                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff1                                                                                                          ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff2                                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|infinite_output_sign_dffe21                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|infinite_output_sign_dffe23                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[0]                                                                                            ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[0]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe31                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe3                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|added_power2_reg[3]                                                                                         ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|max_shift_reg                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg2                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg3                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg4                                                                                              ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg5                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff3                                                                                                          ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff4                                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_result_ff[16]                                                                                                           ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe12[16]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[14]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[14]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[7]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[7]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe31                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe3                                                                                     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[2]                                                                                            ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[2]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or_reg2                                                                                                 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or_reg3                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe1                                                                                  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe25                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_dffe4[2]                                                                                             ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[12]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[12]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[13]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[13]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg1                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg2                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_add_p1[0]                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p1[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[12]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[12]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[9]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[9]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[0]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[0]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[24]                                                                              ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_dffe31[24]                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe1                                                                                     ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe25                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe23                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe31                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[7]                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_res_dffe3[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[18]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[18]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_out_dffe5[0]                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[23]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|infinite_output_sign_dffe27                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|infinite_output_sign_dffe21                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[3]                                                                                            ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[3]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[4]                                                                                            ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[4]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg1                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|integer_rounded_reg[0]                                                                                      ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|integer_result_reg[0]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff4                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff5                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_sign_dffe13                                                                                    ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_sign_dffe14                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p1[0]                                                                                                              ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p2[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_ff1                                                                                                            ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_ff2                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[9]                                                                                                             ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[8]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[16]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[16]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[18]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[18]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[9]                                                                                                             ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[8]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe12[9]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[9]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe25                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe2                                                                                     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe3                                                                                     ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe41                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[7]                                                                                ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_dffe31[7]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[1]                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_res_dffe3[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_out_dffe5[7]                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[30]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[5]                                                                                                ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[5]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[6]                                                                                                ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[6]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|sign_out_dffe5                                                                                              ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[11]                                                                                            ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[11]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_dffe4[13]                                                                                            ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[13]                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff10                                                                                                              ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_sign_dffe12                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_dffe_2                                                                                                       ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_dffe_3                                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[15]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[15]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[2]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[2]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|cntr_lkf:cntr1|safe_q[1]                    ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|cntr_lkf:cntr1|safe_q[1]                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[6]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[6]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[9]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[9]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[12]                                                                               ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_dffe31[12]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe27                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe21                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe3                                                                                  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe41                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or1_reg1                                                                                                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or_reg2                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|added_power2_reg[4]                                                                                         ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|max_shift_reg                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff6                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff7                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_dffe_3                                                                                                    ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_ff1                                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[23]                                                                                                            ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[22]                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[19]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[19]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[3]                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_res_dffe3[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[9]                                                                                                ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[9]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.394      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50M'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.034 ; 3.034 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                           ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -2.914 ; -2.914 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.770 ; 5.770 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.822 ; 7.822 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.396 ; 4.396 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.373 ; 4.373 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.203 ; 4.203 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.197 ; 4.197 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.396 ; 4.396 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.196 ; 4.196 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.537 ; 3.537 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.391 ; 3.391 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.413 ; 3.413 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.396 ; 3.396 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.164 ; 3.164 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.770 ; 5.770 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.881 ; 4.881 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.164 ; 3.164 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.373 ; 4.373 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.203 ; 4.203 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.197 ; 4.197 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.396 ; 4.396 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.196 ; 4.196 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.537 ; 3.537 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.391 ; 3.391 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.413 ; 3.413 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.396 ; 3.396 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.164 ; 3.164 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                             ; -4.715    ; -2.108 ; N/A      ; N/A     ; -1.627              ;
;  CLK_50M                                                                                                     ; -4.206    ; -2.108 ; N/A      ; N/A     ; -1.380              ;
;  divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -4.715    ; 0.062  ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS                                                                                              ; -4454.691 ; -8.378 ; 0.0      ; 0.0     ; -4792.244           ;
;  CLK_50M                                                                                                     ; -58.884   ; -8.378 ; N/A      ; N/A     ; -17.380             ;
;  divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -4395.807 ; 0.000  ; N/A      ; N/A     ; -4774.864           ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.753 ; 4.753 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                           ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -2.914 ; -2.914 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 11.526 ; 11.526 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 16.121 ; 16.121 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.298  ; 8.298  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.271  ; 8.271  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.974  ; 7.974  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.968  ; 7.968  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.298  ; 8.298  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.968  ; 7.968  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.078  ; 7.078  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.783  ; 6.783  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.807  ; 6.807  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.792  ; 6.792  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.287  ; 6.287  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.770 ; 5.770 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.881 ; 4.881 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.164 ; 3.164 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.373 ; 4.373 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.203 ; 4.203 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.197 ; 4.197 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.396 ; 4.396 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 4.196 ; 4.196 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.537 ; 3.537 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.391 ; 3.391 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.413 ; 3.413 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.396 ; 3.396 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.164 ; 3.164 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50M                                                                                                     ; CLK_50M                                                                                                     ; 610      ; 0        ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; 38       ; 38       ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 0        ; 23594    ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50M                                                                                                     ; CLK_50M                                                                                                     ; 610      ; 0        ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; 38       ; 38       ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 0        ; 23594    ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jun 14 16:00:38 2017
Info: Command: quartus_sta PU3 -c PU3
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]
    Info (332105): create_clock -period 1.000 -name CLK_50M CLK_50M
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.715     -4395.807 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):    -4.206       -58.884 CLK_50M 
Info (332146): Worst-case hold slack is -2.108
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.108        -8.378 CLK_50M 
    Info (332119):     0.391         0.000 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -4731.856 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):    -1.380       -17.380 CLK_50M 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.950
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.950     -1126.526 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):    -1.678       -22.093 CLK_50M 
Info (332146): Worst-case hold slack is -1.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.424        -7.363 CLK_50M 
    Info (332119):     0.062         0.000 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -4774.864 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):    -1.380       -17.380 CLK_50M 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Wed Jun 14 16:00:40 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


