#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 18 23:19:09 2019
# Process ID: 12040
# Current directory: /home/nick/RISC-V-CPU
# Command line: vivado -mode batch -source compile.tcl -tclargs ./V707/constraints.xdc verilog
# Log file: /home/nick/RISC-V-CPU/vivado.log
# Journal file: /home/nick/RISC-V-CPU/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /home/nick/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/nick/.Xilinx/Vivado/init.tcl'
source compile.tcl
# proc reportCriticalPaths { fileName } {
#     # Open the specified output file in write mode
#     set FH [ open $fileName w ]
# 
#     # Write the current date and CSV format to a file header
#     puts $FH "#\n# File created on [ clock format [ clock seconds ] ] \n#\n"
#     puts $FH "Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs"
# 
#     # Iterate through both Min and Max delay types
#     foreach delayType {max min} {
#     	# Collect details from the 50 worst timing paths for the current analysis
#         # (max = setup/recovery, min = hold/removal)
#         # The $path variable contains a Timing Path object
#         foreach path [get_timing_paths -delay_type $delayType -max_paths 50 -nworst 1] {
#             # Get the LUT cells of the timing paths
#             set luts [get_cells -filter {REF_NAME =~ LUT*} -of_object $path]
# 
# 	    # Get the startpoint of the Timing Path object
# 	    set startpoint [get_property STARTPOINT_PIN $path]
# 	    # Get the endpoint of the Timing Path object	
#    	    set endpoint [get_property ENDPOINT_PIN $path]
# 	    # Get the slack on the Timing Path object
# 	    set slack [get_property SLACK $path]
# 	    # Get the number of logic levels between startpoint and endpoint
# 	    set levels [get_property LOGIC_LEVELS $path]
# 
# 	    # Save the collected path details to the CSV file
# 	    puts $FH "$startpoint,$endpoint,$delayType,$slack,$levels,[llength $luts]"
#         }
#     }
#     # Close the output file
#     close $FH
#     puts "CSV file $fileName has been created.\n"
#     return 0
# };
# set partNum xc7a100tcsg324-1
# set outputDir ./build
# set topName CPU
# file mkdir $outputDir
# set lang [lindex $argv 1]
# set constr [lindex $argv 0]
# read_verilog -sv [ glob -directory ./src *.sv ]
# read_xdc $constr
# synth_design -top $topName -part $partNum
Command: synth_design -top CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12050 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1666.301 ; gain = 154.719 ; free physical = 8103 ; free virtual = 16255
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [/home/nick/RISC-V-CPU/src/CPU.sv:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionFetch' [/home/nick/RISC-V-CPU/src/InstructionFetch.sv:20]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:20]
	Parameter addr_wid bound to: 64 - type: integer 
	Parameter instr_wid bound to: 32 - type: integer 
	Parameter length bound to: 100 - type: integer 
	Parameter bytes_per_word bound to: 4 - type: integer 
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[99]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[98]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[97]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[96]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[95]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[94]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[93]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[92]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[91]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[90]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[89]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[88]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[87]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[86]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[85]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[84]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[83]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[82]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[81]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[80]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[79]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[78]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[77]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[76]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[75]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[74]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[73]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[72]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[71]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[70]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[69]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[68]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[67]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[66]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[65]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[64]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[63]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[62]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[61]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[60]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[59]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[58]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[57]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[56]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[55]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[54]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[53]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[52]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[51]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[50]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[49]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[48]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[47]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[46]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[45]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[44]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[43]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[42]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[41]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[40]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[39]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[38]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[37]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[36]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[35]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[34]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[33]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[32]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[31]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[30]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[29]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[28]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[27]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[26]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[25]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[24]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[23]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[22]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[21]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[20]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[19]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[18]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[17]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[16]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[15]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[14]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[13]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[12]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[11]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[10]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[9]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[8]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[7]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[6]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[5]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[4]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[3]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[2]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[1]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-87] always_comb on 'cache_c_reg[0]' did not result in combinational logic [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
INFO: [Common 17-14] Message 'Synth 8-87' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (1#1) [/home/nick/RISC-V-CPU/src/InstructionCache.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'InstructionFetch' (2#1) [/home/nick/RISC-V-CPU/src/InstructionFetch.sv:20]
CRITICAL WARNING: [Synth 8-5972] variable 'if_pc' cannot be written by both continuous and procedural assignments [/home/nick/RISC-V-CPU/src/CPU.sv:55]
INFO: [Synth 8-6157] synthesizing module 'InstructionDecode' [/home/nick/RISC-V-CPU/src/InstructionDecode.sv:20]
INFO: [Synth 8-6157] synthesizing module 'HazardDetection' [/home/nick/RISC-V-CPU/src/HazardDetection.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetection' (3#1) [/home/nick/RISC-V-CPU/src/HazardDetection.sv:22]
CRITICAL WARNING: [Synth 8-5972] variable 'inhibit_ctrl' cannot be written by both continuous and procedural assignments [/home/nick/RISC-V-CPU/src/InstructionDecode.sv:39]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/nick/RISC-V-CPU/src/RegisterFile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/nick/RISC-V-CPU/src/RegisterFile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Control' [/home/nick/RISC-V-CPU/src/Control.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/Control.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'Control' (5#1) [/home/nick/RISC-V-CPU/src/Control.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [/home/nick/RISC-V-CPU/src/ImmGen.sv:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/ImmGen.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/ImmGen.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/ImmGen.sv:38]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/ImmGen.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/ImmGen.sv:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/ImmGen.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (6#1) [/home/nick/RISC-V-CPU/src/ImmGen.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'InstructionDecode' (7#1) [/home/nick/RISC-V-CPU/src/InstructionDecode.sv:20]
CRITICAL WARNING: [Synth 8-5972] variable 'if_pc_src' cannot be written by both continuous and procedural assignments [/home/nick/RISC-V-CPU/src/CPU.sv:58]
CRITICAL WARNING: [Synth 8-5972] variable 'if_pc_en' cannot be written by both continuous and procedural assignments [/home/nick/RISC-V-CPU/src/CPU.sv:58]
INFO: [Synth 8-6157] synthesizing module 'Execute' [/home/nick/RISC-V-CPU/src/Execute.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [/home/nick/RISC-V-CPU/src/ForwardingUnit.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (8#1) [/home/nick/RISC-V-CPU/src/ForwardingUnit.sv:20]
CRITICAL WARNING: [Synth 8-5972] variable 'fwd_rs2' cannot be written by both continuous and procedural assignments [/home/nick/RISC-V-CPU/src/Execute.sv:39]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [/home/nick/RISC-V-CPU/src/ALUControl.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/ALUControl.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (9#1) [/home/nick/RISC-V-CPU/src/ALUControl.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/nick/RISC-V-CPU/src/ALU.sv:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/ALU.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [/home/nick/RISC-V-CPU/src/ALU.sv:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/Execute.sv:48]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/RISC-V-CPU/src/Execute.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (11#1) [/home/nick/RISC-V-CPU/src/Execute.sv:20]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/nick/RISC-V-CPU/src/Memory.sv:22]
WARNING: [Synth 8-6014] Unused sequential element mem_addr_s_reg was removed.  [/home/nick/RISC-V-CPU/src/Memory.sv:29]
WARNING: [Synth 8-6014] Unused sequential element wr_data_s_reg was removed.  [/home/nick/RISC-V-CPU/src/Memory.sv:30]
WARNING: [Synth 8-3848] Net r_data in module/entity Memory does not have driver. [/home/nick/RISC-V-CPU/src/Memory.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (12#1) [/home/nick/RISC-V-CPU/src/Memory.sv:22]
WARNING: [Synth 8-6014] Unused sequential element ex_reg_dst_r_reg was removed.  [/home/nick/RISC-V-CPU/src/CPU.sv:78]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_read_r_reg was removed.  [/home/nick/RISC-V-CPU/src/CPU.sv:83]
WARNING: [Synth 8-6014] Unused sequential element mem_reg_dst_r_reg was removed.  [/home/nick/RISC-V-CPU/src/CPU.sv:86]
WARNING: [Synth 8-6014] Unused sequential element mem_mem_read_r_reg was removed.  [/home/nick/RISC-V-CPU/src/CPU.sv:89]
WARNING: [Synth 8-3848] Net mem_alu_result in module/entity CPU does not have driver. [/home/nick/RISC-V-CPU/src/CPU.sv:64]
WARNING: [Synth 8-3848] Net mem_rd in module/entity CPU does not have driver. [/home/nick/RISC-V-CPU/src/CPU.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (13#1) [/home/nick/RISC-V-CPU/src/CPU.sv:22]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_write_i
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[63]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[62]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[61]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[60]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[59]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[58]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[57]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[56]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[55]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[54]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[53]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[52]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[51]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[50]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[49]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[48]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[47]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[46]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[45]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[44]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[43]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[42]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[41]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[40]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[39]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[38]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[37]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[36]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[35]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[34]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[33]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[32]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[31]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[30]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[29]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[28]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[27]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[26]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[25]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[24]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[23]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[22]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[21]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[20]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[19]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[18]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[17]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[16]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[15]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[14]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[13]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[12]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[11]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[10]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[9]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[8]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[7]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[6]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[5]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[4]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[3]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[2]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[1]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_addr_i[0]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[63]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[62]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[61]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[60]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[59]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[58]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[57]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[56]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[55]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[54]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[53]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[52]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[51]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[50]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[49]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[48]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[47]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[46]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[45]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[44]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[43]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[42]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[41]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[40]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[39]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[38]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[37]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[36]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[35]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[34]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[33]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[32]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[31]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[30]
WARNING: [Synth 8-3331] design Memory has unconnected port wr_data_i[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.051 ; gain = 208.469 ; free physical = 8094 ; free virtual = 16270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.957 ; gain = 217.375 ; free physical = 8094 ; free virtual = 16271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.957 ; gain = 217.375 ; free physical = 8094 ; free virtual = 16271
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nick/RISC-V-CPU/V707/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_4_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_LED_4_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_NXT'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_NXT'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA0'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA0'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA1'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA1'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA2'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA2'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA3'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA3'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA4'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA4'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_RESET_B'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_RESET_B'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_STP'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_STP'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DIR'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DIR'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA7'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA7'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA6'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA6'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA5'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_DATA5'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SI5324_INT_ALM_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SI5324_INT_ALM_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SI5324_RST_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SI5324_RST_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RX'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RX'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RTS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RTS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_TX'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_TX'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_CTS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_CTS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SCL_MAIN_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SCL_MAIN_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SDA_MAIN_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SDA_MAIN_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCIE_WAKE_B_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCIE_WAKE_B_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REC_CLOCK_C_P'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REC_CLOCK_C_P'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REC_CLOCK_C_N'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'REC_CLOCK_C_N'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_REFCLK_OPTION'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_REFCLK_OPTION'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCIE_PERST_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCIE_PERST_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_CLKOUT'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SMSC_CLKOUT'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW1'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW1'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW2'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW2'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW3'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW3'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW4'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW4'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW5'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW5'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW6'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW6'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW7'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW7'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW0'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW0'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROTARY_PUSH'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROTARY_PUSH'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_DAT0_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_DAT0_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_CD_DAT3_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_CD_DAT3_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_DAT1_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_DAT1_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_DAT2_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_DAT2_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_CLK_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_CLK_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_CMD_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_CMD_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_SDDET'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_SDDET'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_SDWP'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_SDWP'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SMA_GPIO_P'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SMA_GPIO_P'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SMA_GPIO_N'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SMA_GPIO_N'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP_TX_DISABLE'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP_TX_DISABLE'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROTARY_INCA'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROTARY_INCA'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROTARY_INCB'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ROTARY_INCB'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_VADJ_ON_B_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_VADJ_ON_B_LS'. [/home/nick/RISC-V-CPU/V707/constraints.xdc:101]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/nick/RISC-V-CPU/V707/constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nick/RISC-V-CPU/V707/constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nick/RISC-V-CPU/V707/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.598 ; gain = 0.000 ; free physical = 7987 ; free virtual = 16163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1881.566 ; gain = 2.969 ; free physical = 7985 ; free virtual = 16161
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 8091 ; free virtual = 16243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 8091 ; free virtual = 16243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 8091 ; free virtual = 16243
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "imm_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nick/RISC-V-CPU/src/ALU.sv:25]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[99]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[98]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[97]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[96]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[95]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[94]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[93]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[92]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[91]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[90]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[89]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[88]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[87]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[86]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[85]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[84]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[83]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[82]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[81]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[80]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[79]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[78]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[77]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[76]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[75]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[74]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[73]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[72]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[71]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[70]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[69]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[68]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[67]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[66]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[65]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[64]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[63]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[62]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[61]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[60]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[59]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[58]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[57]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[56]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[55]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[54]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[53]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[52]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[51]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[50]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[49]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[48]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[47]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[46]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[45]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[44]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[43]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[42]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[41]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[40]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[39]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[38]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[37]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[36]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[35]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[34]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[33]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[32]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[31]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[30]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[29]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[28]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[27]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[26]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[25]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[24]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[23]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[22]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[21]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[20]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[19]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[18]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[17]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[16]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[15]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[14]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[13]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[12]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[11]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[10]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[9]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[8]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[7]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[6]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[5]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[4]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[3]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[2]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[1]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'cache_c_reg[0]' [/home/nick/RISC-V-CPU/src/InstructionCache.sv:31]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 8055 ; free virtual = 16231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 42    
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   5 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
	   8 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module InstructionFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 10    
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module InstructionDecode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Execute 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ex_stage/wb_reg_write_r_reg' into 'id_stage/wr_reg_en_r_reg' [/home/nick/RISC-V-CPU/src/Execute.sv:38]
INFO: [Synth 8-4471] merging register 'id_stage/wb_rd_r_reg[4:0]' into 'ex_stage/wb_rd_r_reg[4:0]' [/home/nick/RISC-V-CPU/src/InstructionDecode.sv:41]
INFO: [Synth 8-4471] merging register 'ex_stage/mem_reg_write_r_reg' into 'wb_reg_write_r_reg' [/home/nick/RISC-V-CPU/src/Execute.sv:38]
INFO: [Synth 8-5546] ROM "id_stage/imm_gen/imm_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id_stage/imm_gen/imm_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id_stage/imm_gen/imm_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id_stage/imm_gen/imm_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][31]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][30]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][29]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][28]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][27]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][26]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][25]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][24]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][23]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][22]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][21]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][20]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][19]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][18]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][17]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][16]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][15]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][14]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][13]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][12]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][11]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][10]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][9]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][8]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][7]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][6]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][5]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][4]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][3]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][2]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][1]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[99][0]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][31]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][30]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][29]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][28]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][27]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][26]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][25]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][24]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][23]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][22]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][21]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][20]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][19]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][18]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][17]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][16]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][15]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][14]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][13]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][12]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][11]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][10]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][9]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][8]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][7]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][6]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][5]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][4]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][3]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][2]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][1]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[98][0]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][31]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][30]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][29]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][28]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][27]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][26]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][25]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][24]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][23]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][22]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][21]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][20]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][19]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][18]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][17]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][16]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][15]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][14]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][13]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][12]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][11]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][10]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][9]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][8]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][7]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][6]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][5]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][4]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][3]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][2]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][1]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[97][0]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[96][31]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[96][30]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[96][29]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (cache_c_reg[96][28]) is unused and will be removed from module InstructionCache.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 8050 ; free virtual = 16234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7958 ; free virtual = 16118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7958 ; free virtual = 16118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7951 ; free virtual = 16117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7816 ; free virtual = 16107
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7815 ; free virtual = 16105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7815 ; free virtual = 16106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7815 ; free virtual = 16106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7815 ; free virtual = 16106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7815 ; free virtual = 16106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.566 ; gain = 369.984 ; free physical = 7815 ; free virtual = 16106
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3780 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1881.566 ; gain = 217.375 ; free physical = 7865 ; free virtual = 16156
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.574 ; gain = 369.984 ; free physical = 7866 ; free virtual = 16157
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nick/RISC-V-CPU/V707/constraints.xdc]
Finished Parsing XDC File [/home/nick/RISC-V-CPU/V707/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.574 ; gain = 0.000 ; free physical = 7836 ; free virtual = 16103
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 510 Warnings, 105 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1881.574 ; gain = 518.281 ; free physical = 7932 ; free virtual = 16199
# write_checkpoint -force $outputDir/post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.574 ; gain = 0.000 ; free physical = 7932 ; free virtual = 16199
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nick/RISC-V-CPU/build/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt
# reportCriticalPaths $outputDir/post_synth_critpath_report.csv
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -delay_type max -max_paths 50 -nworst 1'.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -delay_type min -max_paths 50 -nworst 1'.
CSV file ./build/post_synth_critpath_report.csv has been created.

# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2111.641 ; gain = 37.953 ; free physical = 7711 ; free virtual = 15895

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: caead9f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2111.641 ; gain = 0.000 ; free physical = 7711 ; free virtual = 15895

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: caead9f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.609 ; gain = 0.000 ; free physical = 7614 ; free virtual = 15798
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: caead9f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.609 ; gain = 0.000 ; free physical = 7614 ; free virtual = 15798
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: caead9f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.609 ; gain = 0.000 ; free physical = 7614 ; free virtual = 15798
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: caead9f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.609 ; gain = 0.000 ; free physical = 7614 ; free virtual = 15798
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: caead9f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.609 ; gain = 0.000 ; free physical = 7614 ; free virtual = 15798
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: caead9f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.609 ; gain = 0.000 ; free physical = 7614 ; free virtual = 15798
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.609 ; gain = 0.000 ; free physical = 7614 ; free virtual = 15798
Ending Logic Optimization Task | Checksum: caead9f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.609 ; gain = 0.000 ; free physical = 7614 ; free virtual = 15798

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: caead9f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2212.516 ; gain = 8.906 ; free physical = 7613 ; free virtual = 15797

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: caead9f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.516 ; gain = 0.000 ; free physical = 7613 ; free virtual = 15797

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.516 ; gain = 0.000 ; free physical = 7613 ; free virtual = 15797
Ending Netlist Obfuscation Task | Checksum: caead9f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.516 ; gain = 0.000 ; free physical = 7613 ; free virtual = 15797
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# reportCriticalPaths $outputDir/post_opt_critpath_report.csv
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -delay_type max -max_paths 50 -nworst 1'.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -delay_type min -max_paths 50 -nworst 1'.
CSV file ./build/post_opt_critpath_report.csv has been created.

# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.359 ; gain = 0.000 ; free physical = 7609 ; free virtual = 15794
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2229.359 ; gain = 0.000 ; free physical = 7609 ; free virtual = 15794
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2229.359 ; gain = 0.000 ; free physical = 7608 ; free virtual = 15793
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2229.359 ; gain = 0.000 ; free physical = 7608 ; free virtual = 15793
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 23:19:49 2019...
