<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_136_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:15" VARIABLE="icmp_ln15" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_142_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:15" VARIABLE="add_ln15" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_8192_1_1_U1" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:17" VARIABLE="tmp_s" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln17_fu_204_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:17" VARIABLE="shl_ln17" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_210_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:17" VARIABLE="xor_ln17" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln17_fu_216_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:17" VARIABLE="and_ln17" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln17_1_fu_226_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:17" VARIABLE="shl_ln17_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="new_IM_1_5_fu_232_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:17" VARIABLE="new_IM_1_5" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_15_1" LOOP="VITIS_LOOP_15_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_146_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:21" VARIABLE="icmp_ln21" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_152_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:21" VARIABLE="add_ln21_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_164_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:21" VARIABLE="add_ln21" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_170_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:22" VARIABLE="icmp_ln22" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_176_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:21" VARIABLE="select_ln21" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_1_fu_184_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:21" VARIABLE="select_ln21_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_8ns_11_4_1_U12" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:24" VARIABLE="mul_ln24" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_8ns_11_4_1_U12" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:24" VARIABLE="add_ln24" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_fu_230_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:24" VARIABLE="shl_ln24" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_1_fu_275_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:24" VARIABLE="shl_ln24_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_236_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:22" VARIABLE="add_ln22" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3" LOOP="VITIS_LOOP_21_2_VITIS_LOOP_22_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_194_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:40" VARIABLE="icmp_ln40" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_40_5" LOOP="VITIS_LOOP_40_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_200_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:40" VARIABLE="add_ln40" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_40_5" LOOP="VITIS_LOOP_40_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln42_1_fu_248_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:42" VARIABLE="shl_ln42_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_40_5" LOOP="VITIS_LOOP_40_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln42_2_fu_318_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:42" VARIABLE="shl_ln42_2" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_40_5" LOOP="VITIS_LOOP_40_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_153_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="add_ln55_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_231_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="select_ln55" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln55_fu_241_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="lshr_ln55" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln55_fu_251_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="icmp_ln55" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln56_fu_312_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:56" VARIABLE="lshr_ln56" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp_3_fu_350_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="tmp_3" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_4_fu_355_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:56" VARIABLE="tmp_4" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_5_fu_360_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="tmp_5" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_196_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="add_ln55_3" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_2_fu_275_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="select_ln55_2" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln55_1_fu_285_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="lshr_ln55_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln55_1_fu_295_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="icmp_ln55_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln56_1_fu_338_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:56" VARIABLE="lshr_ln56_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp_7_fu_367_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="tmp_7" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_8_fu_372_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:56" VARIABLE="tmp_8" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_9_fu_377_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="tmp_9" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_202_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:51" VARIABLE="add_ln51" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_51_8" LOOP="VITIS_LOOP_51_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln77_fu_275_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:77" VARIABLE="icmp_ln77" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="label_3_fu_284_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:77" VARIABLE="label_3" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln68_fu_153_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" VARIABLE="icmp_ln68" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_159_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" VARIABLE="add_ln68_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="maxSim_3_fu_293_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:77" VARIABLE="maxSim_3" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_168_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" VARIABLE="add_ln68" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln70_fu_174_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:70" VARIABLE="icmp_ln70" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_180_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" VARIABLE="select_ln68" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_1_fu_301_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" VARIABLE="select_ln68_1" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_2_fu_188_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" VARIABLE="select_ln68_2" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_7ns_11_4_1_U42" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" VARIABLE="mul_ln74" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_3_fu_308_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" VARIABLE="select_ln68_3" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_4_fu_315_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:68" VARIABLE="select_ln68_4" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_7ns_11_4_1_U42" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" VARIABLE="add_ln74" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln74_fu_325_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" VARIABLE="lshr_ln74" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_fu_334_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" VARIABLE="icmp_ln74" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln75_fu_257_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:75" VARIABLE="lshr_ln75" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="dot_product_5_fu_340_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" VARIABLE="dot_product_5" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="dot_product_6_fu_345_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:75" VARIABLE="dot_product_6" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dot_product_7_fu_350_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:74" VARIABLE="dot_product_7" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_214_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:70" VARIABLE="add_ln70" MODULE="hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10" LOOP="VITIS_LOOP_68_9_VITIS_LOOP_70_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="AM_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:20" VARIABLE="AM" MODULE="hdc_maxi" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="15" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="ngram_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:33" VARIABLE="ngram" MODULE="hdc_maxi" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="test_data_d_U" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:39" VARIABLE="test_data_d" MODULE="hdc_maxi" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="29" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="d_2_fu_1242_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:31" VARIABLE="d_2" MODULE="hdc_maxi" LOOP="hdc_maxi_label0" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln46_fu_1266_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:46" VARIABLE="icmp_ln46" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_1272_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:46" VARIABLE="add_ln46_1" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1278_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:46" VARIABLE="add_ln46" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_1284_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:48" VARIABLE="icmp_ln48" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_1290_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:46" VARIABLE="select_ln46" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_1_fu_1298_p3" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:46" VARIABLE="select_ln46_1" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1309_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:55" VARIABLE="add_ln55" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_fu_1355_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:61" VARIABLE="lshr_ln61" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_1364_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:61" VARIABLE="sub_ln61" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln61_fu_1376_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:61" VARIABLE="shl_ln61" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln61_1_fu_1393_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:61" VARIABLE="shl_ln61_1" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1400_p2" SOURCE="AAHLS_Final_Project_deploy/HDC.cpp:48" VARIABLE="add_ln48" MODULE="hdc_maxi" LOOP="VITIS_LOOP_46_6_VITIS_LOOP_48_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="hdc_maxi" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
