// Mem file initialization records.
//
// SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
// Vivado v2018.3_AR72075 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Saturday September 12, 2020 - 11:50:03 am, from:
//
//     Map file     - /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/sys_bd.bmm
//     Data file(s) - /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/mb_elf/mb_app.elf, /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_1_0/data/mb_bootloop_le.elf
//
// Address space 'sys_bd_i_microblaze_1.sys_bd_i_microblaze_1_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
