Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 25 12:59:20 2020
| Host         : DESKTOP-KMIMTOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minisys_timing_summary_routed.rpt -pb minisys_timing_summary_routed.pb -rpx minisys_timing_summary_routed.rpx -warn_on_violation
| Design       : minisys
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODE_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODE_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODE_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALU_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALU_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALU_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALU_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_MODE_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_MODE_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U8/reg_mux_temp_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U8/reg_mux_temp_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U8/reg_mux_temp_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U9/ins_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U9/ins_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U9/ins_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U9/ins_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U9/ins_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U9/ins_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U9/ins_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U9/ins_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U9/ins_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U9/ins_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U9/ins_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U9/ins_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 215 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.223        0.000                      0                  616        0.140        0.000                      0                  616        2.633        0.000                       0                  1261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
fpga_clk           {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 4.167}        8.333           120.000         
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.223        0.000                      0                  616        0.140        0.000                      0                  616        3.667        0.000                       0                  1257  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 U6/anst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.419ns (13.644%)  route 2.652ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.507ns = ( 1.660 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.881ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.631    -2.881    U6/clk_out1
    SLICE_X45Y90         FDRE                                         r  U6/anst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.419    -2.462 r  U6/anst_reg[7]/Q
                         net (fo=16, routed)          2.652     0.190    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y17         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.561     1.660    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.365     1.295    
                         clock uncertainty           -0.144     1.151    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.738     0.413    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 U6/anst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.419ns (13.644%)  route 2.652ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.503ns = ( 1.664 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.881ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.631    -2.881    U6/clk_out1
    SLICE_X45Y90         FDRE                                         r  U6/anst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.419    -2.462 r  U6/anst_reg[7]/Q
                         net (fo=16, routed)          2.652     0.190    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.565     1.664    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.365     1.299    
                         clock uncertainty           -0.144     1.155    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.738     0.417    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 U9/ins_reg[22]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Red1_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.231ns (33.762%)  route 2.415ns (66.238%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.561ns = ( 1.606 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.878ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.634    -2.878    U9/clk_out1
    SLICE_X45Y97         FDRE                                         r  U9/ins_reg[22]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419    -2.459 r  U9/ins_reg[22]_rep/Q
                         net (fo=128, routed)         1.399    -1.060    U4/Red1_reg[31]_i_2_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.296    -0.764 r  U4/Red1[20]_i_9/O
                         net (fo=1, routed)           0.000    -0.764    U4/Red1[20]_i_9_n_3
    SLICE_X32Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.547 r  U4/Red1_reg[20]_i_3/O
                         net (fo=1, routed)           1.016     0.469    U4/Red1_reg[20]_i_3_n_3
    SLICE_X34Y102        LUT6 (Prop_lut6_I1_O)        0.299     0.768 r  U4/Red1[20]_i_1/O
                         net (fo=1, routed)           0.000     0.768    U4/imem[20]
    SLICE_X34Y102        FDRE                                         r  U4/Red1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.507     1.606    U4/clk_out1
    SLICE_X34Y102        FDRE                                         r  U4/Red1_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.445     1.161    
                         clock uncertainty           -0.144     1.017    
    SLICE_X34Y102        FDRE (Setup_fdre_C_D)        0.082     1.099    U4/Red1_reg[20]
  -------------------------------------------------------------------
                         required time                          1.099    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 U9/ins_reg[22]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Red1_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 1.231ns (34.629%)  route 2.324ns (65.371%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.569ns = ( 1.598 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.878ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.634    -2.878    U9/clk_out1
    SLICE_X45Y97         FDRE                                         r  U9/ins_reg[22]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419    -2.459 r  U9/ins_reg[22]_rep/Q
                         net (fo=128, routed)         1.453    -1.006    U4/Red1_reg[31]_i_2_0
    SLICE_X49Y110        LUT6 (Prop_lut6_I2_O)        0.296    -0.710 r  U4/Red1[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.710    U4/Red1[31]_i_7_n_3
    SLICE_X49Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.493 r  U4/Red1_reg[31]_i_2/O
                         net (fo=1, routed)           0.870     0.378    U4/Red1_reg[31]_i_2_n_3
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.299     0.677 r  U4/Red1[31]_i_1/O
                         net (fo=1, routed)           0.000     0.677    U4/imem[31]
    SLICE_X48Y108        FDRE                                         r  U4/Red1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.499     1.598    U4/clk_out1
    SLICE_X48Y108        FDRE                                         r  U4/Red1_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.445     1.153    
                         clock uncertainty           -0.144     1.009    
    SLICE_X48Y108        FDRE (Setup_fdre_C_D)        0.034     1.043    U4/Red1_reg[31]
  -------------------------------------------------------------------
                         required time                          1.043    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 U9/ins_reg[22]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Red1_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.226ns (34.565%)  route 2.321ns (65.435%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.567ns = ( 1.600 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.878ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.634    -2.878    U9/clk_out1
    SLICE_X45Y97         FDRE                                         r  U9/ins_reg[22]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.419    -2.459 r  U9/ins_reg[22]_rep/Q
                         net (fo=128, routed)         1.353    -1.106    U4/Red1_reg[31]_i_2_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I2_O)        0.296    -0.810 r  U4/Red1[30]_i_6/O
                         net (fo=1, routed)           0.000    -0.810    U4/Red1[30]_i_6_n_3
    SLICE_X43Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.598 r  U4/Red1_reg[30]_i_2/O
                         net (fo=1, routed)           0.968     0.370    U4/Red1_reg[30]_i_2_n_3
    SLICE_X43Y108        LUT6 (Prop_lut6_I0_O)        0.299     0.669 r  U4/Red1[30]_i_1/O
                         net (fo=1, routed)           0.000     0.669    U4/imem[30]
    SLICE_X43Y108        FDRE                                         r  U4/Red1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.501     1.600    U4/clk_out1
    SLICE_X43Y108        FDRE                                         r  U4/Red1_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.445     1.155    
                         clock uncertainty           -0.144     1.011    
    SLICE_X43Y108        FDRE (Setup_fdre_C_D)        0.032     1.043    U4/Red1_reg[30]
  -------------------------------------------------------------------
                         required time                          1.043    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 U9/ins_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Red2_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.926%)  route 2.847ns (83.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.562ns = ( 1.605 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.801ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.711    -2.801    U9/clk_out1
    SLICE_X72Y89         FDRE                                         r  U9/ins_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.456    -2.345 r  U9/ins_reg[19]/Q
                         net (fo=35, routed)          2.847     0.502    U4/Q[3]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     0.626 r  U4/Red2[23]_i_1/O
                         net (fo=1, routed)           0.000     0.626    U4/Red2[23]_i_1_n_3
    SLICE_X37Y106        FDRE                                         r  U4/Red2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.506     1.605    U4/clk_out1
    SLICE_X37Y106        FDRE                                         r  U4/Red2_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.445     1.160    
                         clock uncertainty           -0.144     1.016    
    SLICE_X37Y106        FDRE (Setup_fdre_C_D)        0.034     1.050    U4/Red2_reg[23]
  -------------------------------------------------------------------
                         required time                          1.050    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 U9/ins_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Red2_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.580ns (16.853%)  route 2.862ns (83.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.561ns = ( 1.606 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.804ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.708    -2.804    U9/clk_out1
    SLICE_X72Y85         FDRE                                         r  U9/ins_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.456    -2.348 r  U9/ins_reg[20]/Q
                         net (fo=35, routed)          2.862     0.514    U4/Q[4]
    SLICE_X34Y101        LUT6 (Prop_lut6_I2_O)        0.124     0.638 r  U4/Red2[17]_i_1/O
                         net (fo=1, routed)           0.000     0.638    U4/Red2[17]_i_1_n_3
    SLICE_X34Y101        FDRE                                         r  U4/Red2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.507     1.606    U4/clk_out1
    SLICE_X34Y101        FDRE                                         r  U4/Red2_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.445     1.161    
                         clock uncertainty           -0.144     1.017    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.086     1.103    U4/Red2_reg[17]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 U9/ins_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Red1_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.562ns = ( 1.605 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.900ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.612    -2.900    U9/clk_out1
    SLICE_X62Y73         FDRE                                         r  U9/ins_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -2.382 r  U9/ins_reg[24]/Q
                         net (fo=34, routed)          2.836     0.454    U4/Q[8]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     0.578 r  U4/Red1[23]_i_1/O
                         net (fo=1, routed)           0.000     0.578    U4/imem[23]
    SLICE_X37Y106        FDRE                                         r  U4/Red1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.506     1.605    U4/clk_out1
    SLICE_X37Y106        FDRE                                         r  U4/Red1_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.445     1.160    
                         clock uncertainty           -0.144     1.016    
    SLICE_X37Y106        FDRE (Setup_fdre_C_D)        0.032     1.048    U4/Red1_reg[23]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 U9/ins_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Red2_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.580ns (17.162%)  route 2.800ns (82.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.566ns = ( 1.601 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.804ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.708    -2.804    U9/clk_out1
    SLICE_X72Y85         FDRE                                         r  U9/ins_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.456    -2.348 r  U9/ins_reg[20]/Q
                         net (fo=35, routed)          2.800     0.452    U4/Q[4]
    SLICE_X45Y103        LUT6 (Prop_lut6_I2_O)        0.124     0.576 r  U4/Red2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.576    U4/Red2[4]_i_1_n_3
    SLICE_X45Y103        FDRE                                         r  U4/Red2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.502     1.601    U4/clk_out1
    SLICE_X45Y103        FDRE                                         r  U4/Red2_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.445     1.156    
                         clock uncertainty           -0.144     1.012    
    SLICE_X45Y103        FDRE (Setup_fdre_C_D)        0.035     1.047    U4/Red2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.047    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 U9/ins_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U4/Red2_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.580ns (17.172%)  route 2.798ns (82.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.566ns = ( 1.601 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.804ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.708    -2.804    U9/clk_out1
    SLICE_X72Y85         FDRE                                         r  U9/ins_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.456    -2.348 r  U9/ins_reg[20]/Q
                         net (fo=35, routed)          2.798     0.450    U4/Q[4]
    SLICE_X45Y103        LUT6 (Prop_lut6_I2_O)        0.124     0.574 r  U4/Red2[27]_i_1/O
                         net (fo=1, routed)           0.000     0.574    U4/Red2[27]_i_1_n_3
    SLICE_X45Y103        FDRE                                         r  U4/Red2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     5.056 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.237    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -1.617 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     0.008    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.099 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.502     1.601    U4/clk_out1
    SLICE_X45Y103        FDRE                                         r  U4/Red2_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.445     1.156    
                         clock uncertainty           -0.144     1.012    
    SLICE_X45Y103        FDRE (Setup_fdre_C_D)        0.034     1.046    U4/Red2_reg[27]
  -------------------------------------------------------------------
                         required time                          1.046    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U4/Red2_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.755ns  (logic 0.167ns (22.109%)  route 0.588ns (77.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns = ( 3.903 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 3.623 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.567     3.623    U4/clk_out1
    SLICE_X34Y101        FDRE                                         r  U4/Red2_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.167     3.790 r  U4/Red2_reg[17]/Q
                         net (fo=5, routed)           0.588     4.378    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y18         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.886     3.903    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.943    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     4.239    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U4/Red2_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.769ns  (logic 0.167ns (21.725%)  route 0.602ns (78.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 3.904 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 3.621 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.565     3.621    U4/clk_out1
    SLICE_X42Y102        FDRE                                         r  U4/Red2_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.167     3.788 r  U4/Red2_reg[21]/Q
                         net (fo=5, routed)           0.602     4.390    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.887     3.904    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.944    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     4.240    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.240    
                         arrival time                           4.390    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U4/Red2_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.533ns  (logic 0.167ns (31.323%)  route 0.366ns (68.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns = ( 3.901 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 3.623 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.567     3.623    U4/clk_out1
    SLICE_X34Y102        FDRE                                         r  U4/Red2_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.167     3.790 r  U4/Red2_reg[29]/Q
                         net (fo=5, routed)           0.366     4.156    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.884     3.901    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     3.707    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     4.003    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U4/Red2_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.797ns  (logic 0.167ns (20.942%)  route 0.630ns (79.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns = ( 3.901 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 3.623 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.567     3.623    U4/clk_out1
    SLICE_X34Y101        FDRE                                         r  U4/Red2_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.167     3.790 r  U4/Red2_reg[17]/Q
                         net (fo=5, routed)           0.630     4.421    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y17         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.884     3.901    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.941    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     4.237    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.237    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U4/Red2_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.807ns  (logic 0.167ns (20.704%)  route 0.640ns (79.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns = ( 3.903 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 3.621 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.565     3.621    U4/clk_out1
    SLICE_X42Y102        FDRE                                         r  U4/Red2_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.167     3.788 r  U4/Red2_reg[21]/Q
                         net (fo=5, routed)           0.640     4.428    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y18         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.886     3.903    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.943    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     4.239    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U4/Red2_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.825ns  (logic 0.167ns (20.251%)  route 0.658ns (79.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 3.904 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 3.623 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.567     3.623    U4/clk_out1
    SLICE_X34Y101        FDRE                                         r  U4/Red2_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.167     3.790 r  U4/Red2_reg[17]/Q
                         net (fo=5, routed)           0.658     4.448    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.887     3.904    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.944    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     4.240    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.240    
                         arrival time                           4.448    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U4/Red2_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.820ns  (logic 0.146ns (17.797%)  route 0.674ns (82.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns = ( 3.897 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 3.622 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.566     3.622    U4/clk_out1
    SLICE_X37Y106        FDRE                                         r  U4/Red2_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.146     3.768 r  U4/Red2_reg[23]/Q
                         net (fo=5, routed)           0.674     4.443    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.880     3.897    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.937    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     4.233    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.233    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U8/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U8/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.662%)  route 0.161ns (46.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.563    -0.548    U8/clk_out1
    SLICE_X61Y90         FDRE                                         r  U8/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  U8/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=16, routed)          0.161    -0.246    U8/curr_state[2]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  U8/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    U8/FSM_sequential_curr_state[0]_i_1_n_3
    SLICE_X60Y90         FDRE                                         r  U8/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.834    -0.316    U8/clk_out1
    SLICE_X60Y90         FDRE                                         r  U8/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.218    -0.535    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.121    -0.414    U8/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U4/Red2_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.600ns  (logic 0.167ns (27.843%)  route 0.433ns (72.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns = ( 3.901 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 3.620 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.564     3.620    U4/clk_out1
    SLICE_X38Y106        FDRE                                         r  U4/Red2_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.167     3.787 r  U4/Red2_reg[26]/Q
                         net (fo=5, routed)           0.433     4.220    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.884     3.901    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     3.707    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     4.003    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U4/Red2_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@4.167ns - clk_out1_cpuclk fall@4.167ns)
  Data Path Delay:        0.833ns  (logic 0.146ns (17.529%)  route 0.687ns (82.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns = ( 3.893 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 3.620 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     4.419 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.859    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.521 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.030    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.056 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.564     3.620    U4/clk_out1
    SLICE_X49Y96         FDRE                                         r  U4/Red2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.146     3.766 r  U4/Red2_reg[2]/Q
                         net (fo=2, routed)           0.687     4.453    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      4.167     4.167 f  
    U20                                               0.000     4.167 f  fpga_clk (IN)
                         net (fo=0)                   0.000     4.167    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.608 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.089    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     2.432 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.988    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.017 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.876     3.893    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.932    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     4.228    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.228    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { U0/UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y18    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y18    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y21    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y21    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y15    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y15    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y17    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y17    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y13    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y13    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X49Y96    U4/Red2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X46Y104   U4/imem_reg[4][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X47Y91    U4/imem_reg[4][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X47Y91    U4/imem_reg[4][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X44Y101   U4/imem_reg[5][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X33Y95    U4/imem_reg[5][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X33Y95    U4/imem_reg[5][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X46Y92    U4/imem_reg[5][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X46Y92    U4/imem_reg[5][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X33Y102   U4/imem_reg[5][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X34Y102   U4/Red2_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X32Y91    U4/imem_reg[4][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X33Y92    U4/imem_reg[5][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X36Y92    U4/Red2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X46Y91    U4/Red2_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X46Y91    U4/Red2_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X33Y92    U4/imem_reg[5][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X41Y92    U4/Red2_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X41Y92    U4/Red2_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X36Y98    U4/imem_reg[6][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U0/UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5   U0/UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBOUT



