xload _0_0std_0_0cells_0_0NOR2X1
box 0 0 42 80
label prboundary
box 27 28 35 30
paint ndiffusion
box 28 29 28 29
label "GND" right ndiffusion
box 34 55 35 57
paint pdiffusion
box 35 56 35 56
label "Y" right pdiffusion
box 25 28 27 30
paint ndiffusion
box 26 29 26 29
label "GND" right ndiffusion
box 32 55 34 57
paint pdiffusion
box 33 56 33 56
label "Y" right pdiffusion
box 22 67 23 69
paint polysilicon
box 23 68 23 68
label "B" right polysilicon
box 20 24 22 27
paint polysilicon
box 21 25 21 25
label "B" right polysilicon
box 22 27 35 28
paint ndiffusion
box 23 28 23 28
label "GND" right ndiffusion
box 22 28 25 30
paint ndiffusion
box 23 29 23 29
label "GND" right ndiffusion
box 22 30 35 32
paint ndiffusion
box 23 31 23 31
label "GND" right ndiffusion
box 19 28 20 31
paint ndiffusion
box 20 29 20 29
label "Y" right ndiffusion
box 22 48 35 55
paint pdiffusion
box 23 49 23 49
label "Y" right pdiffusion
box 22 55 32 57
paint pdiffusion
box 23 56 23 56
label "Y" right pdiffusion
box 22 57 35 63
paint pdiffusion
box 23 58 23 58
label "Y" right pdiffusion
box 19 55 20 58
paint pdiffusion
box 20 56 20 56
label "Y" right pdiffusion
box 20 63 22 66
paint polysilicon
box 21 64 21 64
label "B" right polysilicon
box 20 67 22 69
paint polysilicon
box 21 68 21 68
label "B" right polysilicon
box 14 21 15 23
paint polysilicon
box 15 22 15 22
label "A" right polysilicon
box 20 27 22 32
paint ntransistor
box 21 28 21 28
label "B" right ntransistor
box 16 28 19 31
paint ndiffusion
box 17 29 17 29
label "Y" right ndiffusion
box 20 32 22 48
paint polysilicon
box 21 33 21 33
label "B" right polysilicon
box 20 48 22 63
paint ptransistor
box 21 49 21 49
label "B" right ptransistor
box 16 55 19 58
paint pdiffusion
box 17 56 17 56
label "Y" right pdiffusion
box 19 66 23 67
paint polysilicon
box 20 67 20 67
label "B" right polysilicon
box 19 67 20 69
paint polysilicon
box 20 68 20 68
label "B" right polysilicon
box 19 69 23 70
paint polysilicon
box 20 70 20 70
label "B" right polysilicon
box 12 21 14 23
paint polysilicon
box 13 22 13 22
label "A" right polysilicon
box 12 24 14 27
paint polysilicon
box 13 25 13 25
label "A" right polysilicon
box 14 27 20 28
paint ndiffusion
box 15 28 15 28
label "Y" right ndiffusion
box 14 28 16 31
paint ndiffusion
box 15 29 15 29
label "Y" right ndiffusion
box 14 31 20 32
paint ndiffusion
box 15 32 15 32
label "Y" right ndiffusion
box 8 28 12 30
paint ndiffusion
box 9 29 9 29
label "GND" right ndiffusion
box 14 48 20 55
paint pdiffusion
box 15 49 15 49
label "Y" right pdiffusion
box 14 55 16 58
paint pdiffusion
box 15 56 15 56
label "Y" right pdiffusion
box 14 58 20 63
paint pdiffusion
box 15 59 15 59
label "Y" right pdiffusion
box 10 55 12 58
paint pdiffusion
box 11 56 11 56
label "Vdd" right pdiffusion
box 11 20 15 21
paint polysilicon
box 12 21 12 21
label "A" right polysilicon
box 11 21 12 23
paint polysilicon
box 12 22 12 22
label "A" right polysilicon
box 11 23 15 24
paint polysilicon
box 12 24 12 24
label "A" right polysilicon
box 12 27 14 32
paint ntransistor
box 13 28 13 28
label "A" right ntransistor
box 6 28 8 30
paint ndiffusion
box 7 29 7 29
label "GND" right ndiffusion
box 12 32 14 48
paint polysilicon
box 13 33 13 33
label "A" right polysilicon
box 12 48 14 63
paint ptransistor
box 13 49 13 49
label "A" right ptransistor
box 7 55 10 58
paint pdiffusion
box 8 56 8 56
label "Vdd" right pdiffusion
box 12 63 14 66
paint polysilicon
box 13 64 13 64
label "A" right polysilicon
box 5 27 12 28
paint ndiffusion
box 6 28 6 28
label "GND" right ndiffusion
box 5 28 6 30
paint ndiffusion
box 6 29 6 29
label "GND" right ndiffusion
box 5 30 12 32
paint ndiffusion
box 6 31 6 31
label "GND" right ndiffusion
box 5 48 12 55
paint pdiffusion
box 6 49 6 49
label "Vdd" right pdiffusion
box 5 55 7 58
paint pdiffusion
box 6 56 6 56
label "Vdd" right pdiffusion
box 5 58 12 63
paint pdiffusion
box 6 59 6 59
label "Vdd" right pdiffusion
box 32 55 34 57
paint pdcontact
box 33 56 33 56
label "Y" right pdcontact
box 25 28 27 30
paint ndcontact
box 26 29 26 29
label "GND" right ndcontact
box 20 67 22 69
paint polycontact
box 21 68 21 68
label "B" right polycontact
box 16 55 19 58
paint pdcontact
box 17 56 17 56
label "Y" right pdcontact
box 16 28 19 31
paint ndcontact
box 17 29 17 29
label "Y" right ndcontact
box 12 21 14 23
paint polycontact
box 13 22 13 22
label "A" right polycontact
box 7 55 10 58
paint pdcontact
box 8 56 8 56
label "Vdd" right pdcontact
box 6 28 8 30
paint ndcontact
box 7 29 7 29
label "GND" right ndcontact
box 34 55 35 57
paint m1
box 35 56 35 56
label "Vdd" right m1
box 32 55 34 57
paint m1
box 33 56 33 56
label "Y" right m1
port class output
port make
box 27 28 28 30
paint m1
box 28 29 28 29
label "GND" right m1
box 31 54 35 55
paint m1
box 32 55 32 55
label "Vdd" right m1
box 31 55 32 57
paint m1
box 32 56 32 56
label "Vdd" right m1
box 31 57 35 58
paint m1
box 32 58 32 58
label "Vdd" right m1
box 31 58 34 69
paint m1
box 32 59 32 59
label "Vdd" right m1
box 25 28 27 30
paint m1
box 26 29 26 29
label "GND" right m1
box 24 28 25 30
paint m1
box 25 29 25 29
label "GND" right m1
box 24 30 28 31
paint m1
box 25 31 25 31
label "GND" right m1
box 24 27 28 28
paint m1
box 25 28 25 28
label "GND" right m1
box 19 55 20 58
paint m1
box 20 56 20 56
label "Y" right m1
port class output
port make
box 22 67 23 69
paint m1
box 23 68 23 68
label "B" right m1
port class input
port make
box 27 13 28 16
paint m1
box 28 14 28 14
label "GND" right m1
box 19 28 20 31
paint m1
box 20 29 20 29
label "Y" right m1
port class output
port make
box 16 55 19 58
paint m1
box 17 56 17 56
label "Y" right m1
port class output
port make
box 20 67 22 69
paint m1
box 21 68 21 68
label "B" right m1
port class input
port make
box 24 13 27 16
paint m1
box 25 14 25 14
label "GND" right m1
box 25 17 28 27
paint m1
box 26 18 26 18
label "GND" right m1
box 15 27 20 28
paint m1
box 16 28 16 28
label "Y" right m1
port class output
port make
box 16 28 19 31
paint m1
box 17 29 17 29
label "Y" right m1
port class output
port make
box 15 55 16 58
paint m1
box 16 56 16 56
label "Y" right m1
port class output
port make
box 19 66 23 67
paint m1
box 20 67 20 67
label "B" right m1
port class input
port make
box 19 67 20 69
paint m1
box 20 68 20 68
label "B" right m1
port class input
port make
box 19 69 23 70
paint m1
box 20 70 20 70
label "B" right m1
port class input
port make
box 23 12 28 13
paint m1
box 24 13 24 13
label "GND" right m1
box 23 13 24 16
paint m1
box 24 14 24 14
label "GND" right m1
box 23 16 28 17
paint m1
box 24 17 24 17
label "GND" right m1
box 14 21 15 23
paint m1
box 15 22 15 22
label "A" right m1
port class input
port make
box 15 28 16 31
paint m1
box 16 29 16 29
label "Y" right m1
port class output
port make
box 12 21 14 23
paint m1
box 13 22 13 22
label "A" right m1
port class input
port make
box 16 32 19 54
paint m1
box 17 33 17 33
label "Y" right m1
port class output
port make
box 15 54 20 55
paint m1
box 16 55 16 55
label "Y" right m1
port class output
port make
box 10 55 11 58
paint m1
box 11 56 11 56
label "Vdd" right m1
box 15 58 20 59
paint m1
box 16 59 16 59
label "Y" right m1
port class output
port make
box 9 13 10 16
paint m1
box 10 14 10 14
label "GND" right m1
box 11 20 15 21
paint m1
box 12 21 12 21
label "A" right m1
port class input
port make
box 11 21 12 23
paint m1
box 12 22 12 22
label "A" right m1
port class input
port make
box 11 23 15 24
paint m1
box 12 24 12 24
label "A" right m1
port class input
port make
box 8 28 9 30
paint m1
box 9 29 9 29
label "GND" right m1
box 15 31 20 32
paint m1
box 16 32 16 32
label "Y" right m1
port class output
port make
box 7 55 10 58
paint m1
box 8 56 8 56
label "Vdd" right m1
box 6 13 9 16
paint m1
box 7 14 7 14
label "GND" right m1
box 6 28 8 30
paint m1
box 7 29 7 29
label "GND" right m1
box 6 54 11 55
paint m1
box 7 55 7 55
label "Vdd" right m1
box 6 55 7 58
paint m1
box 7 56 7 56
label "Vdd" right m1
box 6 58 11 59
paint m1
box 7 59 7 59
label "Vdd" right m1
box 5 12 10 13
paint m1
box 6 13 6 13
label "GND" right m1
box 5 13 6 16
paint m1
box 6 14 6 14
label "GND" right m1
box 5 16 10 17
paint m1
box 6 17 6 17
label "GND" right m1
box 5 17 8 27
paint m1
box 6 18 6 18
label "GND" right m1
box 5 27 9 28
paint m1
box 6 28 6 28
label "GND" right m1
box 5 28 6 30
paint m1
box 6 29 6 29
label "GND" right m1
box 5 30 9 31
paint m1
box 6 31 6 31
label "GND" right m1
box 16 55 19 58
paint v1
box 17 56 17 56
label "Y" right v1
box 24 13 27 16
paint v1
box 25 14 25 14
label "GND" right v1
box 7 55 10 58
paint v1
box 8 56 8 56
label "Vdd" right v1
box 6 13 9 16
paint v1
box 7 14 7 14
label "GND" right v1
box 19 55 20 58
paint m2
box 20 56 20 56
label "Y" right m2
port class output
port make
box 27 13 28 16
paint m2
box 28 14 28 14
label "GND" right m2
box 16 55 19 58
paint m2
box 17 56 17 56
label "Y" right m2
port class output
port make
box 24 13 27 16
paint m2
box 25 14 25 14
label "GND" right m2
box 10 55 16 58
paint m2
box 11 56 11 56
label "Vdd" right m2
box 9 13 24 16
paint m2
box 10 14 10 14
label "GND" right m2
box 7 55 10 58
paint m2
box 8 56 8 56
label "Vdd" right m2
box 6 13 9 16
paint m2
box 7 14 7 14
label "GND" right m2
box 6 54 20 55
paint m2
box 7 55 7 55
label "Vdd" right m2
box 6 55 7 58
paint m2
box 7 56 7 56
label "Vdd" right m2
box 6 58 20 59
paint m2
box 7 59 7 59
label "Vdd" right m2
box 5 12 28 13
paint m2
box 6 13 6 13
label "GND" right m2
box 5 13 6 16
paint m2
box 6 14 6 14
label "GND" right m2
box 5 16 28 17
paint m2
box 6 17 6 17
label "GND" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
