Compiling process started (2025-07-03 21:59:03), please wait...<br><font color="blue">
------------------------------------------------hil0------------------------------------------------</font><br><font color="blue">Compiling model for device with id 0 
</font><br><font color="blue">PWM Modulators scheduling completed.</font><br><font color="green"><font color=blue><br>Circuit is divided into 2 subcircuits.<br></font></font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 0:</font></font><br><font color="green"><font color=blue>   <a href='show://component/IGBT Leg2'>IGBT Leg2</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Series RLC Branch1'>Series RLC Branch1</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/S2'>S2</a></font></font><br><font color="green"> </font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 1:</font></font><br><font color="green"><font color=blue>   <a href='show://component/Series RLC Branch4'>Series RLC Branch4</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Series RLC Branch2'>Series RLC Branch2</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Series RLC Branch5'>Series RLC Branch5</a></font></font><br><font color="green"> </font><br><font color="blue">Communication lines scheduling completed.</font><br><font color="blue">
Running Device specific hw utilization analysis:</font><br><font color="blue">	Standard processing core utilization:		2 out of 2	100.0%</font><br><font color="blue">	Machine solver utilization:          		0 out of 1	0.0%</font><br><font color="blue">	DC-DC converter solvers utilization: 		0 out of 0	0.0%</font><br><font color="blue">	Signal generator utilization:        		5 out of 12	41.67%</font><br><font color="blue">	Look up tables utilization:          		0 out of 8	0.0%</font><br><font color="blue">	PWM modulator utilization:   				0 out of 12	0.0%</font><br><font color="blue">	PWM analyzer utilization:    				0 out of 4	0.0%</font><br><font color="blue">	Parallel DTV Conv. Detectors utilization:	0 out of 0	0.0%</font><br><font color="blue">
Running core0 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	3 out of 3	100.0%</font><br><font color="blue">	Contactor utilization:                   	1 out of 6	16.67%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 16	0.0%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 0	0.0%</font><br><font color="blue">
Running core1 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	0 out of 3	0.0%</font><br><font color="blue">	Contactor utilization:                   	1 out of 6	16.67%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 16	0.0%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 0	0.0%</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Machine losses calculation scheduling completed.</font><br><font color="blue">
Calculating continuous state space matrices for core0...</font><br><font color="blue">
Calculating continuous state space matrices for core1...</font><br><font color="blue">
Discretization of state space matrices...</font><br><font color="blue">Simulation step set to 	 2.5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 2.5e-07 s</font><br><font color="blue">Simulation step set to 	 2.5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 2.5e-07 s</font><br><font color="blue">
Memory utilization analysis...</font><br><font color="blue">	Matrix memory utilization of core0 is 		29.66%</font><br><font color="blue">	Matrix memory utilization of core1 is 		1.0%</font><br><font color="blue">
Timing constraint analysis...</font><br><font color="crimson">	Time slot utilization of core0 is 	130.91%</font><br><font color="blue">	Time slot utilization of core1 is 	85.45%</font><br><font color="blue">	Time slot utilization of other functional units is 	98.18%</font><br><font color="blue">Timing constraints not met! Simulation step is increased to 5e-07</font><br><font color="blue">Simulation step set to 	 5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 5e-07 s</font><br><font color="blue">Simulation step set to 	 5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 5e-07 s</font><br><font color="blue">
Memory utilization analysis...</font><br><font color="blue">	Matrix memory utilization of core0 is 		29.66%</font><br><font color="blue">	Matrix memory utilization of core1 is 		1.0%</font><br><font color="blue">
Timing constraint analysis...</font><br><font color="blue">	Time slot utilization of core0 is 	65.45%</font><br><font color="blue">	Time slot utilization of core1 is 	42.73%</font><br><font color="blue">	Time slot utilization of other functional units is 	49.09%</font><br><font color="blue">Timing constraints met!</font><br><font color="blue">Analog outputs validated</font><br><font color="blue">
Losses calculation scheduling completed.</font><br><font color="blue">
Machine dynamic model scheduling completed.</font><br><font color="blue">
Writing device configuration files...</font><br><font color="green">
Electrical part of compiler successfully finished.
</font><br><font color="blue">
Starting code generation for user 0 CPU</font><br><font color="blue">	Signal processing Scada Input utilization:    	24 out of 1048576</font><br><font color="blue">	Signal processing Scada Output utilization:   	0 out of 1048576</font><br><font color="blue">	Signal processing Comm parameters utilization:    34 out of 8388608</font><br><font color="blue">	Signal processing Probes utilization: 			41 out of 1024</font><br><font color="blue">	Signal processing Digital Probes utilization: 	0 out of 512</font><br><font color="blue">	Signal processing tunable parameters utilization: 0 out of 262144</font><br><font color="blue">	C code generated successfully!</font><br><font color="blue">	Starting compilation of generated C code...</font><br><font color="blue">	Total utilization of the external memory: 	1601 out of 65536 kB (2.44%)</font><br><font color="blue">		Code segment size:						49 out of 65536 kB (0.08%)</font><br><font color="blue">		Data segment size:						1551 out of 65536 kB (2.37%)</font><br><font color="blue">	C code compilation was successful!
</font><br><font color="blue">
Compiling model for device with id 0 finished successfully</font><br><font color="blue">----------------------------------------------------------------------------------------------------</font><br><font color="green">
Compilation finished successfully.</font><br>Compiling process finished.<br>