-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 19:30:40 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v5
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/main.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     267  174267     174273            0  0        ? 
    Design Total:                                    267  174267     174273            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks     
    ------------ ------ ------ ----------------- ----------- ----------------------------
    clk          rising  5.000             20.00    0.000000 /inPlaceNTT_DIF_precomp/core 
    
  I/O Data Ranges
    Port                          Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                           IN   Unsigned         1                                     
    rst                           IN   Unsigned         1                                     
    run:rsc.vld                   IN   Unsigned         1                                     
    vec:rsc(0)(0).qa              IN   Unsigned        32                                     
    vec:rsc(0)(0).qb              IN   Unsigned        32                                     
    vec:rsc(0)(1).qa              IN   Unsigned        32                                     
    vec:rsc(0)(1).qb              IN   Unsigned        32                                     
    vec:rsc(0)(2).qa              IN   Unsigned        32                                     
    vec:rsc(0)(2).qb              IN   Unsigned        32                                     
    vec:rsc(0)(3).qa              IN   Unsigned        32                                     
    vec:rsc(0)(3).qb              IN   Unsigned        32                                     
    vec:rsc(0)(4).qa              IN   Unsigned        32                                     
    vec:rsc(0)(4).qb              IN   Unsigned        32                                     
    vec:rsc(0)(5).qa              IN   Unsigned        32                                     
    vec:rsc(0)(5).qb              IN   Unsigned        32                                     
    vec:rsc(0)(6).qa              IN   Unsigned        32                                     
    vec:rsc(0)(6).qb              IN   Unsigned        32                                     
    vec:rsc(0)(7).qa              IN   Unsigned        32                                     
    vec:rsc(0)(7).qb              IN   Unsigned        32                                     
    vec:rsc(1)(0).qa              IN   Unsigned        32                                     
    vec:rsc(1)(0).qb              IN   Unsigned        32                                     
    vec:rsc(1)(1).qa              IN   Unsigned        32                                     
    vec:rsc(1)(1).qb              IN   Unsigned        32                                     
    vec:rsc(1)(2).qa              IN   Unsigned        32                                     
    vec:rsc(1)(2).qb              IN   Unsigned        32                                     
    vec:rsc(1)(3).qa              IN   Unsigned        32                                     
    vec:rsc(1)(3).qb              IN   Unsigned        32                                     
    vec:rsc(1)(4).qa              IN   Unsigned        32                                     
    vec:rsc(1)(4).qb              IN   Unsigned        32                                     
    vec:rsc(1)(5).qa              IN   Unsigned        32                                     
    vec:rsc(1)(5).qb              IN   Unsigned        32                                     
    vec:rsc(1)(6).qa              IN   Unsigned        32                                     
    vec:rsc(1)(6).qb              IN   Unsigned        32                                     
    vec:rsc(1)(7).qa              IN   Unsigned        32                                     
    vec:rsc(1)(7).qb              IN   Unsigned        32                                     
    p:rsc.dat                     IN   Unsigned        32                                     
    r:rsc.dat                     IN   Unsigned        32                                     
    twiddle:rsc(0)(0).qb          IN   Unsigned        32                                     
    twiddle:rsc(0)(1).qb          IN   Unsigned        32                                     
    twiddle:rsc(0)(2).qb          IN   Unsigned        32                                     
    twiddle:rsc(0)(3).qb          IN   Unsigned        32                                     
    twiddle:rsc(0)(4).qb          IN   Unsigned        32                                     
    twiddle:rsc(0)(5).qb          IN   Unsigned        32                                     
    twiddle:rsc(0)(6).qb          IN   Unsigned        32                                     
    twiddle:rsc(0)(7).qb          IN   Unsigned        32                                     
    twiddle:rsc(1)(0).qb          IN   Unsigned        32                                     
    twiddle:rsc(1)(1).qb          IN   Unsigned        32                                     
    twiddle:rsc(1)(2).qb          IN   Unsigned        32                                     
    twiddle:rsc(1)(3).qb          IN   Unsigned        32                                     
    twiddle:rsc(1)(4).qb          IN   Unsigned        32                                     
    twiddle:rsc(1)(5).qb          IN   Unsigned        32                                     
    twiddle:rsc(1)(6).qb          IN   Unsigned        32                                     
    twiddle:rsc(1)(7).qb          IN   Unsigned        32                                     
    twiddle_h:rsc(0)(0).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(0)(1).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(0)(2).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(0)(3).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(0)(4).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(0)(5).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(0)(6).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(0)(7).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(1)(0).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(1)(1).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(1)(2).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(1)(3).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(1)(4).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(1)(5).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(1)(6).qb        IN   Unsigned        32                                     
    twiddle_h:rsc(1)(7).qb        IN   Unsigned        32                                     
    complete:rsc.rdy              IN   Unsigned         1                                     
    run:rsc.rdy                   OUT  Unsigned         1                                     
    vec:rsc(0)(0).adra            OUT  Unsigned         6                                     
    vec:rsc(0)(0).da              OUT  Unsigned        32                                     
    vec:rsc(0)(0).wea             OUT  Unsigned         1                                     
    vec:rsc(0)(0).adrb            OUT  Unsigned         6                                     
    vec:rsc(0)(0).db              OUT  Unsigned        32                                     
    vec:rsc(0)(0).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(0).lz       OUT  Unsigned         1                                     
    vec:rsc(0)(1).adra            OUT  Unsigned         6                                     
    vec:rsc(0)(1).da              OUT  Unsigned        32                                     
    vec:rsc(0)(1).wea             OUT  Unsigned         1                                     
    vec:rsc(0)(1).adrb            OUT  Unsigned         6                                     
    vec:rsc(0)(1).db              OUT  Unsigned        32                                     
    vec:rsc(0)(1).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(1).lz       OUT  Unsigned         1                                     
    vec:rsc(0)(2).adra            OUT  Unsigned         6                                     
    vec:rsc(0)(2).da              OUT  Unsigned        32                                     
    vec:rsc(0)(2).wea             OUT  Unsigned         1                                     
    vec:rsc(0)(2).adrb            OUT  Unsigned         6                                     
    vec:rsc(0)(2).db              OUT  Unsigned        32                                     
    vec:rsc(0)(2).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(2).lz       OUT  Unsigned         1                                     
    vec:rsc(0)(3).adra            OUT  Unsigned         6                                     
    vec:rsc(0)(3).da              OUT  Unsigned        32                                     
    vec:rsc(0)(3).wea             OUT  Unsigned         1                                     
    vec:rsc(0)(3).adrb            OUT  Unsigned         6                                     
    vec:rsc(0)(3).db              OUT  Unsigned        32                                     
    vec:rsc(0)(3).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(3).lz       OUT  Unsigned         1                                     
    vec:rsc(0)(4).adra            OUT  Unsigned         6                                     
    vec:rsc(0)(4).da              OUT  Unsigned        32                                     
    vec:rsc(0)(4).wea             OUT  Unsigned         1                                     
    vec:rsc(0)(4).adrb            OUT  Unsigned         6                                     
    vec:rsc(0)(4).db              OUT  Unsigned        32                                     
    vec:rsc(0)(4).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(4).lz       OUT  Unsigned         1                                     
    vec:rsc(0)(5).adra            OUT  Unsigned         6                                     
    vec:rsc(0)(5).da              OUT  Unsigned        32                                     
    vec:rsc(0)(5).wea             OUT  Unsigned         1                                     
    vec:rsc(0)(5).adrb            OUT  Unsigned         6                                     
    vec:rsc(0)(5).db              OUT  Unsigned        32                                     
    vec:rsc(0)(5).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(5).lz       OUT  Unsigned         1                                     
    vec:rsc(0)(6).adra            OUT  Unsigned         6                                     
    vec:rsc(0)(6).da              OUT  Unsigned        32                                     
    vec:rsc(0)(6).wea             OUT  Unsigned         1                                     
    vec:rsc(0)(6).adrb            OUT  Unsigned         6                                     
    vec:rsc(0)(6).db              OUT  Unsigned        32                                     
    vec:rsc(0)(6).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(6).lz       OUT  Unsigned         1                                     
    vec:rsc(0)(7).adra            OUT  Unsigned         6                                     
    vec:rsc(0)(7).da              OUT  Unsigned        32                                     
    vec:rsc(0)(7).wea             OUT  Unsigned         1                                     
    vec:rsc(0)(7).adrb            OUT  Unsigned         6                                     
    vec:rsc(0)(7).db              OUT  Unsigned        32                                     
    vec:rsc(0)(7).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(7).lz       OUT  Unsigned         1                                     
    vec:rsc(1)(0).adra            OUT  Unsigned         6                                     
    vec:rsc(1)(0).da              OUT  Unsigned        32                                     
    vec:rsc(1)(0).wea             OUT  Unsigned         1                                     
    vec:rsc(1)(0).adrb            OUT  Unsigned         6                                     
    vec:rsc(1)(0).db              OUT  Unsigned        32                                     
    vec:rsc(1)(0).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(1)(0).lz       OUT  Unsigned         1                                     
    vec:rsc(1)(1).adra            OUT  Unsigned         6                                     
    vec:rsc(1)(1).da              OUT  Unsigned        32                                     
    vec:rsc(1)(1).wea             OUT  Unsigned         1                                     
    vec:rsc(1)(1).adrb            OUT  Unsigned         6                                     
    vec:rsc(1)(1).db              OUT  Unsigned        32                                     
    vec:rsc(1)(1).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(1)(1).lz       OUT  Unsigned         1                                     
    vec:rsc(1)(2).adra            OUT  Unsigned         6                                     
    vec:rsc(1)(2).da              OUT  Unsigned        32                                     
    vec:rsc(1)(2).wea             OUT  Unsigned         1                                     
    vec:rsc(1)(2).adrb            OUT  Unsigned         6                                     
    vec:rsc(1)(2).db              OUT  Unsigned        32                                     
    vec:rsc(1)(2).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(1)(2).lz       OUT  Unsigned         1                                     
    vec:rsc(1)(3).adra            OUT  Unsigned         6                                     
    vec:rsc(1)(3).da              OUT  Unsigned        32                                     
    vec:rsc(1)(3).wea             OUT  Unsigned         1                                     
    vec:rsc(1)(3).adrb            OUT  Unsigned         6                                     
    vec:rsc(1)(3).db              OUT  Unsigned        32                                     
    vec:rsc(1)(3).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(1)(3).lz       OUT  Unsigned         1                                     
    vec:rsc(1)(4).adra            OUT  Unsigned         6                                     
    vec:rsc(1)(4).da              OUT  Unsigned        32                                     
    vec:rsc(1)(4).wea             OUT  Unsigned         1                                     
    vec:rsc(1)(4).adrb            OUT  Unsigned         6                                     
    vec:rsc(1)(4).db              OUT  Unsigned        32                                     
    vec:rsc(1)(4).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(1)(4).lz       OUT  Unsigned         1                                     
    vec:rsc(1)(5).adra            OUT  Unsigned         6                                     
    vec:rsc(1)(5).da              OUT  Unsigned        32                                     
    vec:rsc(1)(5).wea             OUT  Unsigned         1                                     
    vec:rsc(1)(5).adrb            OUT  Unsigned         6                                     
    vec:rsc(1)(5).db              OUT  Unsigned        32                                     
    vec:rsc(1)(5).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(1)(5).lz       OUT  Unsigned         1                                     
    vec:rsc(1)(6).adra            OUT  Unsigned         6                                     
    vec:rsc(1)(6).da              OUT  Unsigned        32                                     
    vec:rsc(1)(6).wea             OUT  Unsigned         1                                     
    vec:rsc(1)(6).adrb            OUT  Unsigned         6                                     
    vec:rsc(1)(6).db              OUT  Unsigned        32                                     
    vec:rsc(1)(6).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(1)(6).lz       OUT  Unsigned         1                                     
    vec:rsc(1)(7).adra            OUT  Unsigned         6                                     
    vec:rsc(1)(7).da              OUT  Unsigned        32                                     
    vec:rsc(1)(7).wea             OUT  Unsigned         1                                     
    vec:rsc(1)(7).adrb            OUT  Unsigned         6                                     
    vec:rsc(1)(7).db              OUT  Unsigned        32                                     
    vec:rsc(1)(7).web             OUT  Unsigned         1                                     
    vec:rsc.triosy(1)(7).lz       OUT  Unsigned         1                                     
    p:rsc.triosy.lz               OUT  Unsigned         1                                     
    r:rsc.triosy.lz               OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(0).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(1).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(2).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(2).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(3).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(3).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(4).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(4).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(5).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(5).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(6).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(6).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(7).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(7).lz   OUT  Unsigned         1                                     
    twiddle:rsc(1)(0).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(1)(0).lz   OUT  Unsigned         1                                     
    twiddle:rsc(1)(1).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(1)(1).lz   OUT  Unsigned         1                                     
    twiddle:rsc(1)(2).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(1)(2).lz   OUT  Unsigned         1                                     
    twiddle:rsc(1)(3).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(1)(3).lz   OUT  Unsigned         1                                     
    twiddle:rsc(1)(4).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(1)(4).lz   OUT  Unsigned         1                                     
    twiddle:rsc(1)(5).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(1)(5).lz   OUT  Unsigned         1                                     
    twiddle:rsc(1)(6).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(1)(6).lz   OUT  Unsigned         1                                     
    twiddle:rsc(1)(7).adrb        OUT  Unsigned         6                                     
    twiddle:rsc.triosy(1)(7).lz   OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(0).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(1).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(2).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(0)(2).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(3).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(0)(3).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(4).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(0)(4).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(5).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(0)(5).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(6).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(0)(6).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(7).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(0)(7).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(1)(0).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(1)(0).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(1)(1).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(1)(1).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(1)(2).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(1)(2).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(1)(3).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(1)(3).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(1)(4).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(1)(4).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(1)(5).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(1)(5).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(1)(6).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(1)(6).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(1)(7).adrb      OUT  Unsigned         6                                     
    twiddle_h:rsc.triosy(1)(7).lz OUT  Unsigned         1                                     
    complete:rsc.vld              OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/base:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                Indices Phys Memory Address     
      --------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/base    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/m:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                             Indices Phys Memory Address     
      ------------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/m    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                  Indices Phys Memory Address     
      ----------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/base:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                Indices Phys Memory Address     
      --------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/base    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/m:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                             Indices Phys Memory Address     
      ------------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/m    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                  Indices Phys Memory Address     
      ----------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/x:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/x    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/y:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/y    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/y_:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                        Indices Phys Memory Address     
      ------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/y_    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                            Indices Phys Memory Address     
      ----------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                     Indices Phys Memory Address     
      -------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/run:rsc
      Memory Component: ccs_sync_in_wait             Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address     
      --------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/run     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/vec:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address        
      --------------------------- ------- --------------------------
      /inPlaceNTT_DIF_precomp/vec    0:31 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block         Original Addresses    
      ------------- ---------------------
      vec:rsc(0)(0)   0, 8, ..., 504      
      vec:rsc(0)(1)   1, 9, ..., 505      
      vec:rsc(0)(2)   2, 10, ..., 506     
      vec:rsc(0)(3)   3, 11, ..., 507     
      vec:rsc(0)(4)   4, 12, ..., 508     
      vec:rsc(0)(5)   5, 13, ..., 509     
      vec:rsc(0)(6)   6, 14, ..., 510     
      vec:rsc(0)(7)   7, 15, ..., 511     
      vec:rsc(1)(0)   512, 520, ..., 1016 
      vec:rsc(1)(1)   513, 521, ..., 1017 
      vec:rsc(1)(2)   514, 522, ..., 1018 
      vec:rsc(1)(3)   515, 523, ..., 1019 
      vec:rsc(1)(4)   516, 524, ..., 1020 
      vec:rsc(1)(5)   517, 525, ..., 1021 
      vec:rsc(1)(6)   518, 526, ..., 1022 
      vec:rsc(1)(7)   519, 527, ..., 1023 
      
    Resource Name: /inPlaceNTT_DIF_precomp/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/twiddle:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                        Indices Phys Memory Address        
      ------------------------------- ------- --------------------------
      /inPlaceNTT_DIF_precomp/twiddle    0:31 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block             Original Addresses    
      ----------------- ---------------------
      twiddle:rsc(0)(0)   0, 8, ..., 504      
      twiddle:rsc(0)(1)   1, 9, ..., 505      
      twiddle:rsc(0)(2)   2, 10, ..., 506     
      twiddle:rsc(0)(3)   3, 11, ..., 507     
      twiddle:rsc(0)(4)   4, 12, ..., 508     
      twiddle:rsc(0)(5)   5, 13, ..., 509     
      twiddle:rsc(0)(6)   6, 14, ..., 510     
      twiddle:rsc(0)(7)   7, 15, ..., 511     
      twiddle:rsc(1)(0)   512, 520, ..., 1016 
      twiddle:rsc(1)(1)   513, 521, ..., 1017 
      twiddle:rsc(1)(2)   514, 522, ..., 1018 
      twiddle:rsc(1)(3)   515, 523, ..., 1019 
      twiddle:rsc(1)(4)   516, 524, ..., 1020 
      twiddle:rsc(1)(5)   517, 525, ..., 1021 
      twiddle:rsc(1)(6)   518, 526, ..., 1022 
      twiddle:rsc(1)(7)   519, 527, ..., 1023 
      
    Resource Name: /inPlaceNTT_DIF_precomp/twiddle_h:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                          Indices Phys Memory Address        
      --------------------------------- ------- --------------------------
      /inPlaceNTT_DIF_precomp/twiddle_h    0:31 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block               Original Addresses    
      ------------------- ---------------------
      twiddle_h:rsc(0)(0)   0, 8, ..., 504      
      twiddle_h:rsc(0)(1)   1, 9, ..., 505      
      twiddle_h:rsc(0)(2)   2, 10, ..., 506     
      twiddle_h:rsc(0)(3)   3, 11, ..., 507     
      twiddle_h:rsc(0)(4)   4, 12, ..., 508     
      twiddle_h:rsc(0)(5)   5, 13, ..., 509     
      twiddle_h:rsc(0)(6)   6, 14, ..., 510     
      twiddle_h:rsc(0)(7)   7, 15, ..., 511     
      twiddle_h:rsc(1)(0)   512, 520, ..., 1016 
      twiddle_h:rsc(1)(1)   513, 521, ..., 1017 
      twiddle_h:rsc(1)(2)   514, 522, ..., 1018 
      twiddle_h:rsc(1)(3)   515, 523, ..., 1019 
      twiddle_h:rsc(1)(4)   516, 524, ..., 1020 
      twiddle_h:rsc(1)(5)   517, 525, ..., 1021 
      twiddle_h:rsc(1)(6)   518, 526, ..., 1022 
      twiddle_h:rsc(1)(7)   519, 527, ..., 1023 
      
    Resource Name: /inPlaceNTT_DIF_precomp/complete:rsc
      Memory Component: ccs_sync_out_wait            Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                         Indices Phys Memory Address     
      -------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/complete     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF_precomp/core core:rlp           Infinite       0     174273 ?  871.37 us                       
    /inPlaceNTT_DIF_precomp/core  main              Infinite       3     174273 ?  871.37 us                       
    /inPlaceNTT_DIF_precomp/core   STAGE_LOOP             10       2     174270 ?  871.35 us                       
    /inPlaceNTT_DIF_precomp/core    COMP_LOOP           1025       5      17425 ?   87.12 us                       
    /inPlaceNTT_DIF_precomp/core     VEC_LOOP              ?      12         12 ?   60.00 ns                       
    
  Loop Execution Profile
    Process                      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF_precomp/core core:rlp                 0 ?                        0.00         174273 ?           
    /inPlaceNTT_DIF_precomp/core  main                    3 ?                        0.00         174273 ?           
    /inPlaceNTT_DIF_precomp/core   STAGE_LOOP            20 ?                        0.01         174270 ?           
    /inPlaceNTT_DIF_precomp/core    COMP_LOOP         51250 ?                       29.41         174250 ?           
    /inPlaceNTT_DIF_precomp/core     VEC_LOOP        123000 ?                       70.58         123000 ?           
    
  End of Report
