Simulator report for Lab_2
Mon Sep 24 08:54:15 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 50.0 us      ;
; Simulation Netlist Size     ; 233 nodes    ;
; Simulation Coverage         ;      62.15 % ;
; Total Number of Transitions ; 52211        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; WLab_2.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.15 % ;
; Total nodes checked                                 ; 233          ;
; Total output ports checked                          ; 251          ;
; Total output ports with complete 1/0-value coverage ; 156          ;
; Total output ports with no 1/0-value coverage       ; 95           ;
; Total output ports with no 1-value coverage         ; 95           ;
; Total output ports with no 0-value coverage         ; 95           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                        ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab_2|clk_in2                                                                                                         ; |Lab_2|clk_in2                                                                                                          ; pin_out          ;
; |Lab_2|clk                                                                                                             ; |Lab_2|clk                                                                                                              ; out              ;
; |Lab_2|clk_D2                                                                                                          ; |Lab_2|clk_D2                                                                                                           ; pin_out          ;
; |Lab_2|DCa[15]                                                                                                         ; |Lab_2|DCa[15]                                                                                                          ; pin_out          ;
; |Lab_2|DCa[14]                                                                                                         ; |Lab_2|DCa[14]                                                                                                          ; pin_out          ;
; |Lab_2|DCa[13]                                                                                                         ; |Lab_2|DCa[13]                                                                                                          ; pin_out          ;
; |Lab_2|DCa[12]                                                                                                         ; |Lab_2|DCa[12]                                                                                                          ; pin_out          ;
; |Lab_2|DCa[11]                                                                                                         ; |Lab_2|DCa[11]                                                                                                          ; pin_out          ;
; |Lab_2|DCa[10]                                                                                                         ; |Lab_2|DCa[10]                                                                                                          ; pin_out          ;
; |Lab_2|DCa[9]                                                                                                          ; |Lab_2|DCa[9]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[8]                                                                                                          ; |Lab_2|DCa[8]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[7]                                                                                                          ; |Lab_2|DCa[7]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[6]                                                                                                          ; |Lab_2|DCa[6]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[5]                                                                                                          ; |Lab_2|DCa[5]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[4]                                                                                                          ; |Lab_2|DCa[4]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[3]                                                                                                          ; |Lab_2|DCa[3]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[2]                                                                                                          ; |Lab_2|DCa[2]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[1]                                                                                                          ; |Lab_2|DCa[1]                                                                                                           ; pin_out          ;
; |Lab_2|DCa[0]                                                                                                          ; |Lab_2|DCa[0]                                                                                                           ; pin_out          ;
; |Lab_2|Block3:inst2|inst3                                                                                              ; |Lab_2|Block3:inst2|inst3                                                                                               ; out0             ;
; |Lab_2|Block3:inst2|inst4                                                                                              ; |Lab_2|Block3:inst2|inst4                                                                                               ; out0             ;
; |Lab_2|Block3:inst2|inst5                                                                                              ; |Lab_2|Block3:inst2|inst5                                                                                               ; out0             ;
; |Lab_2|Block3:inst2|inst6                                                                                              ; |Lab_2|Block3:inst2|inst6                                                                                               ; out0             ;
; |Lab_2|Block3:inst2|inst7                                                                                              ; |Lab_2|Block3:inst2|inst7                                                                                               ; out0             ;
; |Lab_2|Block3:inst2|inst8                                                                                              ; |Lab_2|Block3:inst2|inst8                                                                                               ; out0             ;
; |Lab_2|Block3:inst2|inst9                                                                                              ; |Lab_2|Block3:inst2|inst9                                                                                               ; out0             ;
; |Lab_2|Block3:inst2|inst10                                                                                             ; |Lab_2|Block3:inst2|inst10                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|inst11                                                                                             ; |Lab_2|Block3:inst2|inst11                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|inst12                                                                                             ; |Lab_2|Block3:inst2|inst12                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|inst13                                                                                             ; |Lab_2|Block3:inst2|inst13                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|inst16                                                                                             ; |Lab_2|Block3:inst2|inst16                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|inst17                                                                                             ; |Lab_2|Block3:inst2|inst17                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|inst18                                                                                             ; |Lab_2|Block3:inst2|inst18                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|inst14                                                                                             ; |Lab_2|Block3:inst2|inst14                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|inst15                                                                                             ; |Lab_2|Block3:inst2|inst15                                                                                              ; out0             ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3      ; sumout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4     ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4      ; sumout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[4]   ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4]               ; regout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[3]   ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[3]               ; regout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[2]   ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2]               ; regout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[1]   ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[1]               ; regout           ;
; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[0]   ; |Lab_2|Block3:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0]               ; regout           ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode106w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode106w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode116w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode116w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode116w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode116w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode116w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode116w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode137w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode137w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode137w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode137w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode137w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode137w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode157w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode157w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode157w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode157w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode157w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode157w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode177w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode177w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode177w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode177w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode177w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode177w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode17w[3]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode17w[3]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode17w[2]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode17w[2]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode17w[1]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode17w[1]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode198w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode198w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode208w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode229w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode229w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode229w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode229w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode229w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode229w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode249w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode249w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode249w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode249w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode249w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode249w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode269w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode269w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode269w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode269w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode269w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode269w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode290w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode290w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode300w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode300w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode300w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode300w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode300w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode300w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode321w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode321w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode321w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode321w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode321w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode321w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode341w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode341w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode341w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode341w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode341w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode341w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode361w[3]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode361w[3]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode361w[2]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode361w[2]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode361w[1]        ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode361w[1]         ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode3w[2]          ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode3w[2]           ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[2]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[2]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[1]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[1]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode64w[3]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode64w[3]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode64w[2]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode64w[2]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode64w[1]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode64w[1]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode84w[3]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode84w[3]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode84w[2]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode84w[2]          ; out0             ;
; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode84w[1]         ; |Lab_2|Block3:inst2|lpm_decode1:inst28|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode84w[1]          ; out0             ;
; |Lab_2|Block2:inst4|inst1                                                                                              ; |Lab_2|Block2:inst4|inst1                                                                                               ; out0             ;
; |Lab_2|Block2:inst4|inst4                                                                                              ; |Lab_2|Block2:inst4|inst4                                                                                               ; out0             ;
; |Lab_2|Block2:inst4|inst7                                                                                              ; |Lab_2|Block2:inst4|inst7                                                                                               ; regout           ;
; |Lab_2|Block2:inst4|inst8                                                                                              ; |Lab_2|Block2:inst4|inst8                                                                                               ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                    ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0  ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]   ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]    ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita0     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita0     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita1     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita1     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita2     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita2     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4     ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[3]   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[3]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[2]   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[2]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[1]   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[1]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[0]   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[0]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                   ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                    ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0  ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]   ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]    ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]          ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]          ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]           ; out0             ;
; |Lab_2|Block1:inst|inst7                                                                                               ; |Lab_2|Block1:inst|inst7                                                                                                ; regout           ;
; |Lab_2|Block1:inst|inst8                                                                                               ; |Lab_2|Block1:inst|inst8                                                                                                ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                    ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                     ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0  ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]    ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4         ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]           ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6         ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7         ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]           ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]            ; out0             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita0      ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita0       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita0      ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita1      ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita1       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita1      ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita2      ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita2       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita2      ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3      ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[2]    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[2]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[1]    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[1]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[0]    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[0]                ; regout           ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                    ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                     ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0  ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]    ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4         ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]           ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6         ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7         ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]           ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]            ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab_2|m[7]                                                                                                          ; |Lab_2|m[7]                                                                                                             ; out              ;
; |Lab_2|m[6]                                                                                                          ; |Lab_2|m[6]                                                                                                             ; out              ;
; |Lab_2|m[5]                                                                                                          ; |Lab_2|m[5]                                                                                                             ; out              ;
; |Lab_2|m[4]                                                                                                          ; |Lab_2|m[4]                                                                                                             ; out              ;
; |Lab_2|m[3]                                                                                                          ; |Lab_2|m[3]                                                                                                             ; out              ;
; |Lab_2|m[2]                                                                                                          ; |Lab_2|m[2]                                                                                                             ; out              ;
; |Lab_2|m[1]                                                                                                          ; |Lab_2|m[1]                                                                                                             ; out              ;
; |Lab_2|m[0]                                                                                                          ; |Lab_2|m[0]                                                                                                             ; out              ;
; |Lab_2|n[7]                                                                                                          ; |Lab_2|n[7]                                                                                                             ; out              ;
; |Lab_2|n[6]                                                                                                          ; |Lab_2|n[6]                                                                                                             ; out              ;
; |Lab_2|n[5]                                                                                                          ; |Lab_2|n[5]                                                                                                             ; out              ;
; |Lab_2|n[4]                                                                                                          ; |Lab_2|n[4]                                                                                                             ; out              ;
; |Lab_2|n[3]                                                                                                          ; |Lab_2|n[3]                                                                                                             ; out              ;
; |Lab_2|n[2]                                                                                                          ; |Lab_2|n[2]                                                                                                             ; out              ;
; |Lab_2|n[1]                                                                                                          ; |Lab_2|n[1]                                                                                                             ; out              ;
; |Lab_2|n[0]                                                                                                          ; |Lab_2|n[0]                                                                                                             ; out              ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]        ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita7   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita7      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[7] ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[7]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[6] ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[6]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[5] ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[5]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[4] ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[4]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]        ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]           ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5          ; out0             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita7    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita7       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[7]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[7]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[6]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[6]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[5]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[5]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[4]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[4]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[3]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[3]                ; regout           ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5          ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18              ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab_2|m[7]                                                                                                          ; |Lab_2|m[7]                                                                                                             ; out              ;
; |Lab_2|m[6]                                                                                                          ; |Lab_2|m[6]                                                                                                             ; out              ;
; |Lab_2|m[5]                                                                                                          ; |Lab_2|m[5]                                                                                                             ; out              ;
; |Lab_2|m[4]                                                                                                          ; |Lab_2|m[4]                                                                                                             ; out              ;
; |Lab_2|m[3]                                                                                                          ; |Lab_2|m[3]                                                                                                             ; out              ;
; |Lab_2|m[2]                                                                                                          ; |Lab_2|m[2]                                                                                                             ; out              ;
; |Lab_2|m[1]                                                                                                          ; |Lab_2|m[1]                                                                                                             ; out              ;
; |Lab_2|m[0]                                                                                                          ; |Lab_2|m[0]                                                                                                             ; out              ;
; |Lab_2|n[7]                                                                                                          ; |Lab_2|n[7]                                                                                                             ; out              ;
; |Lab_2|n[6]                                                                                                          ; |Lab_2|n[6]                                                                                                             ; out              ;
; |Lab_2|n[5]                                                                                                          ; |Lab_2|n[5]                                                                                                             ; out              ;
; |Lab_2|n[4]                                                                                                          ; |Lab_2|n[4]                                                                                                             ; out              ;
; |Lab_2|n[3]                                                                                                          ; |Lab_2|n[3]                                                                                                             ; out              ;
; |Lab_2|n[2]                                                                                                          ; |Lab_2|n[2]                                                                                                             ; out              ;
; |Lab_2|n[1]                                                                                                          ; |Lab_2|n[1]                                                                                                             ; out              ;
; |Lab_2|n[0]                                                                                                          ; |Lab_2|n[0]                                                                                                             ; out              ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]        ; |Lab_2|Block2:inst4|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita7   ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita7      ; sumout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[7] ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[7]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[6] ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[6]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[5] ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[5]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[4] ; |Lab_2|Block2:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[4]               ; regout           ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]        ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]           ; out0             ;
; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]        ; |Lab_2|Block2:inst4|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]           ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5       ; |Lab_2|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5          ; out0             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita7    ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_comb_bita7       ; sumout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[7]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[7]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[6]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[6]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[5]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[5]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[4]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[4]                ; regout           ;
; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|counter_reg_bit1a[3]  ; |Lab_2|Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_kii:auto_generated|safe_q[3]                ; regout           ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]         ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3          ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]         ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]            ; out0             ;
; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5       ; |Lab_2|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5          ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9            ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18           ; |Lab_2|Block1:inst|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9            ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9               ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17              ; out0             ;
; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18           ; |Lab_2|Block1:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18              ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Sep 24 08:54:14 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab_2 -c Lab_2
Info: Using vector source file "D:/BSUIR/3 Year/1 SEMESTER//My_Labs/Lab_2/WLab_2.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.15 %
Info: Number of transitions in simulation is 52211
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Mon Sep 24 08:54:15 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


