{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670737506999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670737507000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 00:45:06 2022 " "Processing started: Sun Dec 11 00:45:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670737507000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737507000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tempeture_control -c tempeture_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off tempeture_control -c tempeture_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737507000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670737507112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670737507112 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc_control.qsys " "Elaborating Platform Designer system entity \"adc_control.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737512506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.11.00:45:14 Progress: Loading tempeture_control/adc_control.qsys " "2022.12.11.00:45:14 Progress: Loading tempeture_control/adc_control.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737514427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.11.00:45:14 Progress: Reading input file " "2022.12.11.00:45:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737514590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.11.00:45:14 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\] " "2022.12.11.00:45:14 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737514622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.11.00:45:14 Progress: Parameterizing module adc_mega_0 " "2022.12.11.00:45:14 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737514980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.11.00:45:14 Progress: Building connections " "2022.12.11.00:45:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737514982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.11.00:45:14 Progress: Parameterizing connections " "2022.12.11.00:45:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737514982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.11.00:45:14 Progress: Validating " "2022.12.11.00:45:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737514989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.11.00:45:15 Progress: Done reading input file " "2022.12.11.00:45:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737515021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control: Generating adc_control \"adc_control\" for QUARTUS_SYNTH " "Adc_control: Generating adc_control \"adc_control\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737515529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737515599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: /opt/intelFPGA/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt9337_8501549472067014591.dir/0002_sopcgen/adc_control_adc_mega_0.v " "Adc_mega_0: /opt/intelFPGA/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt9337_8501549472067014591.dir/0002_sopcgen/adc_control_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737515600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"adc_control\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"adc_control\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737517271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control: Done \"adc_control\" with 2 modules, 3 files " "Adc_control: Done \"adc_control\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737517271 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc_control.qsys " "Finished elaborating Platform Designer system entity \"adc_control.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737517913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bidireccional.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_bidireccional.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bidireccional " "Found entity 1: contador_bidireccional" {  } { { "contador_bidireccional.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/contador_bidireccional.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737517918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737517918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tocelsius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tocelsius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tocelsius-rtl " "Found design unit 1: tocelsius-rtl" {  } { { "tocelsius.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518228 ""} { "Info" "ISGN_ENTITY_NAME" "1 tocelsius " "Found entity 1: tocelsius" {  } { { "tocelsius.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control/synthesis/tempeture_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adc_control/synthesis/tempeture_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tempeture_control " "Found entity 1: tempeture_control" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "db/ip/adc_control/adc_control.v" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/adc_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/submodules/adc_control_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/adc_control_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control_adc_mega_0 " "Found entity 1: adc_control_adc_mega_0" {  } { { "db/ip/adc_control/submodules/adc_control_adc_mega_0.v" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/submodules/adc_control_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tempeture_control " "Elaborating entity \"tempeture_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670737518270 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "contador_bidireccional inst1 " "Block or symbol \"contador_bidireccional\" of instance \"inst1\" overlaps another block or symbol" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 152 1152 1392 280 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670737518271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control adc_control:inst " "Elaborating entity \"adc_control\" for hierarchy \"adc_control:inst\"" {  } { { "adc_control/synthesis/tempeture_control.bdf" "inst" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 120 400 608 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control_adc_mega_0 adc_control:inst\|adc_control_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_control_adc_mega_0\" for hierarchy \"adc_control:inst\|adc_control_adc_mega_0:adc_mega_0\"" {  } { { "db/ip/adc_control/adc_control.v" "adc_mega_0" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/adc_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc_control:inst\|adc_control_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc_control:inst\|adc_control_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/adc_control/submodules/adc_control_adc_mega_0.v" "ADC_CTRL" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/submodules/adc_control_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bidireccional contador_bidireccional:inst1 " "Elaborating entity \"contador_bidireccional\" for hierarchy \"contador_bidireccional:inst1\"" {  } { { "adc_control/synthesis/tempeture_control.bdf" "inst1" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 152 1152 1392 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518306 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.vhd 2 1 " "Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-SYN " "Found design unit 1: comparator-SYN" {  } { { "comparator.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/comparator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518310 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/comparator.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670737518310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator contador_bidireccional:inst1\|comparator:inst2 " "Elaborating entity \"comparator\" for hierarchy \"contador_bidireccional:inst1\|comparator:inst2\"" {  } { { "contador_bidireccional.bdf" "inst2" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/contador_bidireccional.bdf" { { 216 824 952 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare contador_bidireccional:inst1\|comparator:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"contador_bidireccional:inst1\|comparator:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparator.vhd" "LPM_COMPARE_component" { Text "/home/lazk3r/Documents/quartus/tempeture_control/comparator.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador_bidireccional:inst1\|comparator:inst2\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"contador_bidireccional:inst1\|comparator:inst2\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comparator.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/comparator.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador_bidireccional:inst1\|comparator:inst2\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"contador_bidireccional:inst1\|comparator:inst2\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518331 ""}  } { { "comparator.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/comparator.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670737518331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bpg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bpg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bpg " "Found entity 1: cmpr_bpg" {  } { { "db/cmpr_bpg.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/cmpr_bpg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_bpg contador_bidireccional:inst1\|comparator:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_bpg:auto_generated " "Elaborating entity \"cmpr_bpg\" for hierarchy \"contador_bidireccional:inst1\|comparator:inst2\|lpm_compare:LPM_COMPARE_component\|cmpr_bpg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518361 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670737518361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter contador_bidireccional:inst1\|counter:inst89 " "Elaborating entity \"counter\" for hierarchy \"contador_bidireccional:inst1\|counter:inst89\"" {  } { { "contador_bidireccional.bdf" "inst89" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/contador_bidireccional.bdf" { { 208 280 424 288 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contador_bidireccional:inst1\|counter:inst89\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contador_bidireccional:inst1\|counter:inst89\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "LPM_COUNTER_component" { Text "/home/lazk3r/Documents/quartus/tempeture_control/counter.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador_bidireccional:inst1\|counter:inst89\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contador_bidireccional:inst1\|counter:inst89\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/counter.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador_bidireccional:inst1\|counter:inst89\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contador_bidireccional:inst1\|counter:inst89\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518381 ""}  } { { "counter.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/counter.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670737518381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rug " "Found entity 1: cntr_rug" {  } { { "db/cntr_rug.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/cntr_rug.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rug contador_bidireccional:inst1\|counter:inst89\|lpm_counter:LPM_COUNTER_component\|cntr_rug:auto_generated " "Elaborating entity \"cntr_rug\" for hierarchy \"contador_bidireccional:inst1\|counter:inst89\|lpm_counter:LPM_COUNTER_component\|cntr_rug:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer.vhd 2 1 " "Using design file multiplexer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-SYN " "Found design unit 1: multiplexer-SYN" {  } { { "multiplexer.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/multiplexer.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518414 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/multiplexer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670737518414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer contador_bidireccional:inst1\|multiplexer:inst6 " "Elaborating entity \"multiplexer\" for hierarchy \"contador_bidireccional:inst1\|multiplexer:inst6\"" {  } { { "contador_bidireccional.bdf" "inst6" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/contador_bidireccional.bdf" { { 56 688 832 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX contador_bidireccional:inst1\|multiplexer:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"contador_bidireccional:inst1\|multiplexer:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "multiplexer.vhd" "LPM_MUX_component" { Text "/home/lazk3r/Documents/quartus/tempeture_control/multiplexer.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador_bidireccional:inst1\|multiplexer:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"contador_bidireccional:inst1\|multiplexer:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "multiplexer.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/multiplexer.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador_bidireccional:inst1\|multiplexer:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"contador_bidireccional:inst1\|multiplexer:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518427 ""}  } { { "multiplexer.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/multiplexer.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670737518427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p7e " "Found entity 1: mux_p7e" {  } { { "db/mux_p7e.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/mux_p7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p7e contador_bidireccional:inst1\|multiplexer:inst6\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated " "Elaborating entity \"mux_p7e\" for hierarchy \"contador_bidireccional:inst1\|multiplexer:inst6\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tocelsius tocelsius:inst2 " "Elaborating entity \"tocelsius\" for hierarchy \"tocelsius:inst2\"" {  } { { "adc_control/synthesis/tempeture_control.bdf" "inst2" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 312 704 936 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518456 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "tocelsius:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tocelsius:inst2\|Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670737518644 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tocelsius:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tocelsius:inst2\|Div0\"" {  } { { "tocelsius.vhd" "Div0" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670737518644 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670737518644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tocelsius:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tocelsius:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"tocelsius:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518672 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670737518672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core tocelsius:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder tocelsius:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] tocelsius:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add tocelsius:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] tocelsius:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs tocelsius:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"tocelsius:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tocelsius:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tocelsius:inst2\|lpm_divide:Div0\"" {  } { { "tocelsius.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737518787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tocelsius:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"tocelsius:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670737518787 ""}  } { { "tocelsius.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670737518787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670737518937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737518937 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670737519125 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670737519125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670737519241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670737519473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670737519552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670737519552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670737519594 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670737519594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "373 " "Implemented 373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670737519594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670737519594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670737519601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 00:45:19 2022 " "Processing ended: Sun Dec 11 00:45:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670737519601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670737519601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670737519601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670737519601 ""}
