
           Lattice Mapping Report File for Design Module 'mcm_top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     mcm_top_impl_hex.ngd -o mcm_top_impl_hex_map.ncd -pr mcm_top_impl_hex.prf
     -mp mcm_top_impl_hex.mrp -lpf C:/s_links/impl_hex/mcm_top_impl_hex.lpf -lpf
     C:/s_links/hex_top.lpf -c 0 -gui -msgset C:/s_links/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  08/13/20  13:06:29

Design Summary
--------------

   Number of registers:   2636 out of  4635 (57%)
      PFU registers:         2636 out of  4320 (61%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:      1479 out of  2160 (68%)
      SLICEs as Logic/ROM:   1479 out of  2160 (68%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        344 out of  2160 (16%)
   Number of LUT4s:        2825 out of  4320 (65%)
      Number used as logic LUTs:        2137
      Number used as distributed RAM:     0
      Number used as ripple logic:      688
      Number used as shift registers:     0
   Number of PIO sites used: 96 + 4(JTAG) out of 105 (95%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        Yes
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  13
     Net clk: 1226 loads, 1226 rising, 0 falling (Driver: OSCH_inst )
     Net spi_clk_i: 1 loads, 1 rising, 0 falling (Driver: PIO spi_clk )
     Net CS_READY_c: 6 loads, 6 rising, 0 falling (Driver: PIO CS_READY )
     Net clk_in_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_in )

                                    Page 1




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Design Summary (cont)
---------------------
     Net pin_intrpt[5]: 16 loads, 16 rising, 0 falling (Driver:
     stepper_ins_1..u_stepper/i2971_2_lut_3_lut_4_lut )
     Net pin_intrpt[8]: 16 loads, 16 rising, 0 falling (Driver:
     stepper_ins_2..u_stepper/i2976_2_lut_3_lut_4_lut )
     Net pin_intrpt[2]: 16 loads, 16 rising, 0 falling (Driver:
     stepper_ins_0..u_stepper/i2968_2_lut_3_lut_4_lut )
     Net pin_intrpt[17]: 16 loads, 16 rising, 0 falling (Driver:
     stepper_ins_5..u_stepper/i2991_2_lut_3_lut_4_lut )
     Net pin_intrpt[11]: 16 loads, 16 rising, 0 falling (Driver:
     stepper_ins_3..u_stepper/i2981_2_lut_3_lut_4_lut )
     Net pin_intrpt[20]: 16 loads, 16 rising, 0 falling (Driver:
     stepper_ins_6..u_stepper/i2996_2_lut_3_lut_4_lut )
     Net pin_intrpt[14]: 16 loads, 16 rising, 0 falling (Driver:
     stepper_ins_4..u_stepper/i2986_2_lut_3_lut_4_lut )
     Net clk_100k: 8 loads, 8 rising, 0 falling (Driver: __/PLLInst_0 )
     Net clk_1MHz: 91 loads, 91 rising, 0 falling (Driver: __/PLLInst_0 )
   Number of Clock Enables:  139
     Net clk_enable_22: 1 loads, 1 LSLICEs
     Net clk_enable_244: 4 loads, 4 LSLICEs
     Net clk_enable_695: 5 loads, 5 LSLICEs
     Net clk_enable_226: 6 loads, 6 LSLICEs
     Net clk_enable_652: 6 loads, 6 LSLICEs
     Net clk_enable_738: 6 loads, 6 LSLICEs
     Net clk_enable_749: 6 loads, 6 LSLICEs
     Net clk_enable_245: 1 loads, 1 LSLICEs
     Net clk_enable_613: 1 loads, 1 LSLICEs
     Net clk_enable_1105: 1 loads, 1 LSLICEs
     Net clk_enable_1107: 1 loads, 1 LSLICEs
     Net cs_c_1: 1 loads, 1 LSLICEs
     Net resetn_c: 57 loads, 57 LSLICEs
     Net clk_enable_161: 16 loads, 16 LSLICEs
     Net intrpt_ins_1..u_intrpt_ctrl/assert_intrpt: 1 loads, 1 LSLICEs
     Net intrpt_ins_2..u_intrpt_ctrl/assert_intrpt: 1 loads, 1 LSLICEs
     Net intrpt_ins_0..u_intrpt_ctrl/assert_intrpt: 1 loads, 1 LSLICEs
     Net intrpt_ins_5..u_intrpt_ctrl/assert_intrpt: 1 loads, 1 LSLICEs
     Net intrpt_ins_3..u_intrpt_ctrl/assert_intrpt: 1 loads, 1 LSLICEs
     Net u_cs_decoder/CS_READY_c_enable_8: 3 loads, 3 LSLICEs
     Net u_cs_decoder/CS_READY_c_enable_3: 1 loads, 1 LSLICEs
     Net u_cs_decoder/CS_READY_c_enable_9: 1 loads, 1 LSLICEs
     Net clk_enable_520: 1 loads, 1 LSLICEs
     Net quad_ins_1..u_quad_decoder/clk_enable_519: 16 loads, 16 LSLICEs
     Net clk_enable_842: 16 loads, 16 LSLICEs
     Net quad_ins_6..u_quad_decoder/clk_enable_353: 32 loads, 32 LSLICEs
     Net clk_enable_639: 1 loads, 1 LSLICEs
     Net clk_enable_898: 16 loads, 16 LSLICEs
     Net clk_enable_32: 1 loads, 1 LSLICEs
     Net intrpt_ins_4..u_intrpt_ctrl/assert_intrpt: 1 loads, 1 LSLICEs
     Net intrpt_ins_6..u_intrpt_ctrl/assert_intrpt: 1 loads, 1 LSLICEs
     Net clk_enable_595: 6 loads, 6 LSLICEs
     Net u_status_led/clk_enable_927: 8 loads, 8 LSLICEs
     Net clk_enable_227: 1 loads, 1 LSLICEs
     Net clk_enable_15: 1 loads, 1 LSLICEs
     Net clk_enable_263: 6 loads, 6 LSLICEs
     Net clk_enable_638: 6 loads, 6 LSLICEs
     Net quad_ins_4..u_quad_decoder/clk_enable_420: 32 loads, 32 LSLICEs
     Net clk_enable_683: 16 loads, 16 LSLICEs

                                    Page 2




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Design Summary (cont)
---------------------
     Net clk_enable_684: 1 loads, 1 LSLICEs
     Net clk_enable_253: 1 loads, 1 LSLICEs
     Net stepper_ins_2..u_stepper/clk_enable_1135: 23 loads, 23 LSLICEs
     Net stepper_ins_2..u_stepper/clk_1MHz_enable_1: 1 loads, 1 LSLICEs
     Net clk_enable_23: 1 loads, 1 LSLICEs
     Net stepper_ins_2..u_stepper/clk_1MHz_enable_66: 1 loads, 1 LSLICEs
     Net clk_enable_686: 2 loads, 2 LSLICEs
     Net stepper_ins_2..u_stepper/clk_1MHz_enable_64: 4 loads, 4 LSLICEs
     Net stepper_ins_2..u_stepper/SLO_buf_51__N_4701: 23 loads, 23 LSLICEs
     Net clk_enable_259: 1 loads, 1 LSLICEs
     Net clk_enable_388: 1 loads, 1 LSLICEs
     Net quad_ins_5..u_quad_decoder/clk_enable_385: 32 loads, 32 LSLICEs
     Net clk_enable_315: 16 loads, 16 LSLICEs
     Net clk_enable_232: 1 loads, 1 LSLICEs
     Net clk_enable_234: 1 loads, 1 LSLICEs
     Net clk_enable_255: 1 loads, 1 LSLICEs
     Net clk_enable_260: 1 loads, 1 LSLICEs
     Net stepper_ins_5..u_stepper/clk_1MHz_enable_3: 1 loads, 1 LSLICEs
     Net stepper_ins_5..u_stepper/SLO_buf_51__N_5730: 23 loads, 23 LSLICEs
     Net stepper_ins_5..u_stepper/clk_1MHz_enable_34: 4 loads, 4 LSLICEs
     Net clk_enable_38: 1 loads, 1 LSLICEs
     Net clk_enable_627: 2 loads, 2 LSLICEs
     Net stepper_ins_5..u_stepper/clk_enable_1057: 23 loads, 23 LSLICEs
     Net clk_enable_242: 1 loads, 1 LSLICEs
     Net stepper_ins_5..u_stepper/clk_1MHz_enable_69: 1 loads, 1 LSLICEs
     Net clk_100k_enable_1: 1 loads, 1 LSLICEs
     Net clk_enable_235: 1 loads, 1 LSLICEs
     Net clk_enable_959: 2 loads, 2 LSLICEs
     Net stepper_ins_0..u_stepper/clk_enable_1132: 23 loads, 23 LSLICEs
     Net stepper_ins_0..u_stepper/SLO_buf_51__N_4015: 23 loads, 23 LSLICEs
     Net stepper_ins_0..u_stepper/clk_1MHz_enable_7: 1 loads, 1 LSLICEs
     Net stepper_ins_0..u_stepper/clk_1MHz_enable_56: 4 loads, 4 LSLICEs
     Net clk_enable_761: 2 loads, 2 LSLICEs
     Net stepper_ins_0..u_stepper/clk_enable_212: 1 loads, 1 LSLICEs
     Net clk_enable_222: 1 loads, 1 LSLICEs
     Net stepper_ins_0..u_stepper/clk_enable_1104: 1 loads, 1 LSLICEs
     Net stepper_ins_0..u_stepper/clk_1MHz_enable_65: 1 loads, 1 LSLICEs
     Net clk_enable_256: 1 loads, 1 LSLICEs
     Net quad_ins_3..u_quad_decoder/clk_enable_453: 16 loads, 16 LSLICEs
     Net clk_enable_687: 1 loads, 1 LSLICEs
     Net clk_enable_727: 16 loads, 16 LSLICEs
     Net stepper_ins_3..u_stepper/clk_enable_1134: 23 loads, 23 LSLICEs
     Net clk_enable_28: 1 loads, 1 LSLICEs
     Net stepper_ins_3..u_stepper/clk_1MHz_enable_27: 4 loads, 4 LSLICEs
     Net clk_enable_178: 2 loads, 2 LSLICEs
     Net stepper_ins_3..u_stepper/SLO_buf_51__N_5044: 23 loads, 23 LSLICEs
     Net clk_enable_254: 1 loads, 1 LSLICEs
     Net stepper_ins_3..u_stepper/clk_1MHz_enable_13: 1 loads, 1 LSLICEs
     Net stepper_ins_3..u_stepper/clk_1MHz_enable_67: 1 loads, 1 LSLICEs
     Net stepper_ins_4..u_stepper/clk_enable_36: 1 loads, 1 LSLICEs
     Net stepper_ins_4..u_stepper/SLO_buf_51__N_5387: 23 loads, 23 LSLICEs
     Net stepper_ins_4..u_stepper/clk_1MHz_enable_20: 4 loads, 4 LSLICEs
     Net stepper_ins_4..u_stepper/clk_1MHz_enable_8: 1 loads, 1 LSLICEs
     Net clk_enable_641: 2 loads, 2 LSLICEs
     Net stepper_ins_4..u_stepper/clk_enable_221: 1 loads, 1 LSLICEs
     Net stepper_ins_4..u_stepper/clk_enable_1103: 23 loads, 23 LSLICEs

                                    Page 3




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Design Summary (cont)
---------------------
     Net stepper_ins_4..u_stepper/clk_1MHz_enable_68: 1 loads, 1 LSLICEs
     Net spi_slave_top_inst/clk_enable_624: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_sdo_valid_N_296: 19 loads, 19 LSLICEs
     Net spi_slave_top_inst/clk_enable_48: 1 loads, 1 LSLICEs
     Net spi_slave_top_inst/clk_enable_776: 8 loads, 8 LSLICEs
     Net spi_slave_top_inst/clk_enable_228: 1 loads, 1 LSLICEs
     Net spi_slave_top_inst/clk_enable_963: 20 loads, 20 LSLICEs
     Net spi_slave_top_inst/clk_enable_961: 2 loads, 2 LSLICEs
     Net spi_slave_top_inst/wb_ctrl_inst/clk_enable_844: 2 loads, 2 LSLICEs
     Net spi_slave_top_inst/clk_enable_172: 2 loads, 2 LSLICEs
     Net spi_slave_top_inst/wb_we_i_N_344: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_915: 6 loads, 6 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_584: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_756: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_859: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_321: 1 loads, 1 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_561: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_569: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_577: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_867: 4 loads, 4 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_1128: 5 loads, 5 LSLICEs
     Net clk_enable_807: 16 loads, 16 LSLICEs
     Net clk_enable_320: 2 loads, 2 LSLICEs
     Net clk_enable_759: 2 loads, 2 LSLICEs
     Net clk_enable_757: 1 loads, 1 LSLICEs
     Net clk_enable_488: 1 loads, 1 LSLICEs
     Net clk_enable_211: 16 loads, 16 LSLICEs
     Net clk_enable_12: 1 loads, 1 LSLICEs
     Net clk_enable_180: 2 loads, 2 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_1110: 1 loads, 1 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/clk_enable_1106: 1 loads, 1 LSLICEs
     Net stepper_ins_1..u_stepper/clk_1MHz_enable_41: 4 loads, 4 LSLICEs
     Net stepper_ins_1..u_stepper/clk_enable_1120: 23 loads, 23 LSLICEs
     Net stepper_ins_1..u_stepper/clk_1MHz_enable_70: 1 loads, 1 LSLICEs
     Net stepper_ins_1..u_stepper/SLO_buf_51__N_4358: 23 loads, 23 LSLICEs
     Net stepper_ins_1..u_stepper/clk_1MHz_enable_42: 1 loads, 1 LSLICEs
     Net quad_ins_2..u_quad_decoder/clk_enable_485: 32 loads, 32 LSLICEs
     Net quad_ins_0..u_quad_decoder/clk_enable_551: 16 loads, 16 LSLICEs
     Net stepper_ins_6..u_stepper/SLO_buf_51__N_6073: 23 loads, 23 LSLICEs
     Net stepper_ins_6..u_stepper/clk_enable_46: 1 loads, 1 LSLICEs
     Net stepper_ins_6..u_stepper/clk_1MHz_enable_9: 1 loads, 1 LSLICEs
     Net stepper_ins_6..u_stepper/clk_1MHz_enable_49: 4 loads, 4 LSLICEs
     Net stepper_ins_6..u_stepper/clk_1MHz_enable_57: 1 loads, 1 LSLICEs
     Net stepper_ins_6..u_stepper/clk_enable_1114: 23 loads, 23 LSLICEs
   Number of LSRs:  38
     Net n29998: 7 loads, 7 LSLICEs
     Net resetn_c: 326 loads, 325 LSLICEs
     Net n30080: 30 loads, 30 LSLICEs
     Net intrpt_out_N_2713: 1 loads, 1 LSLICEs
     Net intrpt_out_N_2784: 1 loads, 1 LSLICEs
     Net intrpt_out_N_2642: 1 loads, 1 LSLICEs
     Net intrpt_out_N_2997: 1 loads, 1 LSLICEs
     Net intrpt_out_N_2855: 1 loads, 1 LSLICEs
     Net intrpt_out_N_2926: 1 loads, 1 LSLICEs
     Net intrpt_out_N_3068: 1 loads, 1 LSLICEs
     Net n30039: 2 loads, 2 LSLICEs

                                    Page 4




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Design Summary (cont)
---------------------
     Net n12435: 5 loads, 5 LSLICEs
     Net u_status_led/n12670: 7 loads, 7 LSLICEs
     Net n30020: 3 loads, 3 LSLICEs
     Net n2109: 7 loads, 7 LSLICEs
     Net stepper_ins_2..u_stepper/n12391: 13 loads, 13 LSLICEs
     Net n47_adj_7731: 10 loads, 10 LSLICEs
     Net stepper_ins_5..u_stepper/n12542: 13 loads, 13 LSLICEs
     Net n47_adj_7716: 10 loads, 10 LSLICEs
     Net n2193: 7 loads, 7 LSLICEs
     Net stepper_ins_0..u_stepper/n12235: 13 loads, 13 LSLICEs
     Net n47_adj_7732: 10 loads, 10 LSLICEs
     Net stepper_ins_3..u_stepper/n12344: 13 loads, 13 LSLICEs
     Net n29991: 10 loads, 10 LSLICEs
     Net n47: 10 loads, 10 LSLICEs
     Net stepper_ins_4..u_stepper/n12496: 13 loads, 13 LSLICEs
     Net spi_slave_top_inst/n8400: 19 loads, 19 LSLICEs
     Net spi_slave_top_inst/wr_en: 1 loads, 1 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/n12446: 2 loads, 2 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/n6196: 16 loads, 16 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/n11068: 1 loads, 1 LSLICEs
     Net n47_adj_7730: 10 loads, 10 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/n12460: 5 loads, 5 LSLICEs
     Net n29992: 10 loads, 10 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/n18232: 1 loads, 1 LSLICEs
     Net spi_slave_top_inst/spi_ctrl_inst/n18231: 1 loads, 1 LSLICEs
     Net stepper_ins_1..u_stepper/n12287: 13 loads, 13 LSLICEs
     Net stepper_ins_6..u_stepper/n12588: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net resetn_c: 515 loads
     Net spi_slave_top_inst/spi_ctrl_inst/n30159: 66 loads
     Net spi_slave_top_inst/spi_ctrl_inst/n30200: 66 loads
     Net spi_slave_top_inst/spi_ctrl_inst/n16815: 65 loads
     Net spi_slave_top_inst/spi_ctrl_inst/n23623: 64 loads
     Net spi_slave_top_inst/address_7_N_549_1: 54 loads
     Net spi_data_r_0: 49 loads
     Net n23916: 47 loads
     Net spi_slave_top_inst/spi_ctrl_inst/n16817: 42 loads
     Net spi_slave_top_inst/spi_sdo_valid: 41 loads




   Number of warnings:  15
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'C_1' has no legal load.
WARNING - map: input pad net 'C_2' has no legal load.
WARNING - map: input pad net 'C_3' has no legal load.
WARNING - map: input pad net 'C_4' has no legal load.
WARNING - map: input pad net 'C_5' has no legal load.
WARNING - map: input pad net 'C_6' has no legal load.

                                    Page 5




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Design Errors/Warnings (cont)
-----------------------------
WARNING - map: IO buffer missing for top level port C_1...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port C_2...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port C_3...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port C_4...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port C_5...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port C_6...logic will be
     discarded.
WARNING - map: In "LOCATE COMP "spi_mosi" SITE "P13" ;": Current SYS_CONFIG
     setting prohibits pin "P13" to be used as user IO. This preference has been
     disabled.
WARNING - map: In "LOCATE COMP "spi_miso" SITE "N4" ;": Current SYS_CONFIG
     setting prohibits pin "N4" to be used as user IO. This preference has been
     disabled.
WARNING - map: In "LOCATE COMP "spi_clk" SITE "M4" ;": Current SYS_CONFIG
     setting prohibits pin "M4" to be used as user IO. This preference has been
     disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| spi_mosi            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi_miso            | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi_clk             | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C_8                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[12]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[13]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[14]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[18]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[22]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[23]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[24]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[28]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[32]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[33]          | INPUT     | LVCMOS33  |            |

                                    Page 6




Design:  mcm_top                                       Date:  08/13/20  13:06:29

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| pin_io[34]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[38]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[42]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[43]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[44]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[48]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[52]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[53]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[54]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[58]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[62]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[63]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[64]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[68]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| UC_TXD0             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi_scsn            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CS_READY            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cs[0]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cs[1]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cs[2]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cs[3]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cs[4]               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| resetn              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C_7                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[0]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[7]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[10]          | OUTPUT    | LVCMOS33  |            |

                                    Page 7




Design:  mcm_top                                       Date:  08/13/20  13:06:29

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| pin_io[11]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[16]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[17]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[20]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[21]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[26]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[27]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[30]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[31]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[36]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[37]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[41]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[46]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[47]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[50]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[51]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[56]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[57]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[60]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[61]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[66]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[67]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| UC_RXD0             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| MAX3421_CS          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| FLASH_CS            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| intrpt_out[0]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| intrpt_out[1]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| intrpt_out[2]       | OUTPUT    | LVCMOS33  |            |

                                    Page 8




Design:  mcm_top                                       Date:  08/13/20  13:06:29

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| intrpt_out[3]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| intrpt_out[4]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| intrpt_out[5]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| intrpt_out[6]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_sw              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[1]           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[2]           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[3]           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[4]           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[5]           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[6]           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[8]           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[9]           | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[15]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[19]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[25]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[29]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[35]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[39]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[40]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[45]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[49]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[55]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[59]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[65]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin_io[69]          | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+




                                    Page 9




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic
-------------

Signal n30185 was merged into signal resetn_c
Signal spi_slave_top_inst/wr_en_N_355 was merged into signal
     spi_slave_top_inst/wr_en
Signal u_cs_decoder/CS_READY_c_enable_2 was merged into signal cs_c_1
Signal GND_net undriven or does not drive anything - clipped.
Signal stepper_ins_6..u_stepper/add_564_1/S0 undriven or does not drive anything
     - clipped.
Signal stepper_ins_6..u_stepper/add_564_1/CI undriven or does not drive anything
     - clipped.
Signal stepper_ins_6..u_stepper/Cnt_NSL_1784_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal stepper_ins_6..u_stepper/Cnt_NSL_1784_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal stepper_ins_6..u_stepper/add_564_9/S1 undriven or does not drive anything
     - clipped.
Signal stepper_ins_6..u_stepper/add_564_9/CO undriven or does not drive anything
     - clipped.
Signal stepper_ins_6..u_stepper/Cnt_NSL_1784_add_4_13/S1 undriven or does not
     drive anything - clipped.
Signal stepper_ins_6..u_stepper/Cnt_NSL_1784_add_4_13/CO undriven or does not
     drive anything - clipped.
Signal quad_ins_0..u_quad_decoder/add_1381_33/CO undriven or does not drive
     anything - clipped.
Signal quad_ins_0..u_quad_decoder/add_1381_1/S1 undriven or does not drive
     anything - clipped.
Signal quad_ins_0..u_quad_decoder/add_1381_1/S0 undriven or does not drive
     anything - clipped.
Signal quad_ins_0..u_quad_decoder/add_1381_1/CI undriven or does not drive
     anything - clipped.
Signal quad_ins_2..u_quad_decoder/add_1365_1/S1 undriven or does not drive
     anything - clipped.
Signal quad_ins_2..u_quad_decoder/add_1365_1/S0 undriven or does not drive
     anything - clipped.
Signal quad_ins_2..u_quad_decoder/add_1365_1/CI undriven or does not drive
     anything - clipped.
Signal quad_ins_2..u_quad_decoder/add_1365_33/CO undriven or does not drive
     anything - clipped.
Signal stepper_ins_1..u_stepper/Cnt_NSL_1779_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal stepper_ins_1..u_stepper/Cnt_NSL_1779_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal stepper_ins_1..u_stepper/Cnt_NSL_1779_add_4_13/S1 undriven or does not
     drive anything - clipped.
Signal stepper_ins_1..u_stepper/Cnt_NSL_1779_add_4_13/CO undriven or does not
     drive anything - clipped.
Signal stepper_ins_1..u_stepper/add_564_1/S0 undriven or does not drive anything
     - clipped.
Signal stepper_ins_1..u_stepper/add_564_1/CI undriven or does not drive anything
     - clipped.
Signal stepper_ins_1..u_stepper/add_564_9/S1 undriven or does not drive anything
     - clipped.
Signal stepper_ins_1..u_stepper/add_564_9/CO undriven or does not drive anything
     - clipped.
Signal spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790_add_4_1/S0 undriven
     or does not drive anything - clipped.

                                   Page 10




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic (cont)
--------------------
Signal spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790_add_4_1/CI undriven
     or does not drive anything - clipped.
Signal spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790_add_4_9/S1 undriven
     or does not drive anything - clipped.
Signal spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790_add_4_9/CO undriven
     or does not drive anything - clipped.
Signal spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792_add_4_1/S0 undriven or
     does not drive anything - clipped.
Signal spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792_add_4_1/CI undriven or
     does not drive anything - clipped.
Signal spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792_add_4_9/S1 undriven or
     does not drive anything - clipped.
Signal spi_slave_top_inst/spi_ctrl_inst/mem_addr_1792_add_4_9/CO undriven or
     does not drive anything - clipped.
Signal stepper_ins_4..u_stepper/add_564_1/S0 undriven or does not drive anything
     - clipped.
Signal stepper_ins_4..u_stepper/add_564_1/CI undriven or does not drive anything
     - clipped.
Signal stepper_ins_4..u_stepper/add_564_9/S1 undriven or does not drive anything
     - clipped.
Signal stepper_ins_4..u_stepper/add_564_9/CO undriven or does not drive anything
     - clipped.
Signal stepper_ins_4..u_stepper/Cnt_NSL_1782_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal stepper_ins_4..u_stepper/Cnt_NSL_1782_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal stepper_ins_4..u_stepper/Cnt_NSL_1782_add_4_13/S1 undriven or does not
     drive anything - clipped.
Signal stepper_ins_4..u_stepper/Cnt_NSL_1782_add_4_13/CO undriven or does not
     drive anything - clipped.
Signal stepper_ins_3..u_stepper/add_564_1/S0 undriven or does not drive anything
     - clipped.
Signal stepper_ins_3..u_stepper/add_564_1/CI undriven or does not drive anything
     - clipped.
Signal stepper_ins_3..u_stepper/add_564_9/S1 undriven or does not drive anything
     - clipped.
Signal stepper_ins_3..u_stepper/add_564_9/CO undriven or does not drive anything
     - clipped.
Signal stepper_ins_3..u_stepper/Cnt_NSL_1781_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal stepper_ins_3..u_stepper/Cnt_NSL_1781_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal stepper_ins_3..u_stepper/Cnt_NSL_1781_add_4_13/S1 undriven or does not
     drive anything - clipped.
Signal stepper_ins_3..u_stepper/Cnt_NSL_1781_add_4_13/CO undriven or does not
     drive anything - clipped.
Signal quad_ins_3..u_quad_decoder/add_1373_1/S1 undriven or does not drive
     anything - clipped.
Signal quad_ins_3..u_quad_decoder/add_1373_1/S0 undriven or does not drive
     anything - clipped.
Signal quad_ins_3..u_quad_decoder/add_1373_1/CI undriven or does not drive
     anything - clipped.
Signal quad_ins_3..u_quad_decoder/add_1373_33/CO undriven or does not drive
     anything - clipped.
Signal stepper_ins_0..u_stepper/add_564_9/S1 undriven or does not drive anything
     - clipped.

                                   Page 11




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic (cont)
--------------------
Signal stepper_ins_0..u_stepper/add_564_9/CO undriven or does not drive anything
     - clipped.
Signal stepper_ins_0..u_stepper/Cnt_NSL_1778_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal stepper_ins_0..u_stepper/Cnt_NSL_1778_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal stepper_ins_0..u_stepper/Cnt_NSL_1778_add_4_13/S1 undriven or does not
     drive anything - clipped.
Signal stepper_ins_0..u_stepper/Cnt_NSL_1778_add_4_13/CO undriven or does not
     drive anything - clipped.
Signal stepper_ins_0..u_stepper/add_564_1/S0 undriven or does not drive anything
     - clipped.
Signal stepper_ins_0..u_stepper/add_564_1/CI undriven or does not drive anything
     - clipped.
Signal io_ins_0..u_io/equal_180_0/S1 undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/equal_180_0/S0 undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/equal_180_0/CI undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/equal_180_9/S1 undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/equal_180_9/S0 undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/equal_180_11/S1 undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/equal_180_11/S0 undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/equal_180_13_17467/S1 undriven or does not drive anything
     - clipped.
Signal io_ins_0..u_io/equal_180_13_17467/S0 undriven or does not drive anything
     - clipped.
Signal io_ins_0..u_io/equal_180_13/S1 undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/equal_180_13/CO undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/pwm_freq_cntr_1785_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal io_ins_0..u_io/pwm_freq_cntr_1785_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal io_ins_0..u_io/pwm_freq_cntr_1785_add_4_13/S1 undriven or does not drive
     anything - clipped.
Signal io_ins_0..u_io/pwm_freq_cntr_1785_add_4_13/CO undriven or does not drive
     anything - clipped.
Signal io_ins_0..u_io/sub_96_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/sub_96_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal io_ins_0..u_io/sub_96_add_2_13/CO undriven or does not drive anything -
     clipped.
Signal stepper_ins_5..u_stepper/Cnt_NSL_1783_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal stepper_ins_5..u_stepper/Cnt_NSL_1783_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal stepper_ins_5..u_stepper/Cnt_NSL_1783_add_4_13/S1 undriven or does not
     drive anything - clipped.

                                   Page 12




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic (cont)
--------------------
Signal stepper_ins_5..u_stepper/Cnt_NSL_1783_add_4_13/CO undriven or does not
     drive anything - clipped.
Signal stepper_ins_5..u_stepper/add_564_1/S0 undriven or does not drive anything
     - clipped.
Signal stepper_ins_5..u_stepper/add_564_1/CI undriven or does not drive anything
     - clipped.
Signal stepper_ins_5..u_stepper/add_564_9/S1 undriven or does not drive anything
     - clipped.
Signal stepper_ins_5..u_stepper/add_564_9/CO undriven or does not drive anything
     - clipped.
Signal quad_ins_5..u_quad_decoder/add_1385_33/CO undriven or does not drive
     anything - clipped.
Signal quad_ins_5..u_quad_decoder/add_1385_1/S1 undriven or does not drive
     anything - clipped.
Signal quad_ins_5..u_quad_decoder/add_1385_1/S0 undriven or does not drive
     anything - clipped.
Signal quad_ins_5..u_quad_decoder/add_1385_1/CI undriven or does not drive
     anything - clipped.
Signal stepper_ins_2..u_stepper/Cnt_NSL_1780_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal stepper_ins_2..u_stepper/Cnt_NSL_1780_add_4_1/CI undriven or does not
     drive anything - clipped.
Signal stepper_ins_2..u_stepper/Cnt_NSL_1780_add_4_13/S1 undriven or does not
     drive anything - clipped.
Signal stepper_ins_2..u_stepper/Cnt_NSL_1780_add_4_13/CO undriven or does not
     drive anything - clipped.
Signal stepper_ins_2..u_stepper/add_564_1/S0 undriven or does not drive anything
     - clipped.
Signal stepper_ins_2..u_stepper/add_564_1/CI undriven or does not drive anything
     - clipped.
Signal stepper_ins_2..u_stepper/add_564_9/S1 undriven or does not drive anything
     - clipped.
Signal stepper_ins_2..u_stepper/add_564_9/CO undriven or does not drive anything
     - clipped.
Signal quad_ins_4..u_quad_decoder/add_1369_1/S1 undriven or does not drive
     anything - clipped.
Signal quad_ins_4..u_quad_decoder/add_1369_1/S0 undriven or does not drive
     anything - clipped.
Signal quad_ins_4..u_quad_decoder/add_1369_1/CI undriven or does not drive
     anything - clipped.
Signal quad_ins_4..u_quad_decoder/add_1369_33/CO undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_9/S1 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_9/S0 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_11/S1 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_11/S0 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/sub_24_add_2_1/S0 undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/sub_24_add_2_1/CI undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_13_17465/S1 undriven or does not
     drive anything - clipped.

                                   Page 13




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic (cont)
--------------------
Signal pwm_ins_0..pwm_controller_ins/equal_52_13_17465/S0 undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/sub_24_add_2_13/CO undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/sub_20_add_2_1/S0 undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/sub_20_add_2_1/CI undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_13/S1 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_13/CO undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/sub_20_add_2_13/CO undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_0/S1 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_0/S0 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_0/CI undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_9/S1 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_9/S0 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777_add_4_1/S0 undriven or
     does not drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777_add_4_1/CI undriven or
     does not drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_11/S1 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_11/S0 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_0/S1 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_0/S0 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_52_0/CI undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_13_17466/S1 undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_13_17466/S0 undriven or does not
     drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_13/S1 undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/equal_54_13/CO undriven or does not drive
     anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777_add_4_13/S1 undriven or
     does not drive anything - clipped.
Signal pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777_add_4_13/CO undriven or
     does not drive anything - clipped.
Signal u_status_led/pwm_freq_cntr_1776_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal u_status_led/pwm_freq_cntr_1776_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal u_status_led/pwm_freq_cntr_1776_add_4_13/S1 undriven or does not drive
     anything - clipped.

                                   Page 14




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic (cont)
--------------------
Signal u_status_led/pwm_freq_cntr_1776_add_4_13/CO undriven or does not drive
     anything - clipped.
Signal u_status_led/equal_10_11/S1 undriven or does not drive anything -
     clipped.
Signal u_status_led/equal_10_11/S0 undriven or does not drive anything -
     clipped.
Signal u_status_led/sub_14_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal u_status_led/sub_14_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal u_status_led/equal_10_13_17464/S1 undriven or does not drive anything -
     clipped.
Signal u_status_led/equal_10_13_17464/S0 undriven or does not drive anything -
     clipped.
Signal u_status_led/sub_14_add_2_13/CO undriven or does not drive anything -
     clipped.
Signal u_status_led/equal_10_13/S1 undriven or does not drive anything -
     clipped.
Signal u_status_led/equal_10_13/CO undriven or does not drive anything -
     clipped.
Signal u_status_led/equal_10_9/S1 undriven or does not drive anything - clipped.
     
Signal u_status_led/equal_10_9/S0 undriven or does not drive anything - clipped.
     
Signal u_status_led/add_395_13/CO undriven or does not drive anything - clipped.
     
Signal u_status_led/add_395_1/S0 undriven or does not drive anything - clipped.
Signal u_status_led/add_395_1/CI undriven or does not drive anything - clipped.
Signal u_status_led/equal_10_0/S1 undriven or does not drive anything - clipped.
     
Signal u_status_led/equal_10_0/S0 undriven or does not drive anything - clipped.
     
Signal u_status_led/equal_10_0/CI undriven or does not drive anything - clipped.
     
Signal quad_ins_6..u_quad_decoder/add_1377_33/CO undriven or does not drive
     anything - clipped.
Signal quad_ins_6..u_quad_decoder/add_1377_1/S1 undriven or does not drive
     anything - clipped.
Signal quad_ins_6..u_quad_decoder/add_1377_1/S0 undriven or does not drive
     anything - clipped.
Signal quad_ins_6..u_quad_decoder/add_1377_1/CI undriven or does not drive
     anything - clipped.
Signal quad_ins_1..u_quad_decoder/add_1361_33/CO undriven or does not drive
     anything - clipped.
Signal quad_ins_1..u_quad_decoder/add_1361_1/S1 undriven or does not drive
     anything - clipped.
Signal quad_ins_1..u_quad_decoder/add_1361_1/S0 undriven or does not drive
     anything - clipped.
Signal quad_ins_1..u_quad_decoder/add_1361_1/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/pwm_freq_cntr_1786_add_4_1/S0 undriven or does
     not drive anything - clipped.
Signal shutter_ins_0..u_shutter/pwm_freq_cntr_1786_add_4_1/CI undriven or does
     not drive anything - clipped.
Signal shutter_ins_0..u_shutter/pwm_freq_cntr_1786_add_4_13/S1 undriven or does
     not drive anything - clipped.

                                   Page 15




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic (cont)
--------------------
Signal shutter_ins_0..u_shutter/pwm_freq_cntr_1786_add_4_13/CO undriven or does
     not drive anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_11/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_11/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_13_17469/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_13_17469/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_13/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_13/CO undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_154_add_2_1/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_154_add_2_1/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_0/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_0/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_0/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_154_add_2_13/CO undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_9/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_9/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_11/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_11/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_149_add_2_1/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_149_add_2_1/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_0/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_0/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_0/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_13_17470/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_13_17470/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_9/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_9/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_13/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_208_13/CO undriven or does not drive
     anything - clipped.

                                   Page 16




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic (cont)
--------------------
Signal shutter_ins_0..u_shutter/equal_206_11/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_11/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_0/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_0/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_0/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_149_add_2_13/CO undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_9/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_9/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_11/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_11/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_13_17468/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_13_17468/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_13_17471/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_13_17471/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_13/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_206_13/CO undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_13/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_209_13/CO undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_159_add_2_1/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_159_add_2_1/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_0/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_0/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_0/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_9/S1 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/equal_207_9/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_164_add_2_1/S0 undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_164_add_2_1/CI undriven or does not drive
     anything - clipped.
Signal shutter_ins_0..u_shutter/sub_164_add_2_13/CO undriven or does not drive
     anything - clipped.

                                   Page 17




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Removed logic (cont)
--------------------
Signal shutter_ins_0..u_shutter/sub_159_add_2_13/CO undriven or does not drive
     anything - clipped.
Block spi_slave_top_inst/spi_ctrl_inst/resetn_I_0_1_lut_rep_785 was optimized
     away.
Block spi_slave_top_inst/wb_ctrl_inst/wr_en_I_0_1_lut was optimized away.
Block u_cs_decoder/i4_1_lut was optimized away.
Block i1 was optimized away.

     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                __/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      clk_in_c
  Output Clock(P):                                  NONE
  Output Clock(S):                         NODE     clk_100k
  Output Clock(S2):                                 NONE
  Output Clock(S3):                        NODE     clk_1MHz
  Feedback Signal:                         NODE     __/CLKFB_t
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      12.0000
  Output Clock(P) Frequency (MHz):                  NA

                                   Page 18




Design:  mcm_top                                       Date:  08/13/20  13:06:29

PLL/DLL Summary (cont)
----------------------
  Output Clock(S) Frequency (MHz):                   0.1000
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                  1.0000
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              DIVD
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               REFCLK
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               REFCLK
  FB_MODE:                                          INT_OP
  CLKI Divider:                                     1
  CLKFB Divider:                                    8
  CLKOP Divider:                                    3
  CLKOS Divider:                                    120
  CLKOS2 Divider:                                   120
  CLKOS3 Divider:                                   12
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      38.00

Embedded Functional Block Connection Summary
--------------------------------------------

   Desired WISHBONE clock frequency: 100.0 MHz
   Clock source:                     clk
   Reset source:                     resetn_c
   Functions mode:
      I2C #1 (Primary) Function:     DISABLED
      I2C #2 (Secondary) Function:   DISABLED
      SPI Function:                  ENABLED
      Timer/Counter Function:        DISABLED
      Timer/Counter Mode:            WB
      UFM Connection:                DISABLED
      PLL0 Connection:               DISABLED

                                   Page 19




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Embedded Functional Block Connection Summary (cont)
---------------------------------------------------
      PLL1 Connection:               DISABLED
   I2C Function Summary:
   --------------------
      None
   SPI Function Summary:
   --------------------
      SPI Mode:               SLAVE
      SPI Data Order:         MSB to LSB
      SPI Clock Inversion:    DISABLED
      SPI Phase Adjust:       DISABLED
      SPI Wakeup:             DISABLED
   Timer/Counter Function Summary:
   ------------------------------
      None
   UFM Function Summary:
   --------------------
      UFM Utilization:        General Purpose Flash Memory
      Available General
      Purpose Flash Memory:   767 Pages (767*128 Bits)

           EBR Blocks with Unique
      Initialization Data:    0

           WID		EBR Instance
      ---		------------


ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH
Instance Name: __/PLLInst_0
         Type: EHXPLLJ
Instance Name: spi_slave_top_inst/spi_slave_efb_inst/EFBInst_0
         Type: EFB

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'resetn_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'resetn_c' via the GSR component.

                                   Page 20




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------

     Type and number of components of the type: 
   Register = 2510 

     Type and instance name of component: 
   Register : shutter_ins_0..u_shutter/pwm_out_2_197
   Register : shutter_ins_0..u_shutter/Phase_4_r_194
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i0
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i0
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i0
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i0
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i0
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i11
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i10
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i9
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i8
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i7
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i6
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i5
   Register : shutter_ins_0..u_shutter/Phase_1_r_191
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i4
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i3
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i2
   Register : shutter_ins_0..u_shutter/pwm_duty_2__i1
   Register : shutter_ins_0..u_shutter/Phase_2_r_192
   Register : shutter_ins_0..u_shutter/Phase_3_r_193
   Register : shutter_ins_0..u_shutter/mode_186
   Register : shutter_ins_0..u_shutter/pwm_out_1_196
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i1
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i2
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i3
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i4
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i5
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i6
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i7
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i8
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i9
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i10
   Register : shutter_ins_0..u_shutter/pwm_freq_cntr_1786__i11
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i1
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i2
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i3
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i4
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i5
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i6
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i7
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i8
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i9
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i10
   Register : shutter_ins_0..u_shutter/pwm_duty_1__i11
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i1
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i2
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i3
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i4
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i5
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i6

                                   Page 21




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i7
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i8
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i9
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i10
   Register : shutter_ins_0..u_shutter/pwm_duty_3__i11
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i1
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i2
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i3
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i4
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i5
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i6
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i7
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i8
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i9
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i10
   Register : shutter_ins_0..u_shutter/pwm_duty_4__i11
   Register : shutter_ins_0..u_shutter/pwm_out_3_198
   Register : shutter_ins_0..u_shutter/pwm_out_4_199
   Register : intrpt_ins_1..u_intrpt_ctrl/clear_intrpt_317
   Register : intrpt_ins_1..u_intrpt_ctrl/assert_intrpt_316
   Register : intrpt_ins_1..u_intrpt_ctrl/intrpt_in_dly__i0
   Register : intrpt_ins_1..u_intrpt_ctrl/spi_data_out_r_i1
   Register : intrpt_ins_1..u_intrpt_ctrl/intrpt_in_reg__i0
   Register : intrpt_ins_1..u_intrpt_ctrl/intrpt_in_reg__i2
   Register : intrpt_ins_1..u_intrpt_ctrl/intrpt_in_reg__i1
   Register : intrpt_ins_1..u_intrpt_ctrl/intrpt_out_359
   Register : intrpt_ins_1..u_intrpt_ctrl/spi_data_out_r_i3
   Register : intrpt_ins_1..u_intrpt_ctrl/spi_data_out_r_i2
   Register : intrpt_ins_1..u_intrpt_ctrl/intrpt_in_dly__i2
   Register : intrpt_ins_1..u_intrpt_ctrl/intrpt_in_dly__i1
   Register : intrpt_ins_2..u_intrpt_ctrl/intrpt_in_dly__i0
   Register : intrpt_ins_2..u_intrpt_ctrl/spi_data_out_r_i1
   Register : intrpt_ins_2..u_intrpt_ctrl/clear_intrpt_317
   Register : intrpt_ins_2..u_intrpt_ctrl/intrpt_in_reg__i0
   Register : intrpt_ins_2..u_intrpt_ctrl/intrpt_in_reg__i2
   Register : intrpt_ins_2..u_intrpt_ctrl/intrpt_in_reg__i1
   Register : intrpt_ins_2..u_intrpt_ctrl/assert_intrpt_316
   Register : intrpt_ins_2..u_intrpt_ctrl/intrpt_out_359
   Register : intrpt_ins_2..u_intrpt_ctrl/spi_data_out_r_i3
   Register : intrpt_ins_2..u_intrpt_ctrl/spi_data_out_r_i2
   Register : intrpt_ins_2..u_intrpt_ctrl/intrpt_in_dly__i2
   Register : intrpt_ins_2..u_intrpt_ctrl/intrpt_in_dly__i1
   Register : intrpt_ins_0..u_intrpt_ctrl/intrpt_out_359
   Register : intrpt_ins_0..u_intrpt_ctrl/intrpt_in_dly__i0
   Register : intrpt_ins_0..u_intrpt_ctrl/spi_data_out_r_i1
   Register : intrpt_ins_0..u_intrpt_ctrl/intrpt_in_reg__i0
   Register : intrpt_ins_0..u_intrpt_ctrl/clear_intrpt_317
   Register : intrpt_ins_0..u_intrpt_ctrl/spi_data_out_r_i3
   Register : intrpt_ins_0..u_intrpt_ctrl/spi_data_out_r_i2
   Register : intrpt_ins_0..u_intrpt_ctrl/intrpt_in_dly__i2
   Register : intrpt_ins_0..u_intrpt_ctrl/intrpt_in_dly__i1
   Register : intrpt_ins_0..u_intrpt_ctrl/intrpt_in_reg__i1
   Register : intrpt_ins_0..u_intrpt_ctrl/intrpt_in_reg__i2
   Register : intrpt_ins_0..u_intrpt_ctrl/assert_intrpt_316
   Register : intrpt_ins_5..u_intrpt_ctrl/clear_intrpt_317
   Register : intrpt_ins_5..u_intrpt_ctrl/intrpt_out_359

                                   Page 22




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : intrpt_ins_5..u_intrpt_ctrl/assert_intrpt_316
   Register : intrpt_ins_5..u_intrpt_ctrl/intrpt_in_dly__i0
   Register : intrpt_ins_5..u_intrpt_ctrl/spi_data_out_r_i1
   Register : intrpt_ins_5..u_intrpt_ctrl/intrpt_in_reg__i0
   Register : intrpt_ins_5..u_intrpt_ctrl/spi_data_out_r_i3
   Register : intrpt_ins_5..u_intrpt_ctrl/spi_data_out_r_i2
   Register : intrpt_ins_5..u_intrpt_ctrl/intrpt_in_dly__i2
   Register : intrpt_ins_5..u_intrpt_ctrl/intrpt_in_dly__i1
   Register : intrpt_ins_5..u_intrpt_ctrl/intrpt_in_reg__i1
   Register : intrpt_ins_5..u_intrpt_ctrl/intrpt_in_reg__i2
   Register : intrpt_ins_3..u_intrpt_ctrl/intrpt_in_dly__i0
   Register : intrpt_ins_3..u_intrpt_ctrl/spi_data_out_r_i1
   Register : intrpt_ins_3..u_intrpt_ctrl/intrpt_in_reg__i0
   Register : intrpt_ins_3..u_intrpt_ctrl/clear_intrpt_317
   Register : intrpt_ins_3..u_intrpt_ctrl/assert_intrpt_316
   Register : intrpt_ins_3..u_intrpt_ctrl/intrpt_in_reg__i2
   Register : intrpt_ins_3..u_intrpt_ctrl/intrpt_in_reg__i1
   Register : intrpt_ins_3..u_intrpt_ctrl/intrpt_out_359
   Register : intrpt_ins_3..u_intrpt_ctrl/spi_data_out_r_i3
   Register : intrpt_ins_3..u_intrpt_ctrl/spi_data_out_r_i2
   Register : intrpt_ins_3..u_intrpt_ctrl/intrpt_in_dly__i2
   Register : intrpt_ins_3..u_intrpt_ctrl/intrpt_in_dly__i1
   Register : quad_ins_1..u_quad_decoder/quad_homing__i0
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i0
   Register : quad_ins_1..u_quad_decoder/quad_a_delayed__i0
   Register : quad_ins_1..u_quad_decoder/quad_b_delayed__i0
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i1
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i0
   Register : quad_ins_1..u_quad_decoder/quad_set__i0
   Register : quad_ins_1..u_quad_decoder/quad_set_valid_388
   Register : quad_ins_1..u_quad_decoder/i39_391
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i31
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i30
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i29
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i28
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i27
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i26
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i25
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i24
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i23
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i22
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i21
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i20
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i19
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i18
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i17
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i16
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i15
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i14
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i13
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i12
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i11
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i10
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i9
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i8
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i7

                                   Page 23




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i6
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i5
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i4
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i3
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i2
   Register : quad_ins_1..u_quad_decoder/quad_buffer_i1
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i32
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i31
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i30
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i29
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i28
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i27
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i26
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i25
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i24
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i23
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i22
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i21
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i20
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i19
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i18
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i17
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i16
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i15
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i14
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i13
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i12
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i11
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i10
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i9
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i8
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i7
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i6
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i5
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i4
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i3
   Register : quad_ins_1..u_quad_decoder/spi_data_out_r_i2
   Register : quad_ins_1..u_quad_decoder/quad_b_delayed__i2
   Register : quad_ins_1..u_quad_decoder/quad_b_delayed__i1
   Register : quad_ins_1..u_quad_decoder/quad_a_delayed__i2
   Register : quad_ins_1..u_quad_decoder/quad_a_delayed__i1
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i31
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i30
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i29
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i28
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i27
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i26
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i25
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i24
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i23
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i22
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i21
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i20
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i19
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i18
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i17

                                   Page 24




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i16
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i15
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i14
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i13
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i12
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i11
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i10
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i9
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i8
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i7
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i6
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i5
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i4
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i3
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i2
   Register : quad_ins_1..u_quad_decoder/quad_count_i0_i1
   Register : quad_ins_1..u_quad_decoder/quad_homing__i1
   Register : quad_ins_1..u_quad_decoder/quad_set__i1
   Register : quad_ins_1..u_quad_decoder/quad_set__i2
   Register : quad_ins_1..u_quad_decoder/quad_set__i3
   Register : quad_ins_1..u_quad_decoder/quad_set__i4
   Register : quad_ins_1..u_quad_decoder/quad_set__i5
   Register : quad_ins_1..u_quad_decoder/quad_set__i6
   Register : quad_ins_1..u_quad_decoder/quad_set__i7
   Register : quad_ins_1..u_quad_decoder/quad_set__i8
   Register : quad_ins_1..u_quad_decoder/quad_set__i9
   Register : quad_ins_1..u_quad_decoder/quad_set__i10
   Register : quad_ins_1..u_quad_decoder/quad_set__i11
   Register : quad_ins_1..u_quad_decoder/quad_set__i12
   Register : quad_ins_1..u_quad_decoder/quad_set__i13
   Register : quad_ins_1..u_quad_decoder/quad_set__i14
   Register : quad_ins_1..u_quad_decoder/quad_set__i15
   Register : quad_ins_1..u_quad_decoder/quad_set__i16
   Register : quad_ins_1..u_quad_decoder/quad_set__i17
   Register : quad_ins_1..u_quad_decoder/quad_set__i18
   Register : quad_ins_1..u_quad_decoder/quad_set__i19
   Register : quad_ins_1..u_quad_decoder/quad_set__i20
   Register : quad_ins_1..u_quad_decoder/quad_set__i21
   Register : quad_ins_1..u_quad_decoder/quad_set__i22
   Register : quad_ins_1..u_quad_decoder/quad_set__i23
   Register : quad_ins_1..u_quad_decoder/quad_set__i24
   Register : quad_ins_1..u_quad_decoder/quad_set__i25
   Register : quad_ins_1..u_quad_decoder/quad_set__i26
   Register : quad_ins_1..u_quad_decoder/quad_set__i27
   Register : quad_ins_1..u_quad_decoder/quad_set__i28
   Register : quad_ins_1..u_quad_decoder/quad_set__i29
   Register : quad_ins_1..u_quad_decoder/quad_set__i30
   Register : quad_ins_1..u_quad_decoder/quad_set__i31
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i0
   Register : quad_ins_6..u_quad_decoder/quad_a_delayed__i0
   Register : quad_ins_6..u_quad_decoder/quad_b_delayed__i0
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i1
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i0
   Register : quad_ins_6..u_quad_decoder/quad_set_valid_388
   Register : quad_ins_6..u_quad_decoder/i39_391
   Register : quad_ins_6..u_quad_decoder/quad_homing__i0

                                   Page 25




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_6..u_quad_decoder/quad_set__i0
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i31
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i30
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i29
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i28
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i27
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i26
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i25
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i24
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i23
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i22
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i21
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i20
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i19
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i18
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i17
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i16
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i15
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i14
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i13
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i12
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i11
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i10
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i9
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i8
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i7
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i6
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i5
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i4
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i3
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i2
   Register : quad_ins_6..u_quad_decoder/quad_buffer_i1
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i32
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i31
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i30
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i29
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i28
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i27
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i26
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i25
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i24
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i23
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i22
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i21
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i20
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i19
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i18
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i17
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i16
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i15
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i14
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i13
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i12
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i11
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i10
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i9

                                   Page 26




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i8
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i7
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i6
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i5
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i4
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i3
   Register : quad_ins_6..u_quad_decoder/spi_data_out_r_i2
   Register : quad_ins_6..u_quad_decoder/quad_b_delayed__i2
   Register : quad_ins_6..u_quad_decoder/quad_b_delayed__i1
   Register : quad_ins_6..u_quad_decoder/quad_a_delayed__i2
   Register : quad_ins_6..u_quad_decoder/quad_a_delayed__i1
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i31
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i30
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i29
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i28
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i27
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i26
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i25
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i24
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i23
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i22
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i21
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i20
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i19
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i18
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i17
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i16
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i15
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i14
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i13
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i12
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i11
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i10
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i9
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i8
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i7
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i6
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i5
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i4
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i3
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i2
   Register : quad_ins_6..u_quad_decoder/quad_count_i0_i1
   Register : quad_ins_6..u_quad_decoder/quad_homing__i1
   Register : quad_ins_6..u_quad_decoder/quad_set__i1
   Register : quad_ins_6..u_quad_decoder/quad_set__i2
   Register : quad_ins_6..u_quad_decoder/quad_set__i3
   Register : quad_ins_6..u_quad_decoder/quad_set__i4
   Register : quad_ins_6..u_quad_decoder/quad_set__i5
   Register : quad_ins_6..u_quad_decoder/quad_set__i6
   Register : quad_ins_6..u_quad_decoder/quad_set__i7
   Register : quad_ins_6..u_quad_decoder/quad_set__i8
   Register : quad_ins_6..u_quad_decoder/quad_set__i9
   Register : quad_ins_6..u_quad_decoder/quad_set__i10
   Register : quad_ins_6..u_quad_decoder/quad_set__i11
   Register : quad_ins_6..u_quad_decoder/quad_set__i12
   Register : quad_ins_6..u_quad_decoder/quad_set__i13

                                   Page 27




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_6..u_quad_decoder/quad_set__i14
   Register : quad_ins_6..u_quad_decoder/quad_set__i15
   Register : quad_ins_6..u_quad_decoder/quad_set__i16
   Register : quad_ins_6..u_quad_decoder/quad_set__i17
   Register : quad_ins_6..u_quad_decoder/quad_set__i18
   Register : quad_ins_6..u_quad_decoder/quad_set__i19
   Register : quad_ins_6..u_quad_decoder/quad_set__i20
   Register : quad_ins_6..u_quad_decoder/quad_set__i21
   Register : quad_ins_6..u_quad_decoder/quad_set__i22
   Register : quad_ins_6..u_quad_decoder/quad_set__i23
   Register : quad_ins_6..u_quad_decoder/quad_set__i24
   Register : quad_ins_6..u_quad_decoder/quad_set__i25
   Register : quad_ins_6..u_quad_decoder/quad_set__i26
   Register : quad_ins_6..u_quad_decoder/quad_set__i27
   Register : quad_ins_6..u_quad_decoder/quad_set__i28
   Register : quad_ins_6..u_quad_decoder/quad_set__i29
   Register : quad_ins_6..u_quad_decoder/quad_set__i30
   Register : quad_ins_6..u_quad_decoder/quad_set__i31
   Register : u_peizo_elliptec/mode_26
   Register : intrpt_ins_4..u_intrpt_ctrl/intrpt_in_reg__i0
   Register : intrpt_ins_4..u_intrpt_ctrl/intrpt_out_359
   Register : intrpt_ins_4..u_intrpt_ctrl/intrpt_in_dly__i0
   Register : intrpt_ins_4..u_intrpt_ctrl/spi_data_out_r_i1
   Register : intrpt_ins_4..u_intrpt_ctrl/clear_intrpt_317
   Register : intrpt_ins_4..u_intrpt_ctrl/assert_intrpt_316
   Register : intrpt_ins_4..u_intrpt_ctrl/spi_data_out_r_i3
   Register : intrpt_ins_4..u_intrpt_ctrl/spi_data_out_r_i2
   Register : intrpt_ins_4..u_intrpt_ctrl/intrpt_in_dly__i2
   Register : intrpt_ins_4..u_intrpt_ctrl/intrpt_in_dly__i1
   Register : intrpt_ins_4..u_intrpt_ctrl/intrpt_in_reg__i2
   Register : intrpt_ins_4..u_intrpt_ctrl/intrpt_in_reg__i1
   Register : intrpt_ins_6..u_intrpt_ctrl/intrpt_in_dly__i0
   Register : intrpt_ins_6..u_intrpt_ctrl/spi_data_out_r_i1
   Register : intrpt_ins_6..u_intrpt_ctrl/intrpt_out_359
   Register : intrpt_ins_6..u_intrpt_ctrl/intrpt_in_reg__i0
   Register : intrpt_ins_6..u_intrpt_ctrl/spi_data_out_r_i3
   Register : intrpt_ins_6..u_intrpt_ctrl/spi_data_out_r_i2
   Register : intrpt_ins_6..u_intrpt_ctrl/clear_intrpt_317
   Register : intrpt_ins_6..u_intrpt_ctrl/assert_intrpt_316
   Register : intrpt_ins_6..u_intrpt_ctrl/intrpt_in_dly__i2
   Register : intrpt_ins_6..u_intrpt_ctrl/intrpt_in_dly__i1
   Register : intrpt_ins_6..u_intrpt_ctrl/intrpt_in_reg__i1
   Register : intrpt_ins_6..u_intrpt_ctrl/intrpt_in_reg__i2
   Register : u_status_led/pwm_duty__i0
   Register : u_status_led/spi_data_out_r_i1
   Register : u_status_led/em_stop_flag_383
   Register : u_status_led/status_cntr_i0_i0
   Register : u_status_led/i60_343
   Register : u_status_led/EM_STOP_338
   Register : u_status_led/pwm_out_337
   Register : u_status_led/pwm_duty__i11
   Register : u_status_led/pwm_duty__i10
   Register : u_status_led/pwm_duty__i9
   Register : u_status_led/pwm_duty__i8
   Register : u_status_led/pwm_duty__i7
   Register : u_status_led/pwm_duty__i6

                                   Page 28




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : u_status_led/pwm_duty__i5
   Register : u_status_led/pwm_duty__i4
   Register : u_status_led/pwm_duty__i3
   Register : u_status_led/pwm_duty__i2
   Register : u_status_led/pwm_duty__i1
   Register : u_status_led/pwm_341
   Register : u_status_led/pwm_freq_cntr_1776__i11
   Register : u_status_led/pwm_freq_cntr_1776__i1
   Register : u_status_led/pwm_freq_cntr_1776__i5
   Register : u_status_led/pwm_freq_cntr_1776__i8
   Register : u_status_led/pwm_freq_cntr_1776__i2
   Register : u_status_led/pwm_freq_cntr_1776__i6
   Register : u_status_led/pwm_freq_cntr_1776__i9
   Register : u_status_led/pwm_freq_cntr_1776__i3
   Register : u_status_led/pwm_freq_cntr_1776__i4
   Register : u_status_led/pwm_freq_cntr_1776__i7
   Register : u_status_led/pwm_freq_cntr_1776__i10
   Register : u_status_led/status_cntr_i0_i4
   Register : u_status_led/status_cntr_i0_i8
   Register : u_status_led/status_cntr_i0_i11
   Register : u_status_led/status_cntr_i0_i5
   Register : u_status_led/status_cntr_i0_i9
   Register : u_status_led/status_cntr_i0_i12
   Register : u_status_led/status_cntr_i0_i2
   Register : u_status_led/status_cntr_i0_i6
   Register : u_status_led/status_cntr_i0_i3
   Register : u_status_led/status_cntr_i0_i7
   Register : u_status_led/status_cntr_i0_i10
   Register : u_status_led/status_cntr_i0_i1
   Register : u_status_led/pwm_freq_cntr_1776__i0
   Register : pwm_ins_0..pwm_controller_ins/pwm_out_40
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i0
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i0
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i0
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i11
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i10
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i9
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i8
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i7
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i6
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i5
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i4
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i3
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i2
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq__i1
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i11
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i10
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i9
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i8
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i7
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i6
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i5
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i4
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i3
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i2
   Register : pwm_ins_0..pwm_controller_ins/pwm_freq_cntr_1777__i1

                                   Page 29




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i1
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i2
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i3
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i4
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i5
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i6
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i7
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i8
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i9
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i10
   Register : pwm_ins_0..pwm_controller_ins/pwm_duty__i11
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i0
   Register : quad_ins_4..u_quad_decoder/quad_a_delayed__i0
   Register : quad_ins_4..u_quad_decoder/quad_b_delayed__i0
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i1
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i0
   Register : quad_ins_4..u_quad_decoder/quad_set__i0
   Register : quad_ins_4..u_quad_decoder/quad_homing__i0
   Register : quad_ins_4..u_quad_decoder/i39_391
   Register : quad_ins_4..u_quad_decoder/quad_set_valid_388
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i31
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i30
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i29
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i28
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i27
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i26
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i25
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i24
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i23
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i22
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i21
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i20
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i19
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i18
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i17
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i16
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i15
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i14
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i13
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i12
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i11
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i10
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i9
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i8
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i7
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i6
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i5
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i4
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i3
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i2
   Register : quad_ins_4..u_quad_decoder/quad_buffer_i1
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i32
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i31
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i30
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i29
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i28

                                   Page 30




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i27
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i26
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i25
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i24
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i23
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i22
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i21
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i20
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i19
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i18
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i17
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i16
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i15
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i14
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i13
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i12
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i11
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i10
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i9
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i8
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i7
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i6
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i5
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i4
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i3
   Register : quad_ins_4..u_quad_decoder/spi_data_out_r_i2
   Register : quad_ins_4..u_quad_decoder/quad_b_delayed__i2
   Register : quad_ins_4..u_quad_decoder/quad_b_delayed__i1
   Register : quad_ins_4..u_quad_decoder/quad_a_delayed__i2
   Register : quad_ins_4..u_quad_decoder/quad_a_delayed__i1
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i31
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i30
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i29
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i28
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i27
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i26
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i25
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i24
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i23
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i22
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i21
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i20
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i19
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i18
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i17
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i16
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i15
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i14
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i13
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i12
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i11
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i10
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i9
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i8
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i7
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i6

                                   Page 31




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i5
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i4
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i3
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i2
   Register : quad_ins_4..u_quad_decoder/quad_count_i0_i1
   Register : quad_ins_4..u_quad_decoder/quad_set__i1
   Register : quad_ins_4..u_quad_decoder/quad_set__i2
   Register : quad_ins_4..u_quad_decoder/quad_set__i3
   Register : quad_ins_4..u_quad_decoder/quad_set__i4
   Register : quad_ins_4..u_quad_decoder/quad_set__i5
   Register : quad_ins_4..u_quad_decoder/quad_set__i6
   Register : quad_ins_4..u_quad_decoder/quad_set__i7
   Register : quad_ins_4..u_quad_decoder/quad_set__i8
   Register : quad_ins_4..u_quad_decoder/quad_set__i9
   Register : quad_ins_4..u_quad_decoder/quad_set__i10
   Register : quad_ins_4..u_quad_decoder/quad_set__i11
   Register : quad_ins_4..u_quad_decoder/quad_set__i12
   Register : quad_ins_4..u_quad_decoder/quad_set__i13
   Register : quad_ins_4..u_quad_decoder/quad_set__i14
   Register : quad_ins_4..u_quad_decoder/quad_set__i15
   Register : quad_ins_4..u_quad_decoder/quad_set__i16
   Register : quad_ins_4..u_quad_decoder/quad_set__i17
   Register : quad_ins_4..u_quad_decoder/quad_set__i18
   Register : quad_ins_4..u_quad_decoder/quad_set__i19
   Register : quad_ins_4..u_quad_decoder/quad_set__i20
   Register : quad_ins_4..u_quad_decoder/quad_set__i21
   Register : quad_ins_4..u_quad_decoder/quad_set__i22
   Register : quad_ins_4..u_quad_decoder/quad_set__i23
   Register : quad_ins_4..u_quad_decoder/quad_set__i24
   Register : quad_ins_4..u_quad_decoder/quad_set__i25
   Register : quad_ins_4..u_quad_decoder/quad_set__i26
   Register : quad_ins_4..u_quad_decoder/quad_set__i27
   Register : quad_ins_4..u_quad_decoder/quad_set__i28
   Register : quad_ins_4..u_quad_decoder/quad_set__i29
   Register : quad_ins_4..u_quad_decoder/quad_set__i30
   Register : quad_ins_4..u_quad_decoder/quad_set__i31
   Register : quad_ins_4..u_quad_decoder/quad_homing__i1
   Register : u_rs232/mode_26
   Register : stepper_ins_2..u_stepper/SLO__i25
   Register : stepper_ins_2..u_stepper/MA_Temp_483
   Register : stepper_ins_2..u_stepper/SLO__i26
   Register : stepper_ins_2..u_stepper/SLO__i1
   Register : stepper_ins_2..u_stepper/SLO__i27
   Register : stepper_ins_2..u_stepper/reset_r_491
   Register : stepper_ins_2..u_stepper/SLO__i28
   Register : stepper_ins_2..u_stepper/SLO__i29
   Register : stepper_ins_2..u_stepper/SLO__i30
   Register : stepper_ins_2..u_stepper/SLO__i2
   Register : stepper_ins_2..u_stepper/SLO__i3
   Register : stepper_ins_2..u_stepper/SLO__i4
   Register : stepper_ins_2..u_stepper/SLO__i31
   Register : stepper_ins_2..u_stepper/SLO__i5
   Register : stepper_ins_2..u_stepper/SLO__i6
   Register : stepper_ins_2..u_stepper/SLO__i7
   Register : stepper_ins_2..u_stepper/SLO__i8
   Register : stepper_ins_2..u_stepper/SLO__i9

                                   Page 32




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_2..u_stepper/SLO__i10
   Register : stepper_ins_2..u_stepper/SLO__i32
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i0
   Register : stepper_ins_2..u_stepper/SLO__i33
   Register : stepper_ins_2..u_stepper/SLO__i11
   Register : stepper_ins_2..u_stepper/SLO__i12
   Register : stepper_ins_2..u_stepper/SLO__i34
   Register : stepper_ins_2..u_stepper/SLO__i13
   Register : stepper_ins_2..u_stepper/SLO__i14
   Register : stepper_ins_2..u_stepper/SLO__i15
   Register : stepper_ins_2..u_stepper/SLO__i16
   Register : stepper_ins_2..u_stepper/SLO__i35
   Register : stepper_ins_2..u_stepper/SLO__i17
   Register : stepper_ins_2..u_stepper/SLO__i18
   Register : stepper_ins_2..u_stepper/prev_MA_Temp_487
   Register : stepper_ins_2..u_stepper/prev_MA_489
   Register : stepper_ins_2..u_stepper/SLO__i36
   Register : stepper_ins_2..u_stepper/SLO__i19
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i0
   Register : stepper_ins_2..u_stepper/SLO__i20
   Register : stepper_ins_2..u_stepper/SLO__i21
   Register : stepper_ins_2..u_stepper/SLO__i22
   Register : stepper_ins_2..u_stepper/SLO__i23
   Register : stepper_ins_2..u_stepper/SLO__i37
   Register : stepper_ins_2..u_stepper/mode__i0
   Register : stepper_ins_2..u_stepper/SLO__i38
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i39
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i38
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i37
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i36
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i35
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i34
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i33
   Register : stepper_ins_2..u_stepper/SLO__i39
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i32
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i31
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i30
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i29
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i28
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i27
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i26
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i25
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i24
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i23
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i22
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i21
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i20
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i19
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i18
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i17
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i16
   Register : stepper_ins_2..u_stepper/SLO__i40
   Register : stepper_ins_2..u_stepper/Cnt__i0
   Register : stepper_ins_2..u_stepper/SLO__i41
   Register : stepper_ins_2..u_stepper/SLO__i42
   Register : stepper_ins_2..u_stepper/SLO_buf__i1

                                   Page 33




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i15
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i14
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i13
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i12
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i11
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i10
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i9
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i8
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i7
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i6
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i5
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i4
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i3
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i2
   Register : stepper_ins_2..u_stepper/spi_data_out_r_i1
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i11
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i10
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i9
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i8
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i7
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i6
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i5
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i4
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i3
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i2
   Register : stepper_ins_2..u_stepper/Cnt_NSL_1780__i1
   Register : stepper_ins_2..u_stepper/i168_494
   Register : stepper_ins_2..u_stepper/SLO__i43
   Register : stepper_ins_2..u_stepper/SLO__i44
   Register : stepper_ins_2..u_stepper/SLO__i45
   Register : stepper_ins_2..u_stepper/digital_output_r_492
   Register : stepper_ins_2..u_stepper/SLO__i46
   Register : stepper_ins_2..u_stepper/mode__i1
   Register : stepper_ins_2..u_stepper/mode__i2
   Register : stepper_ins_2..u_stepper/Cnt__i1
   Register : stepper_ins_2..u_stepper/Cnt__i2
   Register : stepper_ins_2..u_stepper/Cnt__i3
   Register : stepper_ins_2..u_stepper/Cnt__i4
   Register : stepper_ins_2..u_stepper/Cnt__i5
   Register : stepper_ins_2..u_stepper/Cnt__i6
   Register : stepper_ins_2..u_stepper/Cnt__i7
   Register : stepper_ins_2..u_stepper/SLO_buf__i2
   Register : stepper_ins_2..u_stepper/SLO_buf__i3
   Register : stepper_ins_2..u_stepper/SLO_buf__i4
   Register : stepper_ins_2..u_stepper/SLO_buf__i5
   Register : stepper_ins_2..u_stepper/SLO_buf__i6
   Register : stepper_ins_2..u_stepper/SLO_buf__i7
   Register : stepper_ins_2..u_stepper/SLO_buf__i8
   Register : stepper_ins_2..u_stepper/SLO_buf__i9
   Register : stepper_ins_2..u_stepper/SLO_buf__i10
   Register : stepper_ins_2..u_stepper/SLO_buf__i11
   Register : stepper_ins_2..u_stepper/SLO_buf__i12
   Register : stepper_ins_2..u_stepper/SLO_buf__i13
   Register : stepper_ins_2..u_stepper/SLO_buf__i14
   Register : stepper_ins_2..u_stepper/SLO_buf__i15
   Register : stepper_ins_2..u_stepper/SLO_buf__i16

                                   Page 34




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_2..u_stepper/SLO_buf__i17
   Register : stepper_ins_2..u_stepper/SLO_buf__i18
   Register : stepper_ins_2..u_stepper/SLO_buf__i19
   Register : stepper_ins_2..u_stepper/SLO_buf__i20
   Register : stepper_ins_2..u_stepper/SLO_buf__i21
   Register : stepper_ins_2..u_stepper/SLO_buf__i22
   Register : stepper_ins_2..u_stepper/SLO_buf__i23
   Register : stepper_ins_2..u_stepper/SLO_buf__i24
   Register : stepper_ins_2..u_stepper/SLO_buf__i25
   Register : stepper_ins_2..u_stepper/SLO_buf__i26
   Register : stepper_ins_2..u_stepper/SLO_buf__i27
   Register : stepper_ins_2..u_stepper/SLO_buf__i28
   Register : stepper_ins_2..u_stepper/SLO_buf__i29
   Register : stepper_ins_2..u_stepper/SLO_buf__i30
   Register : stepper_ins_2..u_stepper/SLO_buf__i31
   Register : stepper_ins_2..u_stepper/SLO_buf__i32
   Register : stepper_ins_2..u_stepper/SLO_buf__i33
   Register : stepper_ins_2..u_stepper/SLO_buf__i34
   Register : stepper_ins_2..u_stepper/SLO_buf__i35
   Register : stepper_ins_2..u_stepper/SLO_buf__i36
   Register : stepper_ins_2..u_stepper/SLO_buf__i37
   Register : stepper_ins_2..u_stepper/SLO_buf__i38
   Register : stepper_ins_2..u_stepper/SLO_buf__i39
   Register : stepper_ins_2..u_stepper/SLO_buf__i40
   Register : stepper_ins_2..u_stepper/SLO_buf__i41
   Register : stepper_ins_2..u_stepper/SLO_buf__i42
   Register : stepper_ins_2..u_stepper/SLO_buf__i43
   Register : stepper_ins_2..u_stepper/SLO_buf__i44
   Register : stepper_ins_2..u_stepper/SLO_buf__i45
   Register : stepper_ins_2..u_stepper/SLO_buf__i46
   Register : stepper_ins_2..u_stepper/NSL_484
   Register : stepper_ins_2..u_stepper/SLO__i24
   Register : quad_ins_5..u_quad_decoder/quad_homing__i0
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i0
   Register : quad_ins_5..u_quad_decoder/quad_b_delayed__i0
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i1
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i0
   Register : quad_ins_5..u_quad_decoder/quad_set__i0
   Register : quad_ins_5..u_quad_decoder/quad_a_delayed__i0
   Register : quad_ins_5..u_quad_decoder/quad_a_delayed__i2
   Register : quad_ins_5..u_quad_decoder/quad_a_delayed__i1
   Register : quad_ins_5..u_quad_decoder/i39_391
   Register : quad_ins_5..u_quad_decoder/quad_set_valid_388
   Register : quad_ins_5..u_quad_decoder/quad_set__i31
   Register : quad_ins_5..u_quad_decoder/quad_set__i30
   Register : quad_ins_5..u_quad_decoder/quad_set__i29
   Register : quad_ins_5..u_quad_decoder/quad_set__i28
   Register : quad_ins_5..u_quad_decoder/quad_set__i27
   Register : quad_ins_5..u_quad_decoder/quad_set__i26
   Register : quad_ins_5..u_quad_decoder/quad_set__i25
   Register : quad_ins_5..u_quad_decoder/quad_set__i24
   Register : quad_ins_5..u_quad_decoder/quad_set__i23
   Register : quad_ins_5..u_quad_decoder/quad_set__i22
   Register : quad_ins_5..u_quad_decoder/quad_set__i21
   Register : quad_ins_5..u_quad_decoder/quad_set__i20
   Register : quad_ins_5..u_quad_decoder/quad_set__i19

                                   Page 35




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_5..u_quad_decoder/quad_set__i18
   Register : quad_ins_5..u_quad_decoder/quad_set__i17
   Register : quad_ins_5..u_quad_decoder/quad_set__i16
   Register : quad_ins_5..u_quad_decoder/quad_set__i15
   Register : quad_ins_5..u_quad_decoder/quad_set__i14
   Register : quad_ins_5..u_quad_decoder/quad_set__i13
   Register : quad_ins_5..u_quad_decoder/quad_set__i12
   Register : quad_ins_5..u_quad_decoder/quad_set__i11
   Register : quad_ins_5..u_quad_decoder/quad_set__i10
   Register : quad_ins_5..u_quad_decoder/quad_set__i9
   Register : quad_ins_5..u_quad_decoder/quad_set__i8
   Register : quad_ins_5..u_quad_decoder/quad_set__i7
   Register : quad_ins_5..u_quad_decoder/quad_set__i6
   Register : quad_ins_5..u_quad_decoder/quad_set__i5
   Register : quad_ins_5..u_quad_decoder/quad_set__i4
   Register : quad_ins_5..u_quad_decoder/quad_set__i3
   Register : quad_ins_5..u_quad_decoder/quad_set__i2
   Register : quad_ins_5..u_quad_decoder/quad_set__i1
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i31
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i30
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i29
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i28
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i27
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i26
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i25
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i24
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i23
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i22
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i21
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i20
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i19
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i18
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i17
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i16
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i15
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i14
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i13
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i12
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i11
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i10
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i9
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i8
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i7
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i6
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i5
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i4
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i3
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i2
   Register : quad_ins_5..u_quad_decoder/quad_buffer_i1
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i32
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i31
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i30
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i29
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i28
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i27
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i26

                                   Page 36




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i25
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i24
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i23
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i22
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i21
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i20
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i19
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i18
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i17
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i16
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i15
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i14
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i13
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i12
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i11
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i10
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i9
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i8
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i7
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i6
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i5
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i4
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i3
   Register : quad_ins_5..u_quad_decoder/spi_data_out_r_i2
   Register : quad_ins_5..u_quad_decoder/quad_b_delayed__i2
   Register : quad_ins_5..u_quad_decoder/quad_b_delayed__i1
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i31
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i30
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i29
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i28
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i27
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i26
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i25
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i24
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i23
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i22
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i21
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i20
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i19
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i18
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i17
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i16
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i15
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i14
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i13
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i12
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i11
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i10
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i9
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i8
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i7
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i6
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i5
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i4
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i3
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i2

                                   Page 37




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_5..u_quad_decoder/quad_count_i0_i1
   Register : quad_ins_5..u_quad_decoder/quad_homing__i1
   Register : servo_ins_0..u_servo/mode_76
   Register : servo_ins_0..u_servo/Phase_r_77
   Register : u_otm_dac/LASER_CNTRL_r_31
   Register : u_otm_dac/mode_30
   Register : stepper_ins_5..u_stepper/MA_Temp_483
   Register : stepper_ins_5..u_stepper/SLO_buf__i1
   Register : stepper_ins_5..u_stepper/Cnt__i0
   Register : stepper_ins_5..u_stepper/reset_r_491
   Register : stepper_ins_5..u_stepper/mode__i0
   Register : stepper_ins_5..u_stepper/SLO__i1
   Register : stepper_ins_5..u_stepper/prev_MA_Temp_487
   Register : stepper_ins_5..u_stepper/prev_MA_489
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i0
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i0
   Register : stepper_ins_5..u_stepper/digital_output_r_492
   Register : stepper_ins_5..u_stepper/i168_494
   Register : stepper_ins_5..u_stepper/Cnt__i7
   Register : stepper_ins_5..u_stepper/Cnt__i6
   Register : stepper_ins_5..u_stepper/Cnt__i5
   Register : stepper_ins_5..u_stepper/Cnt__i4
   Register : stepper_ins_5..u_stepper/Cnt__i3
   Register : stepper_ins_5..u_stepper/Cnt__i2
   Register : stepper_ins_5..u_stepper/Cnt__i1
   Register : stepper_ins_5..u_stepper/SLO_buf__i46
   Register : stepper_ins_5..u_stepper/SLO_buf__i45
   Register : stepper_ins_5..u_stepper/SLO_buf__i44
   Register : stepper_ins_5..u_stepper/SLO_buf__i43
   Register : stepper_ins_5..u_stepper/SLO_buf__i42
   Register : stepper_ins_5..u_stepper/SLO_buf__i41
   Register : stepper_ins_5..u_stepper/SLO_buf__i40
   Register : stepper_ins_5..u_stepper/SLO_buf__i39
   Register : stepper_ins_5..u_stepper/SLO_buf__i38
   Register : stepper_ins_5..u_stepper/SLO_buf__i37
   Register : stepper_ins_5..u_stepper/SLO_buf__i36
   Register : stepper_ins_5..u_stepper/SLO_buf__i35
   Register : stepper_ins_5..u_stepper/SLO_buf__i34
   Register : stepper_ins_5..u_stepper/SLO_buf__i33
   Register : stepper_ins_5..u_stepper/SLO_buf__i32
   Register : stepper_ins_5..u_stepper/SLO_buf__i31
   Register : stepper_ins_5..u_stepper/SLO_buf__i30
   Register : stepper_ins_5..u_stepper/SLO_buf__i29
   Register : stepper_ins_5..u_stepper/SLO_buf__i28
   Register : stepper_ins_5..u_stepper/SLO_buf__i27
   Register : stepper_ins_5..u_stepper/SLO_buf__i26
   Register : stepper_ins_5..u_stepper/SLO_buf__i25
   Register : stepper_ins_5..u_stepper/SLO_buf__i24
   Register : stepper_ins_5..u_stepper/SLO_buf__i23
   Register : stepper_ins_5..u_stepper/SLO_buf__i22
   Register : stepper_ins_5..u_stepper/SLO_buf__i21
   Register : stepper_ins_5..u_stepper/SLO_buf__i20
   Register : stepper_ins_5..u_stepper/SLO_buf__i19
   Register : stepper_ins_5..u_stepper/SLO_buf__i18
   Register : stepper_ins_5..u_stepper/SLO_buf__i17
   Register : stepper_ins_5..u_stepper/SLO_buf__i16

                                   Page 38




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_5..u_stepper/SLO_buf__i15
   Register : stepper_ins_5..u_stepper/SLO_buf__i14
   Register : stepper_ins_5..u_stepper/SLO_buf__i13
   Register : stepper_ins_5..u_stepper/SLO_buf__i12
   Register : stepper_ins_5..u_stepper/SLO_buf__i11
   Register : stepper_ins_5..u_stepper/SLO_buf__i10
   Register : stepper_ins_5..u_stepper/SLO_buf__i9
   Register : stepper_ins_5..u_stepper/SLO_buf__i8
   Register : stepper_ins_5..u_stepper/SLO_buf__i7
   Register : stepper_ins_5..u_stepper/SLO_buf__i6
   Register : stepper_ins_5..u_stepper/SLO_buf__i5
   Register : stepper_ins_5..u_stepper/SLO_buf__i4
   Register : stepper_ins_5..u_stepper/SLO_buf__i3
   Register : stepper_ins_5..u_stepper/SLO_buf__i2
   Register : stepper_ins_5..u_stepper/mode__i1
   Register : stepper_ins_5..u_stepper/mode__i2
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i1
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i2
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i3
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i4
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i5
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i6
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i7
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i8
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i9
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i10
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i11
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i12
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i13
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i14
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i15
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i16
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i17
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i18
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i19
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i20
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i21
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i22
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i23
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i24
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i25
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i26
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i27
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i28
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i29
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i30
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i31
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i32
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i33
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i34
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i35
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i36
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i37
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i38
   Register : stepper_ins_5..u_stepper/spi_data_out_r_i39
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i1

                                   Page 39




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i2
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i3
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i4
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i5
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i6
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i7
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i8
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i9
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i10
   Register : stepper_ins_5..u_stepper/Cnt_NSL_1783__i11
   Register : stepper_ins_5..u_stepper/SLO__i45
   Register : stepper_ins_5..u_stepper/SLO__i46
   Register : stepper_ins_5..u_stepper/SLO__i43
   Register : stepper_ins_5..u_stepper/SLO__i44
   Register : stepper_ins_5..u_stepper/SLO__i33
   Register : stepper_ins_5..u_stepper/SLO__i37
   Register : stepper_ins_5..u_stepper/SLO__i40
   Register : stepper_ins_5..u_stepper/SLO__i34
   Register : stepper_ins_5..u_stepper/SLO__i38
   Register : stepper_ins_5..u_stepper/SLO__i41
   Register : stepper_ins_5..u_stepper/SLO__i31
   Register : stepper_ins_5..u_stepper/SLO__i35
   Register : stepper_ins_5..u_stepper/SLO__i32
   Register : stepper_ins_5..u_stepper/SLO__i36
   Register : stepper_ins_5..u_stepper/SLO__i39
   Register : stepper_ins_5..u_stepper/SLO__i42
   Register : stepper_ins_5..u_stepper/SLO__i21
   Register : stepper_ins_5..u_stepper/SLO__i25
   Register : stepper_ins_5..u_stepper/SLO__i28
   Register : stepper_ins_5..u_stepper/SLO__i22
   Register : stepper_ins_5..u_stepper/SLO__i26
   Register : stepper_ins_5..u_stepper/SLO__i29
   Register : stepper_ins_5..u_stepper/SLO__i20
   Register : stepper_ins_5..u_stepper/SLO__i23
   Register : stepper_ins_5..u_stepper/SLO__i24
   Register : stepper_ins_5..u_stepper/SLO__i27
   Register : stepper_ins_5..u_stepper/SLO__i30
   Register : stepper_ins_5..u_stepper/SLO__i10
   Register : stepper_ins_5..u_stepper/SLO__i14
   Register : stepper_ins_5..u_stepper/SLO__i17
   Register : stepper_ins_5..u_stepper/SLO__i11
   Register : stepper_ins_5..u_stepper/SLO__i15
   Register : stepper_ins_5..u_stepper/SLO__i18
   Register : stepper_ins_5..u_stepper/SLO__i8
   Register : stepper_ins_5..u_stepper/SLO__i12
   Register : stepper_ins_5..u_stepper/SLO__i9
   Register : stepper_ins_5..u_stepper/SLO__i13
   Register : stepper_ins_5..u_stepper/SLO__i16
   Register : stepper_ins_5..u_stepper/SLO__i19
   Register : stepper_ins_5..u_stepper/SLO__i2
   Register : stepper_ins_5..u_stepper/SLO__i5
   Register : stepper_ins_5..u_stepper/SLO__i3
   Register : stepper_ins_5..u_stepper/SLO__i6
   Register : stepper_ins_5..u_stepper/SLO__i4
   Register : stepper_ins_5..u_stepper/SLO__i7
   Register : stepper_ins_5..u_stepper/NSL_484

                                   Page 40




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : io_ins_0..u_io/pwm_out_1_130
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i0
   Register : io_ins_0..u_io/pwm_duty_1_i0
   Register : io_ins_0..u_io/mode_125
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i11
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i10
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i9
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i8
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i7
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i6
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i5
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i4
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i3
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i2
   Register : io_ins_0..u_io/pwm_freq_cntr_1785__i1
   Register : io_ins_0..u_io/pwm_duty_1_i1
   Register : io_ins_0..u_io/pwm_duty_1_i3
   Register : io_ins_0..u_io/pwm_duty_1_i4
   Register : io_ins_0..u_io/pwm_duty_1_i7
   Register : io_ins_0..u_io/pwm_duty_1_i8
   Register : io_ins_0..u_io/pwm_duty_1_i9
   Register : io_ins_0..u_io/pwm_duty_1_i10
   Register : io_ins_0..u_io/pwm_duty_1_i11
   Register : io_ins_0..u_io/pwm_duty_1_i2
   Register : io_ins_0..u_io/pwm_duty_1_i5
   Register : io_ins_0..u_io/pwm_duty_1_i6
   Register : stepper_ins_0..u_stepper/SLO__i42
   Register : stepper_ins_0..u_stepper/SLO_buf__i1
   Register : stepper_ins_0..u_stepper/MA_Temp_483
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i0
   Register : stepper_ins_0..u_stepper/SLO__i43
   Register : stepper_ins_0..u_stepper/prev_MA_Temp_487
   Register : stepper_ins_0..u_stepper/prev_MA_489
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i0
   Register : stepper_ins_0..u_stepper/SLO__i1
   Register : stepper_ins_0..u_stepper/SLO__i2
   Register : stepper_ins_0..u_stepper/SLO__i3
   Register : stepper_ins_0..u_stepper/i168_494
   Register : stepper_ins_0..u_stepper/SLO__i4
   Register : stepper_ins_0..u_stepper/SLO__i5
   Register : stepper_ins_0..u_stepper/SLO__i6
   Register : stepper_ins_0..u_stepper/SLO__i7
   Register : stepper_ins_0..u_stepper/Cnt__i0
   Register : stepper_ins_0..u_stepper/SLO__i44
   Register : stepper_ins_0..u_stepper/mode__i0
   Register : stepper_ins_0..u_stepper/SLO__i8
   Register : stepper_ins_0..u_stepper/SLO__i45
   Register : stepper_ins_0..u_stepper/SLO__i46
   Register : stepper_ins_0..u_stepper/SLO__i9
   Register : stepper_ins_0..u_stepper/digital_output_r_492
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i39
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i38
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i37
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i36
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i35
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i34

                                   Page 41




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i33
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i32
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i31
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i30
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i29
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i28
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i27
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i26
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i25
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i24
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i23
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i22
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i21
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i20
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i19
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i18
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i17
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i16
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i15
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i14
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i13
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i12
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i11
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i10
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i9
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i8
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i7
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i6
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i5
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i4
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i3
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i2
   Register : stepper_ins_0..u_stepper/spi_data_out_r_i1
   Register : stepper_ins_0..u_stepper/SLO__i10
   Register : stepper_ins_0..u_stepper/SLO__i11
   Register : stepper_ins_0..u_stepper/SLO__i12
   Register : stepper_ins_0..u_stepper/SLO__i13
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i11
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i10
   Register : stepper_ins_0..u_stepper/SLO__i14
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i9
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i8
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i7
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i6
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i5
   Register : stepper_ins_0..u_stepper/SLO__i15
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i4
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i3
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i2
   Register : stepper_ins_0..u_stepper/Cnt_NSL_1778__i1
   Register : stepper_ins_0..u_stepper/SLO__i16
   Register : stepper_ins_0..u_stepper/SLO__i17
   Register : stepper_ins_0..u_stepper/SLO__i18
   Register : stepper_ins_0..u_stepper/SLO__i19
   Register : stepper_ins_0..u_stepper/SLO__i20
   Register : stepper_ins_0..u_stepper/SLO__i21

                                   Page 42




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_0..u_stepper/SLO__i22
   Register : stepper_ins_0..u_stepper/SLO__i23
   Register : stepper_ins_0..u_stepper/SLO__i24
   Register : stepper_ins_0..u_stepper/SLO_buf__i46
   Register : stepper_ins_0..u_stepper/SLO_buf__i45
   Register : stepper_ins_0..u_stepper/SLO_buf__i44
   Register : stepper_ins_0..u_stepper/SLO_buf__i43
   Register : stepper_ins_0..u_stepper/SLO_buf__i42
   Register : stepper_ins_0..u_stepper/SLO_buf__i41
   Register : stepper_ins_0..u_stepper/SLO_buf__i40
   Register : stepper_ins_0..u_stepper/SLO_buf__i39
   Register : stepper_ins_0..u_stepper/SLO_buf__i38
   Register : stepper_ins_0..u_stepper/SLO_buf__i37
   Register : stepper_ins_0..u_stepper/SLO_buf__i36
   Register : stepper_ins_0..u_stepper/SLO_buf__i35
   Register : stepper_ins_0..u_stepper/SLO_buf__i34
   Register : stepper_ins_0..u_stepper/SLO_buf__i33
   Register : stepper_ins_0..u_stepper/SLO_buf__i32
   Register : stepper_ins_0..u_stepper/SLO_buf__i31
   Register : stepper_ins_0..u_stepper/SLO_buf__i30
   Register : stepper_ins_0..u_stepper/SLO_buf__i29
   Register : stepper_ins_0..u_stepper/SLO_buf__i28
   Register : stepper_ins_0..u_stepper/SLO_buf__i27
   Register : stepper_ins_0..u_stepper/SLO_buf__i26
   Register : stepper_ins_0..u_stepper/SLO_buf__i25
   Register : stepper_ins_0..u_stepper/SLO_buf__i24
   Register : stepper_ins_0..u_stepper/SLO_buf__i23
   Register : stepper_ins_0..u_stepper/SLO_buf__i22
   Register : stepper_ins_0..u_stepper/SLO_buf__i21
   Register : stepper_ins_0..u_stepper/SLO_buf__i20
   Register : stepper_ins_0..u_stepper/SLO_buf__i19
   Register : stepper_ins_0..u_stepper/SLO_buf__i18
   Register : stepper_ins_0..u_stepper/SLO_buf__i17
   Register : stepper_ins_0..u_stepper/SLO_buf__i16
   Register : stepper_ins_0..u_stepper/SLO_buf__i15
   Register : stepper_ins_0..u_stepper/SLO_buf__i14
   Register : stepper_ins_0..u_stepper/SLO_buf__i13
   Register : stepper_ins_0..u_stepper/SLO_buf__i12
   Register : stepper_ins_0..u_stepper/SLO_buf__i11
   Register : stepper_ins_0..u_stepper/SLO_buf__i10
   Register : stepper_ins_0..u_stepper/SLO_buf__i9
   Register : stepper_ins_0..u_stepper/SLO_buf__i8
   Register : stepper_ins_0..u_stepper/SLO_buf__i7
   Register : stepper_ins_0..u_stepper/SLO_buf__i6
   Register : stepper_ins_0..u_stepper/SLO_buf__i5
   Register : stepper_ins_0..u_stepper/SLO_buf__i4
   Register : stepper_ins_0..u_stepper/SLO_buf__i3
   Register : stepper_ins_0..u_stepper/SLO_buf__i2
   Register : stepper_ins_0..u_stepper/SLO__i25
   Register : stepper_ins_0..u_stepper/SLO__i26
   Register : stepper_ins_0..u_stepper/SLO__i27
   Register : stepper_ins_0..u_stepper/SLO__i28
   Register : stepper_ins_0..u_stepper/Cnt__i1
   Register : stepper_ins_0..u_stepper/Cnt__i2
   Register : stepper_ins_0..u_stepper/Cnt__i3
   Register : stepper_ins_0..u_stepper/Cnt__i4

                                   Page 43




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_0..u_stepper/Cnt__i5
   Register : stepper_ins_0..u_stepper/Cnt__i6
   Register : stepper_ins_0..u_stepper/Cnt__i7
   Register : stepper_ins_0..u_stepper/mode__i1
   Register : stepper_ins_0..u_stepper/mode__i2
   Register : stepper_ins_0..u_stepper/SLO__i29
   Register : stepper_ins_0..u_stepper/SLO__i30
   Register : stepper_ins_0..u_stepper/SLO__i31
   Register : stepper_ins_0..u_stepper/SLO__i32
   Register : stepper_ins_0..u_stepper/SLO__i33
   Register : stepper_ins_0..u_stepper/SLO__i34
   Register : stepper_ins_0..u_stepper/SLO__i35
   Register : stepper_ins_0..u_stepper/NSL_484
   Register : stepper_ins_0..u_stepper/reset_r_491
   Register : stepper_ins_0..u_stepper/SLO__i36
   Register : stepper_ins_0..u_stepper/SLO__i37
   Register : stepper_ins_0..u_stepper/SLO__i38
   Register : stepper_ins_0..u_stepper/SLO__i39
   Register : stepper_ins_0..u_stepper/SLO__i40
   Register : stepper_ins_0..u_stepper/SLO__i41
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i0
   Register : quad_ins_3..u_quad_decoder/quad_b_delayed__i0
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i1
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i0
   Register : quad_ins_3..u_quad_decoder/quad_a_delayed__i0
   Register : quad_ins_3..u_quad_decoder/quad_homing__i0
   Register : quad_ins_3..u_quad_decoder/quad_set__i0
   Register : quad_ins_3..u_quad_decoder/i39_391
   Register : quad_ins_3..u_quad_decoder/quad_set_valid_388
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i31
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i30
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i29
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i28
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i27
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i26
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i25
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i24
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i23
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i22
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i21
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i20
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i19
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i18
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i17
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i16
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i15
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i14
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i13
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i12
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i11
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i10
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i9
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i8
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i7
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i6
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i5

                                   Page 44




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i4
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i3
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i2
   Register : quad_ins_3..u_quad_decoder/quad_buffer_i1
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i32
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i31
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i30
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i29
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i28
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i27
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i26
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i25
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i24
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i23
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i22
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i21
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i20
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i19
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i18
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i17
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i16
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i15
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i14
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i13
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i12
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i11
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i10
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i9
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i8
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i7
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i6
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i5
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i4
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i3
   Register : quad_ins_3..u_quad_decoder/spi_data_out_r_i2
   Register : quad_ins_3..u_quad_decoder/quad_b_delayed__i2
   Register : quad_ins_3..u_quad_decoder/quad_b_delayed__i1
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i31
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i30
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i29
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i28
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i27
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i26
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i25
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i24
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i23
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i22
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i21
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i20
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i19
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i18
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i17
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i16
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i15
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i14
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i13

                                   Page 45




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i12
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i11
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i10
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i9
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i8
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i7
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i6
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i5
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i4
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i3
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i2
   Register : quad_ins_3..u_quad_decoder/quad_count_i0_i1
   Register : quad_ins_3..u_quad_decoder/quad_a_delayed__i1
   Register : quad_ins_3..u_quad_decoder/quad_a_delayed__i2
   Register : quad_ins_3..u_quad_decoder/quad_homing__i1
   Register : quad_ins_3..u_quad_decoder/quad_set__i1
   Register : quad_ins_3..u_quad_decoder/quad_set__i2
   Register : quad_ins_3..u_quad_decoder/quad_set__i3
   Register : quad_ins_3..u_quad_decoder/quad_set__i4
   Register : quad_ins_3..u_quad_decoder/quad_set__i5
   Register : quad_ins_3..u_quad_decoder/quad_set__i6
   Register : quad_ins_3..u_quad_decoder/quad_set__i7
   Register : quad_ins_3..u_quad_decoder/quad_set__i8
   Register : quad_ins_3..u_quad_decoder/quad_set__i9
   Register : quad_ins_3..u_quad_decoder/quad_set__i10
   Register : quad_ins_3..u_quad_decoder/quad_set__i11
   Register : quad_ins_3..u_quad_decoder/quad_set__i12
   Register : quad_ins_3..u_quad_decoder/quad_set__i13
   Register : quad_ins_3..u_quad_decoder/quad_set__i14
   Register : quad_ins_3..u_quad_decoder/quad_set__i15
   Register : quad_ins_3..u_quad_decoder/quad_set__i16
   Register : quad_ins_3..u_quad_decoder/quad_set__i17
   Register : quad_ins_3..u_quad_decoder/quad_set__i18
   Register : quad_ins_3..u_quad_decoder/quad_set__i19
   Register : quad_ins_3..u_quad_decoder/quad_set__i20
   Register : quad_ins_3..u_quad_decoder/quad_set__i21
   Register : quad_ins_3..u_quad_decoder/quad_set__i22
   Register : quad_ins_3..u_quad_decoder/quad_set__i23
   Register : quad_ins_3..u_quad_decoder/quad_set__i24
   Register : quad_ins_3..u_quad_decoder/quad_set__i25
   Register : quad_ins_3..u_quad_decoder/quad_set__i26
   Register : quad_ins_3..u_quad_decoder/quad_set__i27
   Register : quad_ins_3..u_quad_decoder/quad_set__i28
   Register : quad_ins_3..u_quad_decoder/quad_set__i29
   Register : quad_ins_3..u_quad_decoder/quad_set__i30
   Register : quad_ins_3..u_quad_decoder/quad_set__i31
   Register : stepper_ins_3..u_stepper/SLO__i19
   Register : stepper_ins_3..u_stepper/SLO__i20
   Register : stepper_ins_3..u_stepper/SLO__i42
   Register : stepper_ins_3..u_stepper/SLO__i21
   Register : stepper_ins_3..u_stepper/SLO__i22
   Register : stepper_ins_3..u_stepper/reset_r_491
   Register : stepper_ins_3..u_stepper/SLO__i23
   Register : stepper_ins_3..u_stepper/Cnt__i0
   Register : stepper_ins_3..u_stepper/SLO__i24
   Register : stepper_ins_3..u_stepper/SLO__i25

                                   Page 46




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_3..u_stepper/SLO__i26
   Register : stepper_ins_3..u_stepper/SLO__i27
   Register : stepper_ins_3..u_stepper/mode__i0
   Register : stepper_ins_3..u_stepper/prev_MA_Temp_487
   Register : stepper_ins_3..u_stepper/prev_MA_489
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i0
   Register : stepper_ins_3..u_stepper/SLO__i28
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i0
   Register : stepper_ins_3..u_stepper/SLO_buf__i1
   Register : stepper_ins_3..u_stepper/SLO__i29
   Register : stepper_ins_3..u_stepper/mode__i2
   Register : stepper_ins_3..u_stepper/mode__i1
   Register : stepper_ins_3..u_stepper/SLO__i30
   Register : stepper_ins_3..u_stepper/SLO__i31
   Register : stepper_ins_3..u_stepper/i168_494
   Register : stepper_ins_3..u_stepper/digital_output_r_492
   Register : stepper_ins_3..u_stepper/SLO__i32
   Register : stepper_ins_3..u_stepper/SLO__i2
   Register : stepper_ins_3..u_stepper/SLO__i33
   Register : stepper_ins_3..u_stepper/MA_Temp_483
   Register : stepper_ins_3..u_stepper/SLO__i34
   Register : stepper_ins_3..u_stepper/SLO__i35
   Register : stepper_ins_3..u_stepper/SLO__i36
   Register : stepper_ins_3..u_stepper/SLO__i37
   Register : stepper_ins_3..u_stepper/Cnt__i7
   Register : stepper_ins_3..u_stepper/Cnt__i6
   Register : stepper_ins_3..u_stepper/Cnt__i5
   Register : stepper_ins_3..u_stepper/Cnt__i4
   Register : stepper_ins_3..u_stepper/Cnt__i3
   Register : stepper_ins_3..u_stepper/Cnt__i2
   Register : stepper_ins_3..u_stepper/Cnt__i1
   Register : stepper_ins_3..u_stepper/SLO__i3
   Register : stepper_ins_3..u_stepper/SLO__i38
   Register : stepper_ins_3..u_stepper/SLO__i39
   Register : stepper_ins_3..u_stepper/SLO__i4
   Register : stepper_ins_3..u_stepper/SLO__i40
   Register : stepper_ins_3..u_stepper/SLO__i41
   Register : stepper_ins_3..u_stepper/SLO__i5
   Register : stepper_ins_3..u_stepper/SLO__i1
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i1
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i2
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i3
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i4
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i5
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i6
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i7
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i8
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i9
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i10
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i11
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i12
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i13
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i14
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i15
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i16
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i17

                                   Page 47




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i18
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i19
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i20
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i21
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i22
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i23
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i24
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i25
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i26
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i27
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i28
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i29
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i30
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i31
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i32
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i33
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i34
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i35
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i36
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i37
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i38
   Register : stepper_ins_3..u_stepper/spi_data_out_r_i39
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i1
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i2
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i3
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i4
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i5
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i6
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i7
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i8
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i9
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i10
   Register : stepper_ins_3..u_stepper/Cnt_NSL_1781__i11
   Register : stepper_ins_3..u_stepper/SLO_buf__i2
   Register : stepper_ins_3..u_stepper/SLO_buf__i3
   Register : stepper_ins_3..u_stepper/SLO_buf__i4
   Register : stepper_ins_3..u_stepper/SLO_buf__i5
   Register : stepper_ins_3..u_stepper/SLO_buf__i6
   Register : stepper_ins_3..u_stepper/SLO_buf__i7
   Register : stepper_ins_3..u_stepper/SLO_buf__i8
   Register : stepper_ins_3..u_stepper/SLO_buf__i9
   Register : stepper_ins_3..u_stepper/SLO_buf__i10
   Register : stepper_ins_3..u_stepper/SLO_buf__i11
   Register : stepper_ins_3..u_stepper/SLO_buf__i12
   Register : stepper_ins_3..u_stepper/SLO_buf__i13
   Register : stepper_ins_3..u_stepper/SLO_buf__i14
   Register : stepper_ins_3..u_stepper/SLO_buf__i15
   Register : stepper_ins_3..u_stepper/SLO_buf__i16
   Register : stepper_ins_3..u_stepper/SLO_buf__i17
   Register : stepper_ins_3..u_stepper/SLO_buf__i18
   Register : stepper_ins_3..u_stepper/SLO_buf__i19
   Register : stepper_ins_3..u_stepper/SLO_buf__i20
   Register : stepper_ins_3..u_stepper/SLO_buf__i21
   Register : stepper_ins_3..u_stepper/SLO_buf__i22
   Register : stepper_ins_3..u_stepper/SLO_buf__i23
   Register : stepper_ins_3..u_stepper/SLO_buf__i24

                                   Page 48




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_3..u_stepper/SLO_buf__i25
   Register : stepper_ins_3..u_stepper/SLO_buf__i26
   Register : stepper_ins_3..u_stepper/SLO_buf__i27
   Register : stepper_ins_3..u_stepper/SLO_buf__i28
   Register : stepper_ins_3..u_stepper/SLO_buf__i29
   Register : stepper_ins_3..u_stepper/SLO_buf__i30
   Register : stepper_ins_3..u_stepper/SLO_buf__i31
   Register : stepper_ins_3..u_stepper/SLO_buf__i32
   Register : stepper_ins_3..u_stepper/SLO_buf__i33
   Register : stepper_ins_3..u_stepper/SLO_buf__i34
   Register : stepper_ins_3..u_stepper/SLO_buf__i35
   Register : stepper_ins_3..u_stepper/SLO_buf__i36
   Register : stepper_ins_3..u_stepper/SLO_buf__i37
   Register : stepper_ins_3..u_stepper/SLO_buf__i38
   Register : stepper_ins_3..u_stepper/SLO_buf__i39
   Register : stepper_ins_3..u_stepper/SLO_buf__i40
   Register : stepper_ins_3..u_stepper/SLO_buf__i41
   Register : stepper_ins_3..u_stepper/SLO_buf__i42
   Register : stepper_ins_3..u_stepper/SLO_buf__i43
   Register : stepper_ins_3..u_stepper/SLO_buf__i44
   Register : stepper_ins_3..u_stepper/SLO_buf__i45
   Register : stepper_ins_3..u_stepper/SLO_buf__i46
   Register : stepper_ins_3..u_stepper/SLO__i6
   Register : stepper_ins_3..u_stepper/SLO__i7
   Register : stepper_ins_3..u_stepper/NSL_484
   Register : stepper_ins_3..u_stepper/SLO__i8
   Register : stepper_ins_3..u_stepper/SLO__i9
   Register : stepper_ins_3..u_stepper/SLO__i10
   Register : stepper_ins_3..u_stepper/SLO__i11
   Register : stepper_ins_3..u_stepper/SLO__i43
   Register : stepper_ins_3..u_stepper/SLO__i44
   Register : stepper_ins_3..u_stepper/SLO__i12
   Register : stepper_ins_3..u_stepper/SLO__i13
   Register : stepper_ins_3..u_stepper/SLO__i14
   Register : stepper_ins_3..u_stepper/SLO__i46
   Register : stepper_ins_3..u_stepper/SLO__i45
   Register : stepper_ins_3..u_stepper/SLO__i15
   Register : stepper_ins_3..u_stepper/SLO__i16
   Register : stepper_ins_3..u_stepper/SLO__i17
   Register : stepper_ins_3..u_stepper/SLO__i18
   Register : stepper_ins_4..u_stepper/reset_r_491
   Register : stepper_ins_4..u_stepper/SLO_buf__i1
   Register : stepper_ins_4..u_stepper/Cnt__i0
   Register : stepper_ins_4..u_stepper/MA_Temp_483
   Register : stepper_ins_4..u_stepper/prev_MA_Temp_487
   Register : stepper_ins_4..u_stepper/prev_MA_489
   Register : stepper_ins_4..u_stepper/mode__i0
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i0
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i0
   Register : stepper_ins_4..u_stepper/digital_output_r_492
   Register : stepper_ins_4..u_stepper/i168_494
   Register : stepper_ins_4..u_stepper/Cnt__i7
   Register : stepper_ins_4..u_stepper/Cnt__i6
   Register : stepper_ins_4..u_stepper/Cnt__i5
   Register : stepper_ins_4..u_stepper/Cnt__i4
   Register : stepper_ins_4..u_stepper/Cnt__i3

                                   Page 49




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_4..u_stepper/Cnt__i2
   Register : stepper_ins_4..u_stepper/Cnt__i1
   Register : stepper_ins_4..u_stepper/SLO_buf__i46
   Register : stepper_ins_4..u_stepper/SLO_buf__i45
   Register : stepper_ins_4..u_stepper/SLO_buf__i44
   Register : stepper_ins_4..u_stepper/SLO_buf__i43
   Register : stepper_ins_4..u_stepper/SLO_buf__i42
   Register : stepper_ins_4..u_stepper/SLO_buf__i41
   Register : stepper_ins_4..u_stepper/SLO_buf__i40
   Register : stepper_ins_4..u_stepper/SLO_buf__i39
   Register : stepper_ins_4..u_stepper/SLO_buf__i38
   Register : stepper_ins_4..u_stepper/SLO_buf__i37
   Register : stepper_ins_4..u_stepper/SLO_buf__i36
   Register : stepper_ins_4..u_stepper/SLO_buf__i35
   Register : stepper_ins_4..u_stepper/SLO_buf__i34
   Register : stepper_ins_4..u_stepper/SLO_buf__i33
   Register : stepper_ins_4..u_stepper/SLO_buf__i32
   Register : stepper_ins_4..u_stepper/SLO_buf__i31
   Register : stepper_ins_4..u_stepper/SLO_buf__i30
   Register : stepper_ins_4..u_stepper/SLO_buf__i29
   Register : stepper_ins_4..u_stepper/SLO_buf__i28
   Register : stepper_ins_4..u_stepper/SLO_buf__i27
   Register : stepper_ins_4..u_stepper/SLO_buf__i26
   Register : stepper_ins_4..u_stepper/SLO_buf__i25
   Register : stepper_ins_4..u_stepper/SLO_buf__i24
   Register : stepper_ins_4..u_stepper/SLO_buf__i23
   Register : stepper_ins_4..u_stepper/SLO_buf__i22
   Register : stepper_ins_4..u_stepper/SLO_buf__i21
   Register : stepper_ins_4..u_stepper/SLO_buf__i20
   Register : stepper_ins_4..u_stepper/SLO_buf__i19
   Register : stepper_ins_4..u_stepper/SLO_buf__i18
   Register : stepper_ins_4..u_stepper/SLO_buf__i17
   Register : stepper_ins_4..u_stepper/SLO_buf__i16
   Register : stepper_ins_4..u_stepper/SLO_buf__i15
   Register : stepper_ins_4..u_stepper/SLO_buf__i14
   Register : stepper_ins_4..u_stepper/SLO_buf__i13
   Register : stepper_ins_4..u_stepper/SLO_buf__i12
   Register : stepper_ins_4..u_stepper/SLO_buf__i11
   Register : stepper_ins_4..u_stepper/SLO_buf__i10
   Register : stepper_ins_4..u_stepper/SLO_buf__i9
   Register : stepper_ins_4..u_stepper/SLO_buf__i8
   Register : stepper_ins_4..u_stepper/SLO_buf__i7
   Register : stepper_ins_4..u_stepper/SLO_buf__i6
   Register : stepper_ins_4..u_stepper/SLO_buf__i5
   Register : stepper_ins_4..u_stepper/SLO_buf__i4
   Register : stepper_ins_4..u_stepper/SLO_buf__i3
   Register : stepper_ins_4..u_stepper/SLO_buf__i2
   Register : stepper_ins_4..u_stepper/SLO__i1
   Register : stepper_ins_4..u_stepper/mode__i1
   Register : stepper_ins_4..u_stepper/mode__i2
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i1
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i2
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i3
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i4
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i5
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i6

                                   Page 50




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i7
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i8
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i9
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i10
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i11
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i12
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i13
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i14
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i15
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i16
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i17
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i18
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i19
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i20
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i21
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i22
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i23
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i24
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i25
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i26
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i27
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i28
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i29
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i30
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i31
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i32
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i33
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i34
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i35
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i36
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i37
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i38
   Register : stepper_ins_4..u_stepper/spi_data_out_r_i39
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i1
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i2
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i3
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i4
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i5
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i6
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i7
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i8
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i9
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i10
   Register : stepper_ins_4..u_stepper/Cnt_NSL_1782__i11
   Register : stepper_ins_4..u_stepper/SLO__i43
   Register : stepper_ins_4..u_stepper/SLO__i44
   Register : stepper_ins_4..u_stepper/SLO__i41
   Register : stepper_ins_4..u_stepper/SLO__i45
   Register : stepper_ins_4..u_stepper/SLO__i42
   Register : stepper_ins_4..u_stepper/SLO__i46
   Register : stepper_ins_4..u_stepper/SLO__i31
   Register : stepper_ins_4..u_stepper/SLO__i35
   Register : stepper_ins_4..u_stepper/SLO__i38
   Register : stepper_ins_4..u_stepper/SLO__i32
   Register : stepper_ins_4..u_stepper/SLO__i36
   Register : stepper_ins_4..u_stepper/SLO__i39

                                   Page 51




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_4..u_stepper/SLO__i29
   Register : stepper_ins_4..u_stepper/SLO__i33
   Register : stepper_ins_4..u_stepper/SLO__i30
   Register : stepper_ins_4..u_stepper/SLO__i34
   Register : stepper_ins_4..u_stepper/SLO__i37
   Register : stepper_ins_4..u_stepper/SLO__i40
   Register : stepper_ins_4..u_stepper/SLO__i20
   Register : stepper_ins_4..u_stepper/SLO__i23
   Register : stepper_ins_4..u_stepper/SLO__i26
   Register : stepper_ins_4..u_stepper/SLO__i24
   Register : stepper_ins_4..u_stepper/SLO__i27
   Register : stepper_ins_4..u_stepper/SLO__i18
   Register : stepper_ins_4..u_stepper/SLO__i21
   Register : stepper_ins_4..u_stepper/SLO__i19
   Register : stepper_ins_4..u_stepper/SLO__i22
   Register : stepper_ins_4..u_stepper/SLO__i25
   Register : stepper_ins_4..u_stepper/SLO__i28
   Register : stepper_ins_4..u_stepper/SLO__i8
   Register : stepper_ins_4..u_stepper/SLO__i12
   Register : stepper_ins_4..u_stepper/SLO__i15
   Register : stepper_ins_4..u_stepper/SLO__i9
   Register : stepper_ins_4..u_stepper/SLO__i13
   Register : stepper_ins_4..u_stepper/SLO__i16
   Register : stepper_ins_4..u_stepper/SLO__i6
   Register : stepper_ins_4..u_stepper/SLO__i10
   Register : stepper_ins_4..u_stepper/SLO__i7
   Register : stepper_ins_4..u_stepper/SLO__i11
   Register : stepper_ins_4..u_stepper/SLO__i14
   Register : stepper_ins_4..u_stepper/SLO__i17
   Register : stepper_ins_4..u_stepper/SLO__i3
   Register : stepper_ins_4..u_stepper/SLO__i4
   Register : stepper_ins_4..u_stepper/NSL_484
   Register : stepper_ins_4..u_stepper/SLO__i2
   Register : stepper_ins_4..u_stepper/SLO__i5
   Register : spi_slave_top_inst/spi_addr_r__i0
   Register : spi_slave_top_inst/spi_sdo_valid_52
   Register : spi_slave_top_inst/spi_data_valid_r_58
   Register : spi_slave_top_inst/spi_data_r__i0
   Register : spi_slave_top_inst/spi_scsn_dly_59
   Register : spi_slave_top_inst/spi_data_r__i31
   Register : spi_slave_top_inst/spi_data_r__i30
   Register : spi_slave_top_inst/spi_data_r__i29
   Register : spi_slave_top_inst/spi_data_r__i28
   Register : spi_slave_top_inst/spi_data_r__i27
   Register : spi_slave_top_inst/spi_data_r__i26
   Register : spi_slave_top_inst/spi_data_r__i25
   Register : spi_slave_top_inst/spi_data_r__i24
   Register : spi_slave_top_inst/spi_data_r__i23
   Register : spi_slave_top_inst/spi_data_r__i22
   Register : spi_slave_top_inst/spi_data_r__i21
   Register : spi_slave_top_inst/spi_data_r__i20
   Register : spi_slave_top_inst/spi_data_r__i19
   Register : spi_slave_top_inst/spi_data_r__i18
   Register : spi_slave_top_inst/spi_data_r__i17
   Register : spi_slave_top_inst/spi_data_r__i16
   Register : spi_slave_top_inst/spi_data_r__i15

                                   Page 52




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : spi_slave_top_inst/spi_data_r__i14
   Register : spi_slave_top_inst/spi_data_r__i13
   Register : spi_slave_top_inst/spi_data_r__i12
   Register : spi_slave_top_inst/spi_data_r__i11
   Register : spi_slave_top_inst/spi_data_r__i10
   Register : spi_slave_top_inst/spi_data_r__i9
   Register : spi_slave_top_inst/spi_data_r__i8
   Register : spi_slave_top_inst/spi_data_r__i7
   Register : spi_slave_top_inst/spi_data_r__i6
   Register : spi_slave_top_inst/spi_data_r__i5
   Register : spi_slave_top_inst/spi_cmd_r__i0
   Register : spi_slave_top_inst/spi_data_r__i4
   Register : spi_slave_top_inst/spi_data_r__i3
   Register : spi_slave_top_inst/spi_data_r__i2
   Register : spi_slave_top_inst/spi_data_r__i1
   Register : spi_slave_top_inst/spi_sdo__i0
   Register : spi_slave_top_inst/spi_addr_valid_r_56
   Register : spi_slave_top_inst/spi_sdo_r__i0
   Register : spi_slave_top_inst/spi_addr_r__i7
   Register : spi_slave_top_inst/spi_addr_r__i6
   Register : spi_slave_top_inst/spi_addr_r__i5
   Register : spi_slave_top_inst/spi_addr_r__i4
   Register : spi_slave_top_inst/spi_addr_r__i3
   Register : spi_slave_top_inst/spi_addr_r__i2
   Register : spi_slave_top_inst/spi_addr_r__i1
   Register : spi_slave_top_inst/spi_cmd_r__i1
   Register : spi_slave_top_inst/spi_cmd_r__i2
   Register : spi_slave_top_inst/spi_cmd_r__i3
   Register : spi_slave_top_inst/spi_cmd_r__i4
   Register : spi_slave_top_inst/spi_cmd_r__i5
   Register : spi_slave_top_inst/spi_cmd_r__i6
   Register : spi_slave_top_inst/spi_cmd_r__i7
   Register : spi_slave_top_inst/spi_cmd_r__i8
   Register : spi_slave_top_inst/spi_cmd_r__i9
   Register : spi_slave_top_inst/spi_cmd_r__i10
   Register : spi_slave_top_inst/spi_cmd_r__i11
   Register : spi_slave_top_inst/spi_cmd_r__i12
   Register : spi_slave_top_inst/spi_cmd_r__i13
   Register : spi_slave_top_inst/spi_cmd_r__i14
   Register : spi_slave_top_inst/spi_cmd_r__i15
   Register : spi_slave_top_inst/spi_sdo__i1
   Register : spi_slave_top_inst/spi_sdo__i3
   Register : spi_slave_top_inst/spi_sdo__i4
   Register : spi_slave_top_inst/spi_sdo__i5
   Register : spi_slave_top_inst/spi_sdo__i6
   Register : spi_slave_top_inst/spi_sdo__i7
   Register : spi_slave_top_inst/spi_sdo__i10
   Register : spi_slave_top_inst/spi_sdo__i11
   Register : spi_slave_top_inst/spi_sdo__i12
   Register : spi_slave_top_inst/spi_sdo__i13
   Register : spi_slave_top_inst/spi_sdo__i14
   Register : spi_slave_top_inst/spi_sdo__i15
   Register : spi_slave_top_inst/spi_sdo__i16
   Register : spi_slave_top_inst/spi_sdo__i17
   Register : spi_slave_top_inst/spi_sdo__i18
   Register : spi_slave_top_inst/spi_sdo__i19

                                   Page 53




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : spi_slave_top_inst/spi_sdo__i20
   Register : spi_slave_top_inst/spi_sdo__i21
   Register : spi_slave_top_inst/spi_sdo__i22
   Register : spi_slave_top_inst/spi_sdo__i23
   Register : spi_slave_top_inst/spi_sdo__i24
   Register : spi_slave_top_inst/spi_sdo__i25
   Register : spi_slave_top_inst/spi_sdo__i26
   Register : spi_slave_top_inst/spi_sdo__i27
   Register : spi_slave_top_inst/spi_sdo__i28
   Register : spi_slave_top_inst/spi_sdo__i29
   Register : spi_slave_top_inst/spi_sdo__i30
   Register : spi_slave_top_inst/spi_sdo__i31
   Register : spi_slave_top_inst/spi_sdo__i32
   Register : spi_slave_top_inst/spi_sdo__i33
   Register : spi_slave_top_inst/spi_sdo__i34
   Register : spi_slave_top_inst/spi_sdo__i35
   Register : spi_slave_top_inst/spi_sdo__i36
   Register : spi_slave_top_inst/spi_sdo__i37
   Register : spi_slave_top_inst/spi_sdo__i38
   Register : spi_slave_top_inst/spi_sdo__i39
   Register : spi_slave_top_inst/spi_sdo_r__i31
   Register : spi_slave_top_inst/spi_sdo_r__i35
   Register : spi_slave_top_inst/spi_sdo_r__i38
   Register : spi_slave_top_inst/spi_sdo_r__i32
   Register : spi_slave_top_inst/spi_sdo_r__i36
   Register : spi_slave_top_inst/spi_sdo_r__i39
   Register : spi_slave_top_inst/spi_sdo_r__i29
   Register : spi_slave_top_inst/spi_sdo_r__i33
   Register : spi_slave_top_inst/spi_sdo_r__i30
   Register : spi_slave_top_inst/spi_sdo_r__i34
   Register : spi_slave_top_inst/spi_sdo_r__i37
   Register : spi_slave_top_inst/spi_sdo_r__i19
   Register : spi_slave_top_inst/spi_sdo_r__i23
   Register : spi_slave_top_inst/spi_sdo_r__i26
   Register : spi_slave_top_inst/spi_sdo_r__i20
   Register : spi_slave_top_inst/spi_sdo_r__i24
   Register : spi_slave_top_inst/spi_sdo_r__i27
   Register : spi_slave_top_inst/spi_sdo_r__i17
   Register : spi_slave_top_inst/spi_sdo_r__i21
   Register : spi_slave_top_inst/spi_sdo_r__i18
   Register : spi_slave_top_inst/spi_sdo_r__i22
   Register : spi_slave_top_inst/spi_sdo_r__i25
   Register : spi_slave_top_inst/spi_sdo_r__i28
   Register : spi_slave_top_inst/spi_sdo_r__i7
   Register : spi_slave_top_inst/spi_sdo_r__i11
   Register : spi_slave_top_inst/spi_sdo_r__i14
   Register : spi_slave_top_inst/spi_sdo_r__i8
   Register : spi_slave_top_inst/spi_sdo_r__i12
   Register : spi_slave_top_inst/spi_sdo_r__i15
   Register : spi_slave_top_inst/spi_sdo_r__i5
   Register : spi_slave_top_inst/spi_sdo_r__i9
   Register : spi_slave_top_inst/spi_sdo_r__i6
   Register : spi_slave_top_inst/spi_sdo_r__i10
   Register : spi_slave_top_inst/spi_sdo_r__i13
   Register : spi_slave_top_inst/spi_sdo_r__i16
   Register : spi_slave_top_inst/spi_sdo__i8

                                   Page 54




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : spi_slave_top_inst/spi_sdo_r__i2
   Register : spi_slave_top_inst/spi_sdo__i9
   Register : spi_slave_top_inst/spi_sdo_r__i3
   Register : spi_slave_top_inst/spi_sdo__i2
   Register : spi_slave_top_inst/spi_sdo_r__i1
   Register : spi_slave_top_inst/spi_sdo_r__i4
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_rdata_update_206
   Register : stepper_ins_1..u_stepper/reset_r_491
   Register : stepper_ins_1..u_stepper/Cnt__i0
   Register : stepper_ins_1..u_stepper/SLO__i12
   Register : stepper_ins_1..u_stepper/SLO__i45
   Register : stepper_ins_1..u_stepper/SLO__i46
   Register : stepper_ins_1..u_stepper/SLO__i31
   Register : stepper_ins_1..u_stepper/SLO__i13
   Register : stepper_ins_1..u_stepper/SLO__i32
   Register : stepper_ins_1..u_stepper/SLO__i33
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i0
   Register : stepper_ins_1..u_stepper/SLO__i14
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i11
   Register : stepper_ins_1..u_stepper/SLO__i34
   Register : stepper_ins_1..u_stepper/SLO__i35
   Register : stepper_ins_1..u_stepper/SLO__i1
   Register : stepper_ins_1..u_stepper/SLO__i44
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i10
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i9
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i8
   Register : stepper_ins_1..u_stepper/SLO__i36
   Register : stepper_ins_1..u_stepper/prev_MA_Temp_487
   Register : stepper_ins_1..u_stepper/prev_MA_489
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i7
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i0
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i6
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i5
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i4
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i3
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i2
   Register : stepper_ins_1..u_stepper/Cnt_NSL_1779__i1
   Register : stepper_ins_1..u_stepper/SLO__i15
   Register : stepper_ins_1..u_stepper/mode__i0
   Register : stepper_ins_1..u_stepper/SLO__i16
   Register : stepper_ins_1..u_stepper/SLO__i17
   Register : stepper_ins_1..u_stepper/SLO__i18
   Register : stepper_ins_1..u_stepper/SLO__i19
   Register : stepper_ins_1..u_stepper/SLO__i20
   Register : stepper_ins_1..u_stepper/SLO_buf__i1
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i39
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i38
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i37
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i36
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i35
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i34
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i33
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i32
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i31
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i30
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i29

                                   Page 55




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i28
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i27
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i26
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i25
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i24
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i23
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i22
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i21
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i20
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i19
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i18
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i17
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i16
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i15
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i14
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i13
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i12
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i11
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i10
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i9
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i8
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i7
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i6
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i5
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i4
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i3
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i2
   Register : stepper_ins_1..u_stepper/spi_data_out_r_i1
   Register : stepper_ins_1..u_stepper/i168_494
   Register : stepper_ins_1..u_stepper/digital_output_r_492
   Register : stepper_ins_1..u_stepper/Cnt__i7
   Register : stepper_ins_1..u_stepper/Cnt__i6
   Register : stepper_ins_1..u_stepper/Cnt__i5
   Register : stepper_ins_1..u_stepper/Cnt__i4
   Register : stepper_ins_1..u_stepper/Cnt__i3
   Register : stepper_ins_1..u_stepper/Cnt__i2
   Register : stepper_ins_1..u_stepper/Cnt__i1
   Register : stepper_ins_1..u_stepper/MA_Temp_483
   Register : stepper_ins_1..u_stepper/SLO__i2
   Register : stepper_ins_1..u_stepper/SLO__i3
   Register : stepper_ins_1..u_stepper/SLO__i4
   Register : stepper_ins_1..u_stepper/SLO__i5
   Register : stepper_ins_1..u_stepper/SLO__i21
   Register : stepper_ins_1..u_stepper/SLO__i22
   Register : stepper_ins_1..u_stepper/SLO__i37
   Register : stepper_ins_1..u_stepper/SLO__i23
   Register : stepper_ins_1..u_stepper/SLO__i24
   Register : stepper_ins_1..u_stepper/SLO__i25
   Register : stepper_ins_1..u_stepper/SLO__i38
   Register : stepper_ins_1..u_stepper/SLO__i39
   Register : stepper_ins_1..u_stepper/SLO__i40
   Register : stepper_ins_1..u_stepper/SLO__i26
   Register : stepper_ins_1..u_stepper/SLO__i27
   Register : stepper_ins_1..u_stepper/SLO__i41
   Register : stepper_ins_1..u_stepper/SLO__i42
   Register : stepper_ins_1..u_stepper/SLO__i28

                                   Page 56




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_1..u_stepper/mode__i1
   Register : stepper_ins_1..u_stepper/mode__i2
   Register : stepper_ins_1..u_stepper/SLO__i29
   Register : stepper_ins_1..u_stepper/SLO__i30
   Register : stepper_ins_1..u_stepper/SLO_buf__i2
   Register : stepper_ins_1..u_stepper/SLO__i43
   Register : stepper_ins_1..u_stepper/SLO_buf__i3
   Register : stepper_ins_1..u_stepper/SLO_buf__i4
   Register : stepper_ins_1..u_stepper/SLO_buf__i5
   Register : stepper_ins_1..u_stepper/SLO_buf__i6
   Register : stepper_ins_1..u_stepper/SLO_buf__i7
   Register : stepper_ins_1..u_stepper/SLO_buf__i8
   Register : stepper_ins_1..u_stepper/SLO_buf__i9
   Register : stepper_ins_1..u_stepper/SLO_buf__i10
   Register : stepper_ins_1..u_stepper/SLO_buf__i11
   Register : stepper_ins_1..u_stepper/SLO_buf__i12
   Register : stepper_ins_1..u_stepper/SLO_buf__i13
   Register : stepper_ins_1..u_stepper/SLO_buf__i14
   Register : stepper_ins_1..u_stepper/SLO_buf__i15
   Register : stepper_ins_1..u_stepper/SLO_buf__i16
   Register : stepper_ins_1..u_stepper/SLO_buf__i17
   Register : stepper_ins_1..u_stepper/SLO_buf__i18
   Register : stepper_ins_1..u_stepper/SLO_buf__i19
   Register : stepper_ins_1..u_stepper/SLO_buf__i20
   Register : stepper_ins_1..u_stepper/SLO_buf__i21
   Register : stepper_ins_1..u_stepper/SLO_buf__i22
   Register : stepper_ins_1..u_stepper/SLO_buf__i23
   Register : stepper_ins_1..u_stepper/SLO_buf__i24
   Register : stepper_ins_1..u_stepper/SLO_buf__i25
   Register : stepper_ins_1..u_stepper/SLO_buf__i26
   Register : stepper_ins_1..u_stepper/SLO_buf__i27
   Register : stepper_ins_1..u_stepper/SLO_buf__i28
   Register : stepper_ins_1..u_stepper/SLO_buf__i29
   Register : stepper_ins_1..u_stepper/SLO_buf__i30
   Register : stepper_ins_1..u_stepper/SLO_buf__i31
   Register : stepper_ins_1..u_stepper/SLO_buf__i32
   Register : stepper_ins_1..u_stepper/SLO_buf__i33
   Register : stepper_ins_1..u_stepper/SLO_buf__i34
   Register : stepper_ins_1..u_stepper/SLO_buf__i35
   Register : stepper_ins_1..u_stepper/SLO_buf__i36
   Register : stepper_ins_1..u_stepper/SLO_buf__i37
   Register : stepper_ins_1..u_stepper/SLO_buf__i38
   Register : stepper_ins_1..u_stepper/SLO_buf__i39
   Register : stepper_ins_1..u_stepper/SLO_buf__i40
   Register : stepper_ins_1..u_stepper/SLO_buf__i41
   Register : stepper_ins_1..u_stepper/SLO_buf__i42
   Register : stepper_ins_1..u_stepper/SLO_buf__i43
   Register : stepper_ins_1..u_stepper/SLO_buf__i44
   Register : stepper_ins_1..u_stepper/SLO_buf__i45
   Register : stepper_ins_1..u_stepper/SLO_buf__i46
   Register : stepper_ins_1..u_stepper/SLO__i6
   Register : stepper_ins_1..u_stepper/SLO__i7
   Register : stepper_ins_1..u_stepper/SLO__i8
   Register : stepper_ins_1..u_stepper/NSL_484
   Register : stepper_ins_1..u_stepper/SLO__i9
   Register : stepper_ins_1..u_stepper/SLO__i10

                                   Page 57




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_1..u_stepper/SLO__i11
   Register : quad_ins_2..u_quad_decoder/quad_homing__i0
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i0
   Register : quad_ins_2..u_quad_decoder/quad_b_delayed__i0
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i1
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i0
   Register : quad_ins_2..u_quad_decoder/quad_set__i0
   Register : quad_ins_2..u_quad_decoder/quad_a_delayed__i0
   Register : quad_ins_2..u_quad_decoder/quad_set__i31
   Register : quad_ins_2..u_quad_decoder/quad_set__i30
   Register : quad_ins_2..u_quad_decoder/quad_set__i29
   Register : quad_ins_2..u_quad_decoder/quad_set__i28
   Register : quad_ins_2..u_quad_decoder/quad_set__i27
   Register : quad_ins_2..u_quad_decoder/quad_set__i26
   Register : quad_ins_2..u_quad_decoder/quad_set__i25
   Register : quad_ins_2..u_quad_decoder/quad_set__i24
   Register : quad_ins_2..u_quad_decoder/quad_set__i23
   Register : quad_ins_2..u_quad_decoder/quad_set__i22
   Register : quad_ins_2..u_quad_decoder/quad_set__i21
   Register : quad_ins_2..u_quad_decoder/quad_set__i20
   Register : quad_ins_2..u_quad_decoder/quad_set__i19
   Register : quad_ins_2..u_quad_decoder/quad_set__i18
   Register : quad_ins_2..u_quad_decoder/quad_set__i17
   Register : quad_ins_2..u_quad_decoder/quad_set__i16
   Register : quad_ins_2..u_quad_decoder/quad_set__i15
   Register : quad_ins_2..u_quad_decoder/quad_set__i14
   Register : quad_ins_2..u_quad_decoder/quad_set__i13
   Register : quad_ins_2..u_quad_decoder/quad_set__i12
   Register : quad_ins_2..u_quad_decoder/quad_set__i11
   Register : quad_ins_2..u_quad_decoder/quad_set__i10
   Register : quad_ins_2..u_quad_decoder/quad_set__i9
   Register : quad_ins_2..u_quad_decoder/quad_set__i8
   Register : quad_ins_2..u_quad_decoder/quad_set__i7
   Register : quad_ins_2..u_quad_decoder/quad_set__i6
   Register : quad_ins_2..u_quad_decoder/quad_set__i5
   Register : quad_ins_2..u_quad_decoder/quad_set__i4
   Register : quad_ins_2..u_quad_decoder/quad_set__i3
   Register : quad_ins_2..u_quad_decoder/quad_set__i2
   Register : quad_ins_2..u_quad_decoder/quad_set__i1
   Register : quad_ins_2..u_quad_decoder/i39_391
   Register : quad_ins_2..u_quad_decoder/quad_set_valid_388
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i31
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i30
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i29
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i28
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i27
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i26
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i25
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i24
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i23
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i22
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i21
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i20
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i19
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i18
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i17

                                   Page 58




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i16
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i15
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i14
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i13
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i12
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i11
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i10
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i9
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i8
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i7
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i6
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i5
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i4
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i3
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i2
   Register : quad_ins_2..u_quad_decoder/quad_buffer_i1
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i32
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i31
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i30
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i29
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i28
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i27
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i26
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i25
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i24
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i23
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i22
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i21
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i20
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i19
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i18
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i17
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i16
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i15
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i14
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i13
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i12
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i11
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i10
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i9
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i8
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i7
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i6
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i5
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i4
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i3
   Register : quad_ins_2..u_quad_decoder/spi_data_out_r_i2
   Register : quad_ins_2..u_quad_decoder/quad_b_delayed__i2
   Register : quad_ins_2..u_quad_decoder/quad_b_delayed__i1
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i31
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i30
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i29
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i28
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i27
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i26
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i25

                                   Page 59




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i24
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i23
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i22
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i21
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i20
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i19
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i18
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i17
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i16
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i15
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i14
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i13
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i12
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i11
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i10
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i9
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i8
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i7
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i6
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i5
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i4
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i3
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i2
   Register : quad_ins_2..u_quad_decoder/quad_count_i0_i1
   Register : quad_ins_2..u_quad_decoder/quad_homing__i1
   Register : quad_ins_2..u_quad_decoder/quad_a_delayed__i1
   Register : quad_ins_2..u_quad_decoder/quad_a_delayed__i2
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i0
   Register : quad_ins_0..u_quad_decoder/quad_b_delayed__i0
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i1
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i0
   Register : quad_ins_0..u_quad_decoder/quad_set_valid_388
   Register : quad_ins_0..u_quad_decoder/quad_a_delayed__i0
   Register : quad_ins_0..u_quad_decoder/quad_homing__i0
   Register : quad_ins_0..u_quad_decoder/quad_set__i0
   Register : quad_ins_0..u_quad_decoder/i39_391
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i31
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i30
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i29
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i28
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i27
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i26
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i25
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i24
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i23
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i22
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i21
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i20
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i19
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i18
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i17
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i16
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i15
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i14
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i13
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i12

                                   Page 60




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i11
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i10
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i9
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i8
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i7
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i6
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i5
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i4
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i3
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i2
   Register : quad_ins_0..u_quad_decoder/quad_buffer_i1
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i32
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i31
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i30
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i29
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i28
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i27
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i26
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i25
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i24
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i23
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i22
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i21
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i20
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i19
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i18
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i17
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i16
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i15
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i14
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i13
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i12
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i11
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i10
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i9
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i8
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i7
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i6
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i5
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i4
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i3
   Register : quad_ins_0..u_quad_decoder/spi_data_out_r_i2
   Register : quad_ins_0..u_quad_decoder/quad_b_delayed__i2
   Register : quad_ins_0..u_quad_decoder/quad_b_delayed__i1
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i31
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i30
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i29
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i28
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i27
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i26
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i25
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i24
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i23
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i22
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i21
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i20

                                   Page 61




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i19
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i18
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i17
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i16
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i15
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i14
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i13
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i12
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i11
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i10
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i9
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i8
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i7
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i6
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i5
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i4
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i3
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i2
   Register : quad_ins_0..u_quad_decoder/quad_count_i0_i1
   Register : quad_ins_0..u_quad_decoder/quad_a_delayed__i1
   Register : quad_ins_0..u_quad_decoder/quad_a_delayed__i2
   Register : quad_ins_0..u_quad_decoder/quad_homing__i1
   Register : quad_ins_0..u_quad_decoder/quad_set__i1
   Register : quad_ins_0..u_quad_decoder/quad_set__i2
   Register : quad_ins_0..u_quad_decoder/quad_set__i3
   Register : quad_ins_0..u_quad_decoder/quad_set__i4
   Register : quad_ins_0..u_quad_decoder/quad_set__i5
   Register : quad_ins_0..u_quad_decoder/quad_set__i6
   Register : quad_ins_0..u_quad_decoder/quad_set__i7
   Register : quad_ins_0..u_quad_decoder/quad_set__i8
   Register : quad_ins_0..u_quad_decoder/quad_set__i9
   Register : quad_ins_0..u_quad_decoder/quad_set__i10
   Register : quad_ins_0..u_quad_decoder/quad_set__i11
   Register : quad_ins_0..u_quad_decoder/quad_set__i12
   Register : quad_ins_0..u_quad_decoder/quad_set__i13
   Register : quad_ins_0..u_quad_decoder/quad_set__i14
   Register : quad_ins_0..u_quad_decoder/quad_set__i15
   Register : quad_ins_0..u_quad_decoder/quad_set__i16
   Register : quad_ins_0..u_quad_decoder/quad_set__i17
   Register : quad_ins_0..u_quad_decoder/quad_set__i18
   Register : quad_ins_0..u_quad_decoder/quad_set__i19
   Register : quad_ins_0..u_quad_decoder/quad_set__i20
   Register : quad_ins_0..u_quad_decoder/quad_set__i21
   Register : quad_ins_0..u_quad_decoder/quad_set__i22
   Register : quad_ins_0..u_quad_decoder/quad_set__i23
   Register : quad_ins_0..u_quad_decoder/quad_set__i24
   Register : quad_ins_0..u_quad_decoder/quad_set__i25
   Register : quad_ins_0..u_quad_decoder/quad_set__i26
   Register : quad_ins_0..u_quad_decoder/quad_set__i27
   Register : quad_ins_0..u_quad_decoder/quad_set__i28
   Register : quad_ins_0..u_quad_decoder/quad_set__i29
   Register : quad_ins_0..u_quad_decoder/quad_set__i30
   Register : quad_ins_0..u_quad_decoder/quad_set__i31
   Register : stepper_ins_6..u_stepper/SLO_buf__i1
   Register : stepper_ins_6..u_stepper/reset_r_491
   Register : stepper_ins_6..u_stepper/NSL_484

                                   Page 62




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_6..u_stepper/mode__i0
   Register : stepper_ins_6..u_stepper/prev_MA_Temp_487
   Register : stepper_ins_6..u_stepper/prev_MA_489
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i0
   Register : stepper_ins_6..u_stepper/Cnt__i0
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i0
   Register : stepper_ins_6..u_stepper/mode__i2
   Register : stepper_ins_6..u_stepper/mode__i1
   Register : stepper_ins_6..u_stepper/digital_output_r_492
   Register : stepper_ins_6..u_stepper/i168_494
   Register : stepper_ins_6..u_stepper/SLO_buf__i46
   Register : stepper_ins_6..u_stepper/SLO_buf__i45
   Register : stepper_ins_6..u_stepper/SLO_buf__i44
   Register : stepper_ins_6..u_stepper/SLO_buf__i43
   Register : stepper_ins_6..u_stepper/SLO_buf__i42
   Register : stepper_ins_6..u_stepper/SLO_buf__i41
   Register : stepper_ins_6..u_stepper/SLO_buf__i40
   Register : stepper_ins_6..u_stepper/SLO_buf__i39
   Register : stepper_ins_6..u_stepper/SLO_buf__i38
   Register : stepper_ins_6..u_stepper/SLO_buf__i37
   Register : stepper_ins_6..u_stepper/SLO_buf__i36
   Register : stepper_ins_6..u_stepper/SLO_buf__i35
   Register : stepper_ins_6..u_stepper/SLO_buf__i34
   Register : stepper_ins_6..u_stepper/SLO_buf__i33
   Register : stepper_ins_6..u_stepper/SLO_buf__i32
   Register : stepper_ins_6..u_stepper/SLO_buf__i31
   Register : stepper_ins_6..u_stepper/SLO_buf__i30
   Register : stepper_ins_6..u_stepper/SLO_buf__i29
   Register : stepper_ins_6..u_stepper/SLO_buf__i28
   Register : stepper_ins_6..u_stepper/SLO_buf__i27
   Register : stepper_ins_6..u_stepper/SLO_buf__i26
   Register : stepper_ins_6..u_stepper/SLO_buf__i25
   Register : stepper_ins_6..u_stepper/SLO_buf__i24
   Register : stepper_ins_6..u_stepper/SLO_buf__i23
   Register : stepper_ins_6..u_stepper/SLO_buf__i22
   Register : stepper_ins_6..u_stepper/SLO_buf__i21
   Register : stepper_ins_6..u_stepper/SLO_buf__i20
   Register : stepper_ins_6..u_stepper/SLO_buf__i19
   Register : stepper_ins_6..u_stepper/SLO_buf__i18
   Register : stepper_ins_6..u_stepper/SLO_buf__i17
   Register : stepper_ins_6..u_stepper/SLO_buf__i16
   Register : stepper_ins_6..u_stepper/SLO_buf__i15
   Register : stepper_ins_6..u_stepper/SLO_buf__i14
   Register : stepper_ins_6..u_stepper/SLO_buf__i13
   Register : stepper_ins_6..u_stepper/SLO_buf__i12
   Register : stepper_ins_6..u_stepper/SLO_buf__i11
   Register : stepper_ins_6..u_stepper/SLO_buf__i10
   Register : stepper_ins_6..u_stepper/SLO_buf__i9
   Register : stepper_ins_6..u_stepper/SLO_buf__i8
   Register : stepper_ins_6..u_stepper/SLO_buf__i7
   Register : stepper_ins_6..u_stepper/SLO_buf__i6
   Register : stepper_ins_6..u_stepper/SLO_buf__i5
   Register : stepper_ins_6..u_stepper/SLO_buf__i4
   Register : stepper_ins_6..u_stepper/SLO_buf__i3
   Register : stepper_ins_6..u_stepper/SLO_buf__i2
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i1

                                   Page 63




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i2
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i3
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i4
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i5
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i6
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i7
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i8
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i9
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i10
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i11
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i12
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i13
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i14
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i15
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i16
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i17
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i18
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i19
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i20
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i21
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i22
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i23
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i24
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i25
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i26
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i27
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i28
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i29
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i30
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i31
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i32
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i33
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i34
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i35
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i36
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i37
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i38
   Register : stepper_ins_6..u_stepper/spi_data_out_r_i39
   Register : stepper_ins_6..u_stepper/Cnt__i1
   Register : stepper_ins_6..u_stepper/Cnt__i2
   Register : stepper_ins_6..u_stepper/Cnt__i3
   Register : stepper_ins_6..u_stepper/Cnt__i4
   Register : stepper_ins_6..u_stepper/Cnt__i5
   Register : stepper_ins_6..u_stepper/Cnt__i6
   Register : stepper_ins_6..u_stepper/Cnt__i7
   Register : stepper_ins_6..u_stepper/MA_Temp_483
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i1
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i2
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i3
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i4
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i5
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i6
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i7
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i8
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i9
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i10

                                   Page 64




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
   Register : stepper_ins_6..u_stepper/Cnt_NSL_1784__i11
   Register : stepper_ins_6..u_stepper/SLO__i45
   Register : stepper_ins_6..u_stepper/SLO__i46
   Register : stepper_ins_6..u_stepper/SLO__i35
   Register : stepper_ins_6..u_stepper/SLO__i39
   Register : stepper_ins_6..u_stepper/SLO__i42
   Register : stepper_ins_6..u_stepper/SLO__i36
   Register : stepper_ins_6..u_stepper/SLO__i40
   Register : stepper_ins_6..u_stepper/SLO__i43
   Register : stepper_ins_6..u_stepper/SLO__i33
   Register : stepper_ins_6..u_stepper/SLO__i37
   Register : stepper_ins_6..u_stepper/SLO__i34
   Register : stepper_ins_6..u_stepper/SLO__i38
   Register : stepper_ins_6..u_stepper/SLO__i41
   Register : stepper_ins_6..u_stepper/SLO__i44
   Register : stepper_ins_6..u_stepper/SLO__i23
   Register : stepper_ins_6..u_stepper/SLO__i27
   Register : stepper_ins_6..u_stepper/SLO__i30
   Register : stepper_ins_6..u_stepper/SLO__i24
   Register : stepper_ins_6..u_stepper/SLO__i28
   Register : stepper_ins_6..u_stepper/SLO__i31
   Register : stepper_ins_6..u_stepper/SLO__i21
   Register : stepper_ins_6..u_stepper/SLO__i25
   Register : stepper_ins_6..u_stepper/SLO__i22
   Register : stepper_ins_6..u_stepper/SLO__i26
   Register : stepper_ins_6..u_stepper/SLO__i29
   Register : stepper_ins_6..u_stepper/SLO__i32
   Register : stepper_ins_6..u_stepper/SLO__i12
   Register : stepper_ins_6..u_stepper/SLO__i16
   Register : stepper_ins_6..u_stepper/SLO__i19
   Register : stepper_ins_6..u_stepper/SLO__i13
   Register : stepper_ins_6..u_stepper/SLO__i17
   Register : stepper_ins_6..u_stepper/SLO__i20
   Register : stepper_ins_6..u_stepper/SLO__i10
   Register : stepper_ins_6..u_stepper/SLO__i14
   Register : stepper_ins_6..u_stepper/SLO__i11
   Register : stepper_ins_6..u_stepper/SLO__i15
   Register : stepper_ins_6..u_stepper/SLO__i18
   Register : stepper_ins_6..u_stepper/SLO__i4
   Register : stepper_ins_6..u_stepper/SLO__i7
   Register : stepper_ins_6..u_stepper/SLO__i5
   Register : stepper_ins_6..u_stepper/SLO__i8
   Register : stepper_ins_6..u_stepper/SLO__i2
   Register : stepper_ins_6..u_stepper/SLO__i3
   Register : stepper_ins_6..u_stepper/SLO__i6
   Register : stepper_ins_6..u_stepper/SLO__i9
   Register : stepper_ins_6..u_stepper/SLO__i1
   Register : u_uart_controller/uart_slot_en_r__i0
   Register : u_uart_controller/uart_slot_en_r__i3
   Register : u_uart_controller/uart_slot_en_r__i2
   Register : u_uart_controller/uart_slot_en_r__i1

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset

                                   Page 65




Design:  mcm_top                                       Date:  08/13/20  13:06:29

GSR Usage (cont)
----------------
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'resetn_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 47 

     Type and instance name of component: 
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_byte_cnt_1788__i0
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i0
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_wr_219
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i31
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i30
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i29
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i28
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i27
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i26
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i25
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i24
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i23
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i22
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i21
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i20
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i19
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i18
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i17
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i16
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i15
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i14
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i13
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i12
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i11
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i10
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i9
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i8
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i7
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i6
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i5
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i4
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i3
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i2
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data__i1
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_byte_cnt_1788__i2
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_byte_cnt_1788__i3
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_byte_cnt_1788__i1
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790__i2
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790__i7
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790__i1
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790__i6
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790__i5
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790__i4
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790__i3
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_cmd_valid_223
   Register : spi_slave_top_inst/spi_ctrl_inst/spi_data_valid_226
   Register : spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_1790__i0


                                   Page 66




Design:  mcm_top                                       Date:  08/13/20  13:06:29

Run Time and Memory Usage
-------------------------

   Total CPU Time: 6 secs  
   Total REAL Time: 7 secs  
   Peak Memory Usage: 82 MB
        




















































                                   Page 67


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
