============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 14:45:31 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(44)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(145)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(146)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(221)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 32 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6931 instances
RUN-0007 : 2545 luts, 2760 seqs, 975 mslices, 454 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8962 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 6167 nets have 2 pins
RUN-1001 : 1898 nets have [3 - 5] pins
RUN-1001 : 694 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 56 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     283     
RUN-1001 :   No   |  No   |  Yes  |    1550     
RUN-1001 :   No   |  Yes  |  No   |     201     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     670     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  39   |    104     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 202
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6928 instances, 2545 luts, 2760 seqs, 1429 slices, 242 macros(1429 instances: 975 mslices 454 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2020 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 34069, tnet num: 8959, tinst num: 6928, tnode num: 42801, tedge num: 65636.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.252486s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.8%)

RUN-1004 : used memory is 301 MB, reserved memory is 282 MB, peak memory is 301 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.435074s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.38254e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6928.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.67653e+06, overlap = 99
PHY-3002 : Step(2): len = 1.36811e+06, overlap = 95.9688
PHY-3002 : Step(3): len = 923513, overlap = 94.1875
PHY-3002 : Step(4): len = 767544, overlap = 100.75
PHY-3002 : Step(5): len = 646776, overlap = 105
PHY-3002 : Step(6): len = 568213, overlap = 128.844
PHY-3002 : Step(7): len = 496255, overlap = 164.625
PHY-3002 : Step(8): len = 434165, overlap = 200.219
PHY-3002 : Step(9): len = 382464, overlap = 226.812
PHY-3002 : Step(10): len = 341986, overlap = 250.75
PHY-3002 : Step(11): len = 314786, overlap = 267.812
PHY-3002 : Step(12): len = 295600, overlap = 271.062
PHY-3002 : Step(13): len = 271559, overlap = 281
PHY-3002 : Step(14): len = 254051, overlap = 286.062
PHY-3002 : Step(15): len = 243511, overlap = 300.719
PHY-3002 : Step(16): len = 227061, overlap = 325.125
PHY-3002 : Step(17): len = 214038, overlap = 342.75
PHY-3002 : Step(18): len = 206019, overlap = 360.906
PHY-3002 : Step(19): len = 204050, overlap = 373.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.10913e-06
PHY-3002 : Step(20): len = 212178, overlap = 371.469
PHY-3002 : Step(21): len = 216115, overlap = 358.938
PHY-3002 : Step(22): len = 218145, overlap = 347.406
PHY-3002 : Step(23): len = 204589, overlap = 324.969
PHY-3002 : Step(24): len = 206370, overlap = 319
PHY-3002 : Step(25): len = 207003, overlap = 305.125
PHY-3002 : Step(26): len = 216251, overlap = 275.125
PHY-3002 : Step(27): len = 216267, overlap = 234.812
PHY-3002 : Step(28): len = 212856, overlap = 206.219
PHY-3002 : Step(29): len = 211074, overlap = 188.344
PHY-3002 : Step(30): len = 208184, overlap = 175.25
PHY-3002 : Step(31): len = 208445, overlap = 161.344
PHY-3002 : Step(32): len = 202949, overlap = 147.312
PHY-3002 : Step(33): len = 198367, overlap = 147.219
PHY-3002 : Step(34): len = 194808, overlap = 138.75
PHY-3002 : Step(35): len = 194026, overlap = 139.188
PHY-3002 : Step(36): len = 187840, overlap = 130.219
PHY-3002 : Step(37): len = 187848, overlap = 136.844
PHY-3002 : Step(38): len = 184243, overlap = 144.75
PHY-3002 : Step(39): len = 182029, overlap = 153.844
PHY-3002 : Step(40): len = 179791, overlap = 157.219
PHY-3002 : Step(41): len = 177388, overlap = 143.938
PHY-3002 : Step(42): len = 174148, overlap = 141.688
PHY-3002 : Step(43): len = 172510, overlap = 141.344
PHY-3002 : Step(44): len = 170109, overlap = 143.531
PHY-3002 : Step(45): len = 167931, overlap = 140.156
PHY-3002 : Step(46): len = 168509, overlap = 141.969
PHY-3002 : Step(47): len = 165359, overlap = 133.969
PHY-3002 : Step(48): len = 164555, overlap = 133.469
PHY-3002 : Step(49): len = 164523, overlap = 122.406
PHY-3002 : Step(50): len = 162910, overlap = 119.75
PHY-3002 : Step(51): len = 162243, overlap = 120.219
PHY-3002 : Step(52): len = 159986, overlap = 112.531
PHY-3002 : Step(53): len = 159394, overlap = 111.406
PHY-3002 : Step(54): len = 158495, overlap = 107.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.22183e-05
PHY-3002 : Step(55): len = 158671, overlap = 108.031
PHY-3002 : Step(56): len = 158760, overlap = 110.344
PHY-3002 : Step(57): len = 159030, overlap = 110.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.44365e-05
PHY-3002 : Step(58): len = 161178, overlap = 99
PHY-3002 : Step(59): len = 161607, overlap = 96.5
PHY-3002 : Step(60): len = 168050, overlap = 92.8438
PHY-3002 : Step(61): len = 173009, overlap = 95.4062
PHY-3002 : Step(62): len = 176406, overlap = 94.5
PHY-3002 : Step(63): len = 179470, overlap = 93.4062
PHY-3002 : Step(64): len = 179513, overlap = 98.4375
PHY-3002 : Step(65): len = 180243, overlap = 100.062
PHY-3002 : Step(66): len = 181277, overlap = 108.312
PHY-3002 : Step(67): len = 181623, overlap = 108.5
PHY-3002 : Step(68): len = 181338, overlap = 99.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.88731e-05
PHY-3002 : Step(69): len = 183298, overlap = 101.188
PHY-3002 : Step(70): len = 183364, overlap = 101.25
PHY-3002 : Step(71): len = 183152, overlap = 97.8125
PHY-3002 : Step(72): len = 183215, overlap = 97.875
PHY-3002 : Step(73): len = 186318, overlap = 95.125
PHY-3002 : Step(74): len = 187954, overlap = 91.5625
PHY-3002 : Step(75): len = 188663, overlap = 92.625
PHY-3002 : Step(76): len = 189470, overlap = 97.125
PHY-3002 : Step(77): len = 192495, overlap = 92.0625
PHY-3002 : Step(78): len = 194858, overlap = 88.7188
PHY-3002 : Step(79): len = 196476, overlap = 91.6562
PHY-3002 : Step(80): len = 197473, overlap = 83.9062
PHY-3002 : Step(81): len = 199084, overlap = 84.5312
PHY-3002 : Step(82): len = 199900, overlap = 76.9688
PHY-3002 : Step(83): len = 198726, overlap = 81.2812
PHY-3002 : Step(84): len = 197926, overlap = 78.1562
PHY-3002 : Step(85): len = 197449, overlap = 78.8125
PHY-3002 : Step(86): len = 196547, overlap = 80.3438
PHY-3002 : Step(87): len = 196672, overlap = 79.9688
PHY-3002 : Step(88): len = 197721, overlap = 79.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.77461e-05
PHY-3002 : Step(89): len = 198944, overlap = 77.4688
PHY-3002 : Step(90): len = 199523, overlap = 75.2188
PHY-3002 : Step(91): len = 202679, overlap = 70.625
PHY-3002 : Step(92): len = 203170, overlap = 70.5
PHY-3002 : Step(93): len = 202960, overlap = 75
PHY-3002 : Step(94): len = 203049, overlap = 75.4375
PHY-3002 : Step(95): len = 203855, overlap = 73.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017703s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (176.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8962.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 332616, over cnt = 1061(3%), over = 5111, worst = 36
PHY-1001 : End global iterations;  0.397521s wall, 0.671875s user + 0.093750s system = 0.765625s CPU (192.6%)

PHY-1001 : Congestion index: top1 = 66.06, top5 = 47.73, top10 = 39.12, top15 = 33.66.
PHY-3001 : End congestion estimation;  0.522300s wall, 0.781250s user + 0.093750s system = 0.875000s CPU (167.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.213758s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.50325e-06
PHY-3002 : Step(96): len = 294316, overlap = 48.0625
PHY-3002 : Step(97): len = 294864, overlap = 46.8438
PHY-3002 : Step(98): len = 279264, overlap = 47.25
PHY-3002 : Step(99): len = 279792, overlap = 47.5
PHY-3002 : Step(100): len = 265556, overlap = 42.1875
PHY-3002 : Step(101): len = 265458, overlap = 39.9688
PHY-3002 : Step(102): len = 258954, overlap = 40.7812
PHY-3002 : Step(103): len = 258954, overlap = 40.7812
PHY-3002 : Step(104): len = 256935, overlap = 41.0938
PHY-3002 : Step(105): len = 256838, overlap = 41.2812
PHY-3002 : Step(106): len = 255868, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10065e-05
PHY-3002 : Step(107): len = 255007, overlap = 37.8438
PHY-3002 : Step(108): len = 255047, overlap = 37.5938
PHY-3002 : Step(109): len = 255207, overlap = 36.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.2013e-05
PHY-3002 : Step(110): len = 256199, overlap = 38.4688
PHY-3002 : Step(111): len = 256379, overlap = 38.5312
PHY-3002 : Step(112): len = 262512, overlap = 44.2812
PHY-3002 : Step(113): len = 266042, overlap = 45.125
PHY-3002 : Step(114): len = 264440, overlap = 47.125
PHY-3002 : Step(115): len = 264406, overlap = 47.5625
PHY-3002 : Step(116): len = 263295, overlap = 50.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 496/8962.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 286880, over cnt = 1002(2%), over = 4607, worst = 35
PHY-1001 : End global iterations;  0.347177s wall, 0.593750s user + 0.140625s system = 0.734375s CPU (211.5%)

PHY-1001 : Congestion index: top1 = 68.84, top5 = 47.10, top10 = 38.12, top15 = 32.63.
PHY-3001 : End congestion estimation;  0.466869s wall, 0.718750s user + 0.140625s system = 0.859375s CPU (184.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.222939s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.79884e-05
PHY-3002 : Step(117): len = 265016, overlap = 279.75
PHY-3002 : Step(118): len = 266061, overlap = 273.875
PHY-3002 : Step(119): len = 274184, overlap = 236.562
PHY-3002 : Step(120): len = 282349, overlap = 205.938
PHY-3002 : Step(121): len = 271682, overlap = 200.031
PHY-3002 : Step(122): len = 270731, overlap = 200.938
PHY-3002 : Step(123): len = 268751, overlap = 188.969
PHY-3002 : Step(124): len = 269198, overlap = 177.719
PHY-3002 : Step(125): len = 269471, overlap = 177.438
PHY-3002 : Step(126): len = 272959, overlap = 168.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.59768e-05
PHY-3002 : Step(127): len = 281190, overlap = 134.719
PHY-3002 : Step(128): len = 282693, overlap = 132.594
PHY-3002 : Step(129): len = 285045, overlap = 118.406
PHY-3002 : Step(130): len = 285564, overlap = 113.281
PHY-3002 : Step(131): len = 287510, overlap = 97.8125
PHY-3002 : Step(132): len = 286670, overlap = 84.6562
PHY-3002 : Step(133): len = 286670, overlap = 84.6562
PHY-3002 : Step(134): len = 285095, overlap = 87.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111954
PHY-3002 : Step(135): len = 292976, overlap = 73.25
PHY-3002 : Step(136): len = 295966, overlap = 70.4375
PHY-3002 : Step(137): len = 303711, overlap = 55.25
PHY-3002 : Step(138): len = 305066, overlap = 42.125
PHY-3002 : Step(139): len = 302974, overlap = 44.875
PHY-3002 : Step(140): len = 302269, overlap = 44.5312
PHY-3002 : Step(141): len = 301784, overlap = 43.8125
PHY-3002 : Step(142): len = 301684, overlap = 46.75
PHY-3002 : Step(143): len = 300876, overlap = 46.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000223907
PHY-3002 : Step(144): len = 302727, overlap = 47.8438
PHY-3002 : Step(145): len = 305683, overlap = 44.6875
PHY-3002 : Step(146): len = 310420, overlap = 42.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000447814
PHY-3002 : Step(147): len = 314539, overlap = 43.5938
PHY-3002 : Step(148): len = 322122, overlap = 43.0312
PHY-3002 : Step(149): len = 329916, overlap = 35.375
PHY-3002 : Step(150): len = 330562, overlap = 31.375
PHY-3002 : Step(151): len = 331121, overlap = 32.5312
PHY-3002 : Step(152): len = 331928, overlap = 34.1562
PHY-3002 : Step(153): len = 332145, overlap = 34.6562
PHY-3002 : Step(154): len = 331532, overlap = 33.875
PHY-3002 : Step(155): len = 331078, overlap = 33.3438
PHY-3002 : Step(156): len = 331280, overlap = 32.4062
PHY-3002 : Step(157): len = 331805, overlap = 29.3438
PHY-3002 : Step(158): len = 332355, overlap = 29.0312
PHY-3002 : Step(159): len = 332771, overlap = 30.8125
PHY-3002 : Step(160): len = 332851, overlap = 28.75
PHY-3002 : Step(161): len = 332019, overlap = 26.5625
PHY-3002 : Step(162): len = 331011, overlap = 26
PHY-3002 : Step(163): len = 330882, overlap = 27.5
PHY-3002 : Step(164): len = 331097, overlap = 27.1562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000895628
PHY-3002 : Step(165): len = 332800, overlap = 24.0938
PHY-3002 : Step(166): len = 334946, overlap = 23.4062
PHY-3002 : Step(167): len = 336142, overlap = 24.125
PHY-3002 : Step(168): len = 337544, overlap = 24.0938
PHY-3002 : Step(169): len = 338917, overlap = 23.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00159082
PHY-3002 : Step(170): len = 340035, overlap = 21.9688
PHY-3002 : Step(171): len = 341327, overlap = 21.875
PHY-3002 : Step(172): len = 345608, overlap = 19
PHY-3002 : Step(173): len = 350849, overlap = 17.3438
PHY-3002 : Step(174): len = 353232, overlap = 16.5938
PHY-3002 : Step(175): len = 354372, overlap = 16.125
PHY-3002 : Step(176): len = 355188, overlap = 17.3438
PHY-3002 : Step(177): len = 355473, overlap = 17.3125
PHY-3002 : Step(178): len = 355949, overlap = 17.0938
PHY-3002 : Step(179): len = 356002, overlap = 16.625
PHY-3002 : Step(180): len = 355855, overlap = 15.5625
PHY-3002 : Step(181): len = 355670, overlap = 15.0312
PHY-3002 : Step(182): len = 355685, overlap = 18.1562
PHY-3002 : Step(183): len = 355873, overlap = 20.0312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00318163
PHY-3002 : Step(184): len = 356534, overlap = 18.5312
PHY-3002 : Step(185): len = 358685, overlap = 19.5625
PHY-3002 : Step(186): len = 361690, overlap = 20.1875
PHY-3002 : Step(187): len = 364685, overlap = 21.75
PHY-3002 : Step(188): len = 366232, overlap = 22.4375
PHY-3002 : Step(189): len = 367204, overlap = 21.3125
PHY-3002 : Step(190): len = 367901, overlap = 21.9375
PHY-3002 : Step(191): len = 369004, overlap = 19.8438
PHY-3002 : Step(192): len = 369739, overlap = 19.6875
PHY-3002 : Step(193): len = 370247, overlap = 19.1875
PHY-3002 : Step(194): len = 370869, overlap = 18.7188
PHY-3002 : Step(195): len = 371348, overlap = 18.625
PHY-3002 : Step(196): len = 371435, overlap = 19.3125
PHY-3002 : Step(197): len = 371346, overlap = 19.0312
PHY-3002 : Step(198): len = 371158, overlap = 20.75
PHY-3002 : Step(199): len = 371101, overlap = 20.1562
PHY-3002 : Step(200): len = 371139, overlap = 20.4062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00584247
PHY-3002 : Step(201): len = 371585, overlap = 20.4062
PHY-3002 : Step(202): len = 373034, overlap = 20.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 34069, tnet num: 8959, tinst num: 6928, tnode num: 42801, tedge num: 65636.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.315697s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (99.8%)

RUN-1004 : used memory is 345 MB, reserved memory is 328 MB, peak memory is 359 MB
OPT-1001 : Total overflow 196.50 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/8962.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427392, over cnt = 1216(3%), over = 3908, worst = 17
PHY-1001 : End global iterations;  0.625818s wall, 0.937500s user + 0.203125s system = 1.140625s CPU (182.3%)

PHY-1001 : Congestion index: top1 = 52.72, top5 = 41.01, top10 = 35.22, top15 = 31.82.
PHY-1001 : End incremental global routing;  0.755978s wall, 1.062500s user + 0.203125s system = 1.265625s CPU (167.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.231907s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.129787s wall, 1.421875s user + 0.218750s system = 1.640625s CPU (145.2%)

OPT-1001 : Current memory(MB): used = 354, reserve = 337, peak = 359.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7602/8962.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427392, over cnt = 1216(3%), over = 3908, worst = 17
PHY-1002 : len = 441104, over cnt = 704(2%), over = 1794, worst = 14
PHY-1002 : len = 448424, over cnt = 311(0%), over = 775, worst = 14
PHY-1002 : len = 453160, over cnt = 77(0%), over = 200, worst = 8
PHY-1002 : len = 454520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.513947s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (145.9%)

PHY-1001 : Congestion index: top1 = 45.88, top5 = 36.73, top10 = 32.42, top15 = 29.73.
OPT-1001 : End congestion update;  0.641417s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (136.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8959 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.177688s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.7%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.819254s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (127.8%)

OPT-1001 : Current memory(MB): used = 357, reserve = 340, peak = 359.
OPT-1001 : End physical optimization;  3.333540s wall, 4.046875s user + 0.265625s system = 4.312500s CPU (129.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2545 LUT to BLE ...
SYN-4008 : Packed 2545 LUT and 1469 SEQ to BLE.
SYN-4003 : Packing 1291 remaining SEQ's ...
SYN-4005 : Packed 561 SEQ with LUT/SLICE
SYN-4006 : 709 single LUT's are left
SYN-4006 : 730 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3275/6723 primitive instances ...
PHY-3001 : End packing;  0.327079s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3497 instances
RUN-1001 : 1650 mslices, 1650 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 7564 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 4718 nets have 2 pins
RUN-1001 : 1937 nets have [3 - 5] pins
RUN-1001 : 712 nets have [6 - 10] pins
RUN-1001 : 99 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 3494 instances, 3300 slices, 242 macros(1429 instances: 975 mslices 454 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1155 pins
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 366921, Over = 49.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4080/7564.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 434632, over cnt = 400(1%), over = 620, worst = 6
PHY-1002 : len = 436264, over cnt = 202(0%), over = 293, worst = 6
PHY-1002 : len = 438136, over cnt = 71(0%), over = 113, worst = 5
PHY-1002 : len = 438672, over cnt = 29(0%), over = 39, worst = 4
PHY-1002 : len = 438976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.598475s wall, 0.828125s user + 0.093750s system = 0.921875s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 42.26, top5 = 34.65, top10 = 30.39, top15 = 27.74.
PHY-3001 : End congestion estimation;  0.756388s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (142.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29321, tnet num: 7561, tinst num: 3494, tnode num: 35665, tedge num: 60177.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.424513s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (99.8%)

RUN-1004 : used memory is 361 MB, reserved memory is 345 MB, peak memory is 361 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7561 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.642589s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57199e-05
PHY-3002 : Step(203): len = 344462, overlap = 52.75
PHY-3002 : Step(204): len = 332912, overlap = 57.5
PHY-3002 : Step(205): len = 323030, overlap = 60
PHY-3002 : Step(206): len = 318442, overlap = 64.75
PHY-3002 : Step(207): len = 314494, overlap = 63
PHY-3002 : Step(208): len = 312017, overlap = 62.25
PHY-3002 : Step(209): len = 311483, overlap = 62
PHY-3002 : Step(210): len = 310184, overlap = 66.75
PHY-3002 : Step(211): len = 308800, overlap = 65.25
PHY-3002 : Step(212): len = 307364, overlap = 66.25
PHY-3002 : Step(213): len = 305670, overlap = 67.5
PHY-3002 : Step(214): len = 304501, overlap = 66.5
PHY-3002 : Step(215): len = 302978, overlap = 73.25
PHY-3002 : Step(216): len = 301496, overlap = 75.5
PHY-3002 : Step(217): len = 300409, overlap = 76.75
PHY-3002 : Step(218): len = 299637, overlap = 78.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.14398e-05
PHY-3002 : Step(219): len = 307637, overlap = 66.5
PHY-3002 : Step(220): len = 311237, overlap = 66.25
PHY-3002 : Step(221): len = 315349, overlap = 59.5
PHY-3002 : Step(222): len = 316890, overlap = 57.25
PHY-3002 : Step(223): len = 318174, overlap = 56.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00018288
PHY-3002 : Step(224): len = 323956, overlap = 52
PHY-3002 : Step(225): len = 328739, overlap = 47
PHY-3002 : Step(226): len = 336490, overlap = 41.75
PHY-3002 : Step(227): len = 334933, overlap = 42.25
PHY-3002 : Step(228): len = 332858, overlap = 42.75
PHY-3002 : Step(229): len = 331901, overlap = 43
PHY-3002 : Step(230): len = 333507, overlap = 38.5
PHY-3002 : Step(231): len = 334728, overlap = 38.25
PHY-3002 : Step(232): len = 336077, overlap = 36.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000365759
PHY-3002 : Step(233): len = 340933, overlap = 33.5
PHY-3002 : Step(234): len = 345421, overlap = 32
PHY-3002 : Step(235): len = 348916, overlap = 28.25
PHY-3002 : Step(236): len = 349335, overlap = 28
PHY-3002 : Step(237): len = 349148, overlap = 29.5
PHY-3002 : Step(238): len = 349345, overlap = 27.75
PHY-3002 : Step(239): len = 351026, overlap = 26
PHY-3002 : Step(240): len = 351555, overlap = 26.75
PHY-3002 : Step(241): len = 351280, overlap = 26.75
PHY-3002 : Step(242): len = 349471, overlap = 27.5
PHY-3002 : Step(243): len = 347836, overlap = 30.75
PHY-3002 : Step(244): len = 347059, overlap = 30.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000637971
PHY-3002 : Step(245): len = 351100, overlap = 27
PHY-3002 : Step(246): len = 353694, overlap = 28
PHY-3002 : Step(247): len = 355128, overlap = 28.5
PHY-3002 : Step(248): len = 355790, overlap = 28.25
PHY-3002 : Step(249): len = 355956, overlap = 28.25
PHY-3002 : Step(250): len = 356157, overlap = 26.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00113372
PHY-3002 : Step(251): len = 358795, overlap = 26
PHY-3002 : Step(252): len = 360362, overlap = 26.25
PHY-3002 : Step(253): len = 361156, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.878303s wall, 0.562500s user + 1.796875s system = 2.359375s CPU (268.6%)

PHY-3001 : Trial Legalized: Len = 375627
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 194/7564.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 436920, over cnt = 600(1%), over = 981, worst = 9
PHY-1002 : len = 440544, over cnt = 348(0%), over = 484, worst = 5
PHY-1002 : len = 444104, over cnt = 97(0%), over = 128, worst = 4
PHY-1002 : len = 445336, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 445512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.023820s wall, 1.578125s user + 0.140625s system = 1.718750s CPU (167.9%)

PHY-1001 : Congestion index: top1 = 40.88, top5 = 33.87, top10 = 30.52, top15 = 28.19.
PHY-3001 : End congestion estimation;  1.195974s wall, 1.750000s user + 0.140625s system = 1.890625s CPU (158.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7561 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.207665s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107323
PHY-3002 : Step(254): len = 355013, overlap = 4.25
PHY-3002 : Step(255): len = 346173, overlap = 11.75
PHY-3002 : Step(256): len = 344426, overlap = 11.25
PHY-3002 : Step(257): len = 344357, overlap = 11.75
PHY-3002 : Step(258): len = 343980, overlap = 15.25
PHY-3002 : Step(259): len = 342977, overlap = 15.75
PHY-3002 : Step(260): len = 342254, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.9%)

PHY-3001 : Legalized: Len = 347825, Over = 0
PHY-3001 : Spreading special nets. 29 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025340s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.3%)

PHY-3001 : 33 instances has been re-located, deltaX = 2, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 348259, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29321, tnet num: 7561, tinst num: 3494, tnode num: 35665, tedge num: 60177.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.473403s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.7%)

RUN-1004 : used memory is 361 MB, reserved memory is 349 MB, peak memory is 373 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2448/7564.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 412968, over cnt = 477(1%), over = 704, worst = 7
PHY-1002 : len = 414984, over cnt = 271(0%), over = 376, worst = 7
PHY-1002 : len = 417744, over cnt = 80(0%), over = 105, worst = 4
PHY-1002 : len = 418160, over cnt = 54(0%), over = 68, worst = 3
PHY-1002 : len = 418896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.853483s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (150.1%)

PHY-1001 : Congestion index: top1 = 40.73, top5 = 32.97, top10 = 29.25, top15 = 26.95.
PHY-1001 : End incremental global routing;  1.020880s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (140.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7561 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.218582s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (107.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.383957s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (131.0%)

OPT-1001 : Current memory(MB): used = 367, reserve = 353, peak = 373.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6511/7564.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 418896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047029s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.7%)

PHY-1001 : Congestion index: top1 = 40.73, top5 = 32.97, top10 = 29.25, top15 = 26.95.
OPT-1001 : End congestion update;  0.189496s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7561 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.156885s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.6%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.346520s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.2%)

OPT-1001 : Current memory(MB): used = 370, reserve = 354, peak = 373.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7561 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.152791s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6511/7564.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 418896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048218s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.2%)

PHY-1001 : Congestion index: top1 = 40.73, top5 = 32.97, top10 = 29.25, top15 = 26.95.
PHY-1001 : End incremental global routing;  0.188157s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7561 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.204010s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6511/7564.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 418896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048619s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.4%)

PHY-1001 : Congestion index: top1 = 40.73, top5 = 32.97, top10 = 29.25, top15 = 26.95.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7561 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.151801s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.148753s wall, 4.484375s user + 0.078125s system = 4.562500s CPU (110.0%)

RUN-1003 : finish command "place" in  26.102663s wall, 49.515625s user + 12.453125s system = 61.968750s CPU (237.4%)

RUN-1004 : used memory is 340 MB, reserved memory is 323 MB, peak memory is 373 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3497 instances
RUN-1001 : 1650 mslices, 1650 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 7564 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 4718 nets have 2 pins
RUN-1001 : 1937 nets have [3 - 5] pins
RUN-1001 : 712 nets have [6 - 10] pins
RUN-1001 : 99 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29321, tnet num: 7561, tinst num: 3494, tnode num: 35665, tedge num: 60177.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.412759s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.5%)

RUN-1004 : used memory is 352 MB, reserved memory is 336 MB, peak memory is 392 MB
PHY-1001 : 1650 mslices, 1650 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7561 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 401872, over cnt = 632(1%), over = 1059, worst = 8
PHY-1002 : len = 406144, over cnt = 366(1%), over = 500, worst = 7
PHY-1002 : len = 409296, over cnt = 166(0%), over = 217, worst = 4
PHY-1002 : len = 411304, over cnt = 23(0%), over = 32, worst = 3
PHY-1002 : len = 411624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.959575s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (153.1%)

PHY-1001 : Congestion index: top1 = 40.22, top5 = 32.87, top10 = 29.27, top15 = 26.95.
PHY-1001 : End global routing;  1.108066s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (146.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 389, reserve = 374, peak = 392.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 643, reserve = 630, peak = 643.
PHY-1001 : End build detailed router design. 3.995311s wall, 3.890625s user + 0.109375s system = 4.000000s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 100032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.061336s wall, 4.062500s user + 0.000000s system = 4.062500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 677, reserve = 665, peak = 677.
PHY-1001 : End phase 1; 4.067644s wall, 4.062500s user + 0.000000s system = 4.062500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Patch 2802 net; 6.502478s wall, 6.500000s user + 0.000000s system = 6.500000s CPU (100.0%)

PHY-1022 : len = 857248, over cnt = 218(0%), over = 218, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 682, reserve = 670, peak = 682.
PHY-1001 : End initial routed; 14.273272s wall, 24.687500s user + 0.156250s system = 24.843750s CPU (174.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6269(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.928109s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 690, reserve = 678, peak = 690.
PHY-1001 : End phase 2; 16.201462s wall, 26.593750s user + 0.171875s system = 26.765625s CPU (165.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 857248, over cnt = 218(0%), over = 218, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.026514s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 855856, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.335664s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (125.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 855968, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.104782s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 855896, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.061815s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6269(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.885439s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (99.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 57 feed throughs used by 30 nets
PHY-1001 : End commit to database; 0.852868s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 725, reserve = 715, peak = 725.
PHY-1001 : End phase 3; 3.443308s wall, 3.500000s user + 0.015625s system = 3.515625s CPU (102.1%)

PHY-1003 : Routed, final wirelength = 855896
PHY-1001 : Current memory(MB): used = 727, reserve = 717, peak = 727.
PHY-1001 : End export database. 0.025554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.1%)

PHY-1001 : End detail routing;  28.017686s wall, 38.343750s user + 0.312500s system = 38.656250s CPU (138.0%)

RUN-1003 : finish command "route" in  30.845262s wall, 41.625000s user + 0.375000s system = 42.000000s CPU (136.2%)

RUN-1004 : used memory is 691 MB, reserved memory is 680 MB, peak memory is 727 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5532   out of  19600   28.22%
#reg                     2768   out of  19600   14.12%
#le                      6259
  #lut only              3491   out of   6259   55.78%
  #reg only               727   out of   6259   11.62%
  #lut&reg               2041   out of   6259   32.61%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                     1321
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                  184
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                  46
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/u_i2c_write/sda_oe_n1_syn_50.q0         23
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                  22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_34.q0                          17
#7        u_image_process/wrreq                                      GCLK               lslice             Sdram_Control_4Port/data_path1/DATAIN[9]_syn_5.f0     10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Dilation_Detector/reg0_syn_16.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                      6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                  0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                  0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6259   |4103    |1429    |2768    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |685    |461     |119     |395     |2       |0       |
|    command1                          |command                                    |35     |35      |0       |34      |0       |0       |
|    control1                          |control_interface                          |107    |73      |24      |57      |0       |0       |
|    data_path1                        |sdr_data_path                              |13     |13      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |84      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |84      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |23      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |32      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |57      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |57      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |18      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |17      |0       |37      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |155    |86      |64      |36      |0       |0       |
|  u_camera_init                       |camera_init                                |555    |544     |9       |80      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |170    |170     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |46      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |4441   |2718    |1141    |2082    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |180    |119     |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |170    |110     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |169    |118     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |110     |45      |74      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1781   |1115    |410     |957     |0       |27      |
|      u_Divider_1                     |Divider                                    |164    |100     |32      |93      |0       |0       |
|      u_Divider_2                     |Divider                                    |107    |67      |32      |37      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |259    |128     |46      |165     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |197    |100     |46      |98      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |196    |108     |46      |98      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |169    |124     |45      |64      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |5      |5       |0       |5       |0       |0       |
|      u_three_martix                  |three_martix                               |164    |119     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |733    |427     |235     |259     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |503    |313     |190     |121     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |52     |32      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |6       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |230    |114     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |733    |416     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |491    |301     |190     |128     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |87     |57      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |242    |115     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |113    |33      |14      |88      |0       |2       |
|    u_Sobel_Process                   |Sobel_Process                              |371    |212     |92      |170     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |145    |98      |47      |45      |0       |0       |
|      u_three_martix_2                |three_martix                               |226    |114     |45      |125     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |163    |121     |39      |60      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |99     |74      |24      |37      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4649  
    #2          2       1026  
    #3          3       522   
    #4          4       341   
    #5        5-10      729   
    #6        11-50     111   
    #7       51-100      13   
    #8       101-500     4    
    #9        >500       1    
  Average     2.68            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.091065s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (157.5%)

RUN-1004 : used memory is 691 MB, reserved memory is 681 MB, peak memory is 743 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3494
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7564, pip num: 68280
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 57
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3103 valid insts, and 200119 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.067304s wall, 76.921875s user + 0.734375s system = 77.656250s CPU (1279.9%)

RUN-1004 : used memory is 692 MB, reserved memory is 683 MB, peak memory is 875 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_144531.log"
