
---------- Begin Simulation Statistics ----------
final_tick                               117848249000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295355                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685320                       # Number of bytes of host memory used
host_op_rate                                   298612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   338.58                       # Real time elapsed on the host
host_tick_rate                              348070620                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117848                       # Number of seconds simulated
sim_ticks                                117848249000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.210263                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085759                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851854                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352095                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5101220                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102864                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676236                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573372                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508416                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312162                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37623                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.178482                       # CPI: cycles per instruction
system.cpu.discardedOps                        976242                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48958700                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40609637                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267539                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2198199                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.848549                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117848249                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115650050                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3649                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          275                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           78                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        14056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1239                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        29836                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1317                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          109                       # Transaction distribution
system.membus.trans_dist::CleanEvict              342                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1867                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1331                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       423296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  423296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3198                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3198                       # Request fanout histogram
system.membus.respLayer1.occupancy           29976250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             4521000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10320                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           864                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        43772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 45632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       127488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3548288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3675776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1609                       # Total snoops (count)
system.tol2bus.snoopTraffic                     13952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            17405                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.096869                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.310570                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  15797     90.76%     90.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1530      8.79%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     78      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              17405                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           81520000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74666993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4320999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   65                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12525                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12590                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  65                       # number of overall hits
system.l2.overall_hits::.cpu.data               12525                       # number of overall hits
system.l2.overall_hits::total                   12590                       # number of overall hits
system.l2.demand_misses::.cpu.inst                799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2407                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3206                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               799                       # number of overall misses
system.l2.overall_misses::.cpu.data              2407                       # number of overall misses
system.l2.overall_misses::total                  3206                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83784000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    255115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        338899000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83784000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    255115000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       338899000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14932                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15796                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14932                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15796                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.924769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.161197                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.924769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.161197                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104861.076345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105988.782717                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105707.735496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104861.076345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105988.782717                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105707.735496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 109                       # number of writebacks
system.l2.writebacks::total                       109                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3198                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     67716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    206523000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    274239000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    206523000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    274239000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.923611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.160729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.923611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.160729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202456                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86051.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85753.283302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86051.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85753.283302                       # average overall mshr miss latency
system.l2.replacements                           1609                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12789                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12789                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12789                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12789                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              120                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          120                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          159                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           159                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8453                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1867                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    198734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     198734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.180911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.180911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106445.634708                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106445.634708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    161394000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    161394000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.180911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.180911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86445.634708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86445.634708                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83784000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83784000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.924769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104861.076345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104861.076345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67716000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67716000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.923611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84857.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84857.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     56381000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     56381000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104409.259259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104409.259259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     45129000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     45129000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.115568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84669.793621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84669.793621                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1955.926843                       # Cycle average of tags in use
system.l2.tags.total_refs                       29394                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.151414                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     131.650729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       124.189064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1700.087050                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.064283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.060639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.830121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955042                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1966                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975098                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     62728                       # Number of tag accesses
system.l2.tags.data_accesses                    62728                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         307200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             409344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           13952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          109                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                109                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            866742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2606742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3473484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       866742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           866742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         118390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               118390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         118390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           866742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2606742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3591873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022714808500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39775                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                173                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3198                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        109                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6396                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      218                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               46                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     87236750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               204761750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13917.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32667.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4720                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     146                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6396                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.730259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.939648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.949871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            8      0.51%      0.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1161     73.34%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           99      6.25%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           74      4.67%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      2.78%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      1.39%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.14%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.95%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          142      8.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1583                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     603.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    132.184459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1289.537195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             7     70.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.100000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.097585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.316228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9     90.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 401152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   11584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  409344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                13952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117200283000                       # Total gap between requests
system.mem_ctrls.avgGap                   35440061.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       299008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        11584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 866741.770596863120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2537229.042749714572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98295.902555158027                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          218                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49203250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    155558500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 489336914250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30829.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32408.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2244664744.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5462100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2903175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            22362480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             490680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9302576400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2513765550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43136872800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54984433185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.569793                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112121308250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3935100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1791840750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5840520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3104310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22391040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             454140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9302576400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2567114700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43091947200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54993428310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.646121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112004163250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3935100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1908985750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117848249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15212539                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15212539                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15212539                       # number of overall hits
system.cpu.icache.overall_hits::total        15212539                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89624000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89624000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15213403                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15213403                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15213403                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15213403                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103731.481481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103731.481481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103731.481481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103731.481481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          132                       # number of writebacks
system.cpu.icache.writebacks::total               132                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          864                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          864                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          864                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          864                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87896000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87896000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101731.481481                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101731.481481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101731.481481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101731.481481                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15212539                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15212539                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15213403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15213403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103731.481481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103731.481481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87896000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87896000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101731.481481                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101731.481481                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           730.055738                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15213403                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17608.105324                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   730.055738                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.712945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          732                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          732                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30427670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30427670                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43886145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43886145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43894789                       # number of overall hits
system.cpu.dcache.overall_hits::total        43894789                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16915                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16985                       # number of overall misses
system.cpu.dcache.overall_misses::total         16985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    731044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    731044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    731044000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    731044000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43903060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43903060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43911774                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43911774                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43218.681644                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43218.681644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43040.565205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43040.565205                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12789                       # number of writebacks
system.cpu.dcache.writebacks::total             12789                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2029                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14932                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    558274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    558274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    563452000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    563452000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000339                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000339                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000340                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000340                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37503.291683                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37503.291683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37734.529869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37734.529869                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37577633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37577633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    164550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    164550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37582244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37582244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35686.402082                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35686.402082                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    151060000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151060000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33083.661848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33083.661848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6308512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6308512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    566494000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    566494000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46041.449935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46041.449935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10320                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    407214000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    407214000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39458.720930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39458.720930                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5178000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5178000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 112565.217391                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 112565.217391                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.482717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43910053                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2940.667894                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.482717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          580                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87839144                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87839144                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117848249000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
