"/home/trinity/Downloads/efinity/2024.1/bin/efx_map" --project "test_project" --root "top_module" --write-efx-verilog "/home/trinity/Downloads/efinity/2024.1/project/test_project/outflow/test_project.map.v" --write-premap-module "/home/trinity/Downloads/efinity/2024.1/project/test_project/outflow/test_project.elab.vdb" --binary-db "/home/trinity/Downloads/efinity/2024.1/project/test_project/outflow/test_project.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "/home/trinity/Downloads/efinity/2024.1/project/test_project/work_syn" --output-dir "/home/trinity/Downloads/efinity/2024.1/project/test_project/outflow" --project-xml "/home/trinity/Downloads/efinity/2024.1/project/test_project/test_project.xml" --I "/home/trinity/Downloads/efinity/2024.1/project/test_project"