module test (
o,
d,
c,
sl,
);
input  c;
input  d;
output  o;
input  sl;
ivl_mux mux0 (o, d, c, sl); // line no 4
endmodule
module ivl_mux (out, in0, in1, select);
  output out;
  input in0, in1, select;
  assign out = select ? in1 : in0;
endmodule
