
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.00000000000000000000;
3.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:31  483459.0      1.35    1860.5  114980.5                          
    0:01:31  483459.0      1.35    1860.5  114980.5                          
    0:01:31  484060.7      1.35    1860.5  114561.0                          
    0:01:32  484654.4      1.35    1860.5  114141.5                          
    0:01:32  485248.1      1.35    1860.5  113722.0                          
    0:01:32  485841.8      1.35    1860.5  113302.5                          
    0:01:32  486435.5      1.35    1860.4  112883.0                          
    0:01:33  487029.2      1.35    1860.4  112463.5                          
    0:01:33  487622.9      1.35    1860.4  112044.0                          
    0:01:33  488216.7      1.35    1860.4  111624.5                          
    0:01:33  488810.4      1.35    1860.4  111205.0                          
    0:01:34  489404.1      1.35    1860.3  110785.5                          
    0:01:35  490215.7      1.35    1642.0   92172.9                          
    0:01:36  491041.3      1.35    1404.3   72298.4                          
    0:01:37  491830.5      1.35    1185.2   53636.1                          
    0:01:39  492654.1      1.35     948.2   33953.8                          
    0:01:40  493455.8      1.35     729.0   14884.7                          
    0:02:36  509492.7      0.90     466.1     535.3                          
    0:02:38  509467.1      0.90     466.1     535.3                          
    0:02:38  509467.1      0.90     466.1     535.3                          
    0:02:39  509467.7      0.90     466.1     535.3                          
    0:02:41  509467.7      0.90     466.1     535.3                          
    0:03:19  445229.2      0.96     443.8     535.3                          
    0:03:23  445182.4      0.91     433.2     535.3                          
    0:03:28  445180.5      0.89     431.4     523.1                          
    0:03:31  445184.8      0.88     428.6     511.0                          
    0:03:44  445190.6      0.88     426.1     503.7                          
    0:03:47  445195.9      0.87     423.1     491.5                          
    0:03:48  445200.2      0.87     420.9     484.2                          
    0:03:49  445207.7      0.86     418.1     479.3                          
    0:03:50  445215.4      0.85     417.0     467.2                          
    0:03:52  445221.0      0.85     415.3     459.9                          
    0:03:53  445228.1      0.84     414.4     459.9                          
    0:03:54  445227.9      0.84     414.4     459.9                          
    0:03:54  445227.9      0.84     414.4     459.9                          
    0:03:56  445262.7      0.84     412.9     382.0                          
    0:03:57  445292.8      0.84     412.3     304.1                          
    0:03:59  445315.6      0.84     412.0     226.3                          
    0:04:00  445338.0      0.84     412.0     148.4                          
    0:04:01  445382.4      0.84     412.0      70.6                          
    0:04:03  445433.5      0.84     412.0       2.4                          
    0:04:03  445433.8      0.84     412.0       0.0                          
    0:04:04  445433.8      0.84     412.0       0.0                          
    0:04:04  445433.8      0.84     412.0       0.0                          
    0:04:04  445433.8      0.84     412.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:04  445433.8      0.84     412.0       0.0                          
    0:04:05  445466.2      0.82     409.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:05  445513.6      0.82     405.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  445573.4      0.82     400.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  445629.3      0.82     395.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  445689.1      0.82     389.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  445745.0      0.82     385.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  445804.8      0.82     379.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  445860.7      0.82     375.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:05  445889.9      0.81     372.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:06  445910.7      0.80     371.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:06  445923.7      0.80     370.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:06  445947.1      0.80     369.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:06  445979.3      0.80     368.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:06  446012.6      0.79     367.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:06  446024.5      0.79     366.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:06  446053.3      0.79     365.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:07  446074.0      0.79     364.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:07  446101.7      0.79     363.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:07  446123.8      0.79     362.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:07  446165.5      0.79     359.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  446212.1      0.79     356.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  446266.1      0.79     352.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  446312.6      0.79     348.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  446366.6      0.79     344.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  446413.2      0.79     340.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  446434.2      0.78     340.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:08  446466.9      0.78     339.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:08  446487.6      0.77     338.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:08  446502.8      0.77     337.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:08  446522.5      0.77     337.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:08  446539.0      0.76     336.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:08  446552.0      0.76     336.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:08  446565.0      0.76     335.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:08  446585.8      0.75     334.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:08  446601.2      0.75     334.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446623.0      0.75     333.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:09  446635.5      0.74     332.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446656.3      0.74     332.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446677.8      0.74     331.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446696.2      0.74     330.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446703.1      0.74     330.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:09  446708.2      0.74     330.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446710.3      0.73     329.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446719.6      0.73     329.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446730.8      0.73     329.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446758.7      0.73     327.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  446786.6      0.73     324.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  446814.6      0.73     322.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  446842.5      0.73     320.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  446869.9      0.73     319.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446884.2      0.73     319.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:10  446916.4      0.73     318.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:10  446949.4      0.73     317.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446966.7      0.73     316.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446984.3      0.73     316.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:11  447014.6      0.72     315.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:11  447026.3      0.72     314.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:11  447049.4      0.72     314.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:11  447067.8      0.72     313.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:11  447089.6      0.71     312.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:11  447095.7      0.71     312.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:11  447117.0      0.71     311.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:11  447136.7      0.71     310.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:11  447154.0      0.71     310.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:12  447174.5      0.71     309.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:12  447182.4      0.70     309.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:12  447198.7      0.70     308.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:12  447216.0      0.70     308.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:12  447237.0      0.70     307.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:12  447249.5      0.70     307.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:12  447257.2      0.68     306.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:12  447270.2      0.68     306.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:12  447282.7      0.68     305.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:12  447293.9      0.68     305.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:12  447306.4      0.68     305.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447311.4      0.68     305.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447349.2      0.68     303.8      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  447387.0      0.68     302.5      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  447424.8      0.68     301.3     145.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  447462.5      0.68     300.1     193.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  447476.4      0.68     299.7     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447497.6      0.67     299.0     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447515.2      0.67     298.4     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447538.3      0.67     296.9     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  447595.8      0.67     293.0     193.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  447636.0      0.67     290.3     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:13  447654.3      0.67     289.8     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:14  447664.2      0.67     289.6     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447672.9      0.67     289.4     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447687.6      0.66     288.7     193.7 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447697.1      0.66     288.3     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447711.0      0.66     287.9     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447718.4      0.66     287.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447729.3      0.66     287.4     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:14  447730.4      0.65     287.3     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447742.9      0.65     287.0     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447751.7      0.65     286.6     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447753.3      0.65     286.5     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:14  447770.3      0.65     286.1     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447780.9      0.65     285.8     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447798.8      0.65     285.4     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447818.4      0.65     284.9     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447830.7      0.65     284.5     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:04:15  447830.7      0.65     284.5     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447854.4      0.65     284.0     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447889.5      0.65     283.8     290.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  447889.5      0.65     283.7     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447905.4      0.65     283.3     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447913.7      0.64     283.1     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447915.5      0.64     283.0     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447924.3      0.64     282.8     290.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  447944.3      0.64     282.2     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:16  447964.2      0.64     281.8     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447982.0      0.64     281.2     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:16  447994.0      0.64     280.9     290.6 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:16  448005.7      0.64     280.5     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:16  448044.0      0.64     278.0     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  448072.7      0.64     276.3     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:16  448078.1      0.64     276.1     290.6 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:16  448093.0      0.64     275.8     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:17  448111.6      0.64     275.4     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:17  448134.2      0.64     274.1     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  448157.1      0.64     272.9     290.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  448182.3      0.64     271.8     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:17  448197.2      0.64     271.6     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:17  448220.4      0.63     270.9     290.6 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:17  448252.0      0.63     269.4     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:17  448266.4      0.63     268.9     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:17  448281.0      0.62     268.6     290.6 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:17  448299.9      0.62     268.1     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:17  448305.2      0.62     267.8     290.6 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:18  448308.9      0.62     267.6     290.6 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:18  448325.7      0.62     266.8     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  448342.5      0.62     265.9     290.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  448359.2      0.62     265.0     290.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  448376.0      0.62     264.1     290.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  448375.7      0.62     264.0     290.6 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:18  448388.5      0.62     263.7     290.6 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:18  448408.2      0.61     263.2     314.8 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:18  448426.0      0.61     262.7     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:18  448425.7      0.61     262.6     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:18  448473.6      0.61     259.6     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  448514.3      0.61     258.5     387.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  448531.1      0.61     258.3     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:18  448537.7      0.61     258.0     411.7 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:19  448550.5      0.61     257.5     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448562.2      0.61     257.1     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:19  448570.4      0.61     256.9     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:19  448588.0      0.61     255.6     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  448626.3      0.61     253.3     411.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  448636.9      0.61     252.9     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:19  448661.7      0.60     251.3     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  448698.1      0.60     249.3     411.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  448718.3      0.60     248.2     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  448725.5      0.60     248.0     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:19  448738.0      0.60     247.8     411.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448751.6      0.60     247.2     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  448765.9      0.60     246.6     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  448777.9      0.60     246.1     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448792.3      0.60     245.5     411.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448800.2      0.60     245.2     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448809.3      0.60     245.1     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:04:20  448822.6      0.60     244.6     411.7 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448824.5      0.60     244.6     411.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448825.3      0.60     244.5     411.7 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448835.6      0.60     244.1     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448870.2      0.59     242.7     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448870.2      0.59     242.7     411.7 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448886.7      0.59     242.3     411.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448896.8      0.59     242.1     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448919.1      0.59     241.5     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  448941.5      0.59     240.9     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  448948.4      0.59     240.5     460.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448961.4      0.59     240.1     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448971.3      0.59     239.8     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448984.1      0.59     239.3     460.1 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448984.1      0.59     239.3     460.1 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448998.9      0.59     239.0     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:21  449014.9      0.59     238.7     484.3 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:21  449027.4      0.59     238.4     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:21  449042.6      0.59     238.0     484.3 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:21  449061.7      0.58     237.1     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  449078.0      0.58     236.3     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  449083.8      0.58     235.8     484.3 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:22  449098.7      0.58     235.6     484.3 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:22  449099.5      0.58     235.5     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:22  449110.9      0.58     235.3     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:22  449124.8      0.58     235.1     484.3 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:22  449139.7      0.58     234.5     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  449153.0      0.58     233.7     484.3 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:22  449172.9      0.58     233.2     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:22  449191.8      0.58     232.8     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:22  449201.4      0.58     232.5     484.3 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:22  449204.3      0.58     232.4     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:23  449220.0      0.58     231.5     484.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  449220.0      0.58     231.5     484.3 path/path/path/genblk1.add_in_reg[39]/D
    0:04:23  449233.8      0.57     231.1     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:23  449247.7      0.57     230.6     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  449263.9      0.57     229.9     484.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  449269.5      0.57     229.8     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:23  449287.6      0.57     229.5     484.3 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:23  449298.5      0.57     229.0     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:23  449311.2      0.57     228.7     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:23  449329.6      0.57     228.0     484.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  449332.5      0.57     227.9     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:23  449341.6      0.57     227.5     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:23  449359.1      0.56     227.1     484.3 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449370.8      0.56     226.7     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449384.9      0.56     226.4     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449400.6      0.56     226.1     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449437.3      0.56     224.4     484.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  449439.7      0.56     224.2     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449462.6      0.56     223.3     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449473.2      0.56     222.8     484.3 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449505.4      0.56     222.1     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  449520.0      0.56     221.3     532.8 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449539.7      0.56     220.7     532.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  449550.4      0.56     220.1     532.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  449569.3      0.56     218.8     532.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  449598.0      0.56     217.7     532.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  449612.3      0.55     217.2     532.8 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449628.6      0.55     216.6     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  449640.3      0.55     216.0     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449656.2      0.55     215.1     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449659.2      0.55     215.0     532.8 path/path/path/genblk1.add_in_reg[39]/D
    0:04:25  449659.7      0.55     214.9     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449674.1      0.55     214.2     532.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  449674.1      0.55     214.0     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:25  449674.1      0.55     214.0     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449674.6      0.55     213.9     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449674.6      0.55     213.9     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449681.8      0.55     213.5     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  449690.5      0.55     213.4     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  449691.6      0.55     213.4     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449702.8      0.54     213.1     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449702.8      0.54     213.1     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449717.4      0.54     212.5     557.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  449726.2      0.54     212.5     581.2 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449743.7      0.54     211.8     581.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  449751.2      0.54     211.6     581.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449754.9      0.54     211.4     581.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449772.2      0.54     211.1     581.2 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449782.3      0.54     210.9     581.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449788.4      0.54     210.6     581.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449796.4      0.54     210.3     581.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449797.5      0.54     210.3     581.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449814.2      0.54     209.4     581.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449827.3      0.54     208.8     581.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449842.7      0.54     208.5     581.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449862.7      0.54     207.8     581.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449872.2      0.54     207.2     581.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449881.5      0.54     207.0     581.2 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449890.8      0.54     206.9     581.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449902.8      0.54     206.6     581.2 path/path/path/genblk1.add_in_reg[39]/D
    0:04:27  449919.0      0.54     206.0     581.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449919.3      0.54     205.9     581.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449919.3      0.54     205.9     581.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449920.9      0.53     205.9     581.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449932.1      0.53     205.6     581.2 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449941.4      0.53     205.2     581.2 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449945.4      0.53     205.1     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449960.8      0.53     204.5     581.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449976.5      0.53     203.8     581.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449977.0      0.53     203.7     581.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449991.4      0.53     203.0     581.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449995.4      0.53     202.9     581.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449997.5      0.53     202.8     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449997.5      0.53     202.8     581.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:28  450007.1      0.53     202.5     581.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:28  450007.1      0.53     202.5     581.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:29  450012.4      0.53     202.2     581.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  450023.8      0.53     201.9     581.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:29  450032.9      0.53     201.7     581.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:29  450053.6      0.53     201.2     581.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:29  450053.4      0.53     201.2     581.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:29  450065.6      0.53     201.0     581.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:29  450083.4      0.53     200.3     581.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  450082.9      0.53     200.3     581.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:29  450082.9      0.53     200.3     581.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:29  450099.1      0.53     199.5     581.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  450099.9      0.53     199.5     581.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:29  450100.5      0.53     199.4     581.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:30  450116.4      0.52     198.6     581.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  450123.1      0.52     198.4     581.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:30  450131.8      0.52     198.2     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:30  450131.8      0.52     198.2     581.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:30  450139.3      0.52     198.0     581.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:30  450156.8      0.52     197.6     581.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:30  450166.2      0.52     197.4     581.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:31  450199.7      0.52     196.1     581.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  450218.8      0.52     195.7     581.2 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:31  450249.9      0.52     195.0     581.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:31  450262.4      0.52     194.7     581.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:31  450275.5      0.52     193.9     581.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  450275.5      0.52     193.8     581.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:31  450294.9      0.52     193.0     581.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  450307.4      0.52     192.4     581.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  450322.6      0.52     191.8     581.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  450336.9      0.52     191.3     581.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  450350.2      0.52     190.6     581.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  450366.7      0.52     190.0     581.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  450366.7      0.51     190.0     581.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:32  450402.9      0.51     188.8     605.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  450402.9      0.51     188.7     605.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:32  450409.0      0.51     188.5     605.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:32  450416.5      0.51     188.3     605.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:32  450435.3      0.51     187.6     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:32  450459.3      0.51     186.8     605.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:32  450463.0      0.51     186.8     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:32  450467.5      0.51     186.6     605.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:32  450466.2      0.51     186.6     605.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:32  450486.2      0.51     185.8     605.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450500.0      0.51     185.5     605.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:33  450500.0      0.51     185.5     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:33  450510.1      0.51     184.9     605.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450520.5      0.51     184.7     605.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:33  450542.8      0.51     183.9     605.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450562.2      0.50     183.0     605.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450575.8      0.50     182.5     605.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:33  450576.9      0.50     182.5     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:33  450587.0      0.50     181.9     605.4 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:33  450593.4      0.50     181.8     605.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450596.3      0.50     181.7     605.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:34  450599.7      0.50     181.5     605.4 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450617.0      0.50     181.2     605.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450617.0      0.50     181.1     605.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450631.1      0.50     180.9     605.4 path/path/path/genblk1.add_in_reg[39]/D
    0:04:34  450641.5      0.50     180.7     605.4 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450650.8      0.50     180.5     605.4 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450673.4      0.50     180.2     605.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450692.6      0.50     179.5     605.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  450697.9      0.50     179.2     605.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  450699.5      0.50     179.1     605.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:34  450707.2      0.50     179.0     605.4 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450720.0      0.49     178.8     605.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450729.0      0.49     178.4     605.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450748.2      0.49     178.0     605.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:35  450748.2      0.49     178.0     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450748.2      0.49     178.0     605.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450765.5      0.49     176.8     605.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450784.1      0.49     176.2     605.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450784.9      0.49     176.1     605.4 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450785.4      0.49     176.0     605.4 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450785.4      0.49     175.9     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450785.4      0.49     175.9     605.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450784.9      0.49     175.9     605.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450795.5      0.49     175.7     605.4 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450796.8      0.49     175.6     605.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450803.2      0.49     175.5     605.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450803.5      0.49     175.5     605.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450803.5      0.49     175.4     605.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450804.3      0.49     175.4     605.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450812.0      0.49     174.9     605.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450829.3      0.48     174.1     605.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450829.3      0.48     174.1     605.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450837.5      0.48     173.8     605.4 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450839.9      0.48     173.7     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450839.7      0.48     173.6     605.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450842.6      0.48     173.6     605.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450854.3      0.48     173.0     605.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450854.3      0.48     172.9     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450854.3      0.48     172.9     605.4 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:37  450861.5      0.48     172.4     605.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450861.5      0.48     172.4     605.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450870.8      0.48     172.1     605.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450880.1      0.48     171.6     605.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450880.4      0.48     171.6     605.4 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450892.9      0.48     171.2     605.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450904.3      0.48     170.7     605.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450906.2      0.48     170.6     605.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450910.2      0.48     170.4     605.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450921.6      0.48     170.2     605.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450921.6      0.48     170.2     605.4 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450936.0      0.48     169.5     605.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450936.2      0.48     169.2     605.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450936.2      0.48     169.2     605.4 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:38  450942.6      0.47     169.1     605.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450949.8      0.47     168.5     605.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450964.7      0.47     168.3     605.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450966.0      0.47     168.3     605.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450966.0      0.47     168.2     605.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450982.0      0.47     167.7     605.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450981.7      0.47     167.6     605.4 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450981.7      0.47     167.6     605.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450998.5      0.47     167.4     629.6 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451001.4      0.47     167.3     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451001.4      0.47     167.2     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451006.5      0.47     167.0     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451009.6      0.47     166.9     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451014.4      0.47     166.8     629.6 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451014.4      0.47     166.8     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451016.8      0.47     166.7     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451016.8      0.47     166.6     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451024.8      0.47     166.2     629.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  451024.8      0.47     166.2     629.6 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:39  451039.7      0.47     165.8     629.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  451051.7      0.47     165.6     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:40  451072.2      0.47     165.2     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:40  451075.1      0.47     165.1     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:40  451080.4      0.47     164.8     629.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  451089.7      0.47     164.3     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:40  451108.6      0.47     163.4     629.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  451128.0      0.47     162.8     629.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  451132.8      0.47     162.4     629.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  451146.1      0.47     161.9     629.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  451145.8      0.47     161.9     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:40  451160.2      0.46     161.3     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:41  451178.0      0.46     161.0     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:41  451178.8      0.46     161.0     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:41  451193.4      0.46     160.7     629.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  451206.2      0.46     160.2     629.6 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:41  451216.3      0.46     159.8     629.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  451225.4      0.46     159.5     629.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  451234.1      0.46     159.2     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  451247.7      0.45     159.0     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:41  451254.9      0.45     158.7     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:42  451267.4      0.45     158.4     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:42  451279.6      0.45     158.0     629.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  451290.3      0.45     157.8     629.6 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:42  451295.9      0.45     157.5     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:42  451306.0      0.45     157.2     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:42  451319.5      0.45     156.7     629.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  451331.2      0.45     156.4     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:42  451345.1      0.45     156.1     629.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  451356.2      0.44     155.8     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:43  451368.7      0.44     155.4     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:43  451380.4      0.44     155.0     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:43  451392.2      0.44     154.5     629.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:43  451404.4      0.44     154.3     629.6 path/path/path/genblk1.add_in_reg[39]/D
    0:04:43  451413.2      0.44     153.9     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:43  451422.7      0.44     153.6     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:43  451433.4      0.44     153.3     629.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  451445.9      0.44     152.8     629.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  451460.2      0.44     152.5     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:43  451473.8      0.44     152.1     629.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  451484.2      0.44     151.8     629.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  451493.2      0.43     151.4     629.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  451502.8      0.43     151.1     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  451514.5      0.43     150.7     629.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  451524.6      0.43     150.5     629.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  451534.5      0.43     150.1     629.6 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:44  451546.4      0.43     149.8     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:44  451556.0      0.43     149.5     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:44  451568.0      0.43     149.1     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:44  451583.1      0.43     148.6     629.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  451595.4      0.43     148.2     629.6 path/path/path/genblk1.add_in_reg[39]/D
    0:04:44  451606.3      0.43     147.8     629.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  451614.5      0.43     147.5     629.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  451623.0      0.43     147.2     629.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451632.9      0.43     146.8     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451644.3      0.43     146.5     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451654.2      0.42     146.2     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451662.4      0.42     145.9     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451670.9      0.42     145.6     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451678.4      0.42     145.3     629.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451686.3      0.42     145.2     629.6 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451697.8      0.42     144.8     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451709.8      0.42     144.5     629.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451720.4      0.42     144.2     629.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451730.8      0.42     143.8     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451739.5      0.42     143.4     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451750.2      0.42     143.1     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451761.4      0.42     142.9     629.6 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451776.0      0.42     142.4     629.6 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:46  451785.0      0.42     142.1     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451792.7      0.42     141.8     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451797.8      0.42     141.7     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451806.0      0.42     141.4     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451811.6      0.42     141.3     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451822.3      0.41     140.8     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451828.9      0.41     140.6     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451840.6      0.41     140.3     629.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  451847.5      0.41     140.0     629.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  451862.4      0.41     139.6     629.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  451871.2      0.41     139.2     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451882.9      0.41     138.8     629.6 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451894.9      0.41     138.5     629.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  451904.2      0.41     138.3     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451913.5      0.41     137.8     629.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  451926.0      0.41     137.4     629.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  451947.6      0.41     137.1     653.9 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451958.7      0.41     136.8     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451970.4      0.41     136.4     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451985.6      0.41     136.0     653.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  451999.2      0.40     135.6     653.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  452014.3      0.40     135.1     653.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  452022.8      0.40     134.8     653.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:47  452032.9      0.40     134.5     653.9 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:47  452038.8      0.40     134.3     653.9 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:47  452038.8      0.40     134.3     653.9 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452048.6      0.40     134.1     653.9 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452053.4      0.40     134.0     653.9 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452067.5      0.40     133.6     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452077.4      0.40     133.3     653.9 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452083.8      0.40     133.1     653.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452103.2      0.40     132.7     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452108.8      0.40     132.6     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452120.7      0.40     132.2     653.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452128.2      0.40     132.0     653.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452134.8      0.40     132.0     653.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452142.5      0.40     131.8     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452151.8      0.40     131.5     653.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452158.8      0.40     131.3     653.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:48  452166.2      0.39     131.0     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:49  452174.7      0.39     130.8     653.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452177.1      0.39     130.7     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:49  452187.8      0.39     130.6     653.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452197.1      0.39     130.4     653.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452202.4      0.39     130.3     653.9 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:49  452206.1      0.39     130.2     653.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452216.5      0.39     130.0     653.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452225.8      0.39     129.7     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:49  452238.3      0.39     129.3     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:49  452249.7      0.39     128.9     653.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452259.6      0.39     128.5     653.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452264.6      0.39     128.4     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:49  452274.2      0.39     128.2     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:49  452285.6      0.39     127.9     653.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452303.7      0.39     127.3     653.9 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452310.4      0.39     127.1     653.9 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:50  452316.2      0.39     127.0     653.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452322.9      0.39     126.8     653.9 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452328.7      0.39     126.6     653.9 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452339.1      0.39     126.2     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452346.0      0.38     126.1     653.9 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:50  452354.0      0.38     125.8     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452363.3      0.38     125.6     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452372.1      0.38     125.4     653.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452380.9      0.38     125.1     653.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452392.8      0.38     124.8     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452404.3      0.38     124.4     653.9 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:50  452412.8      0.38     124.2     653.9 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:51  452419.4      0.38     124.1     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452426.4      0.38     124.0     653.9 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:51  452431.9      0.38     123.9     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:51  452443.1      0.38     123.6     653.9 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:51  452454.3      0.38     123.4     653.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452455.9      0.38     123.3     653.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452464.1      0.38     123.1     653.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452464.9      0.38     123.1     653.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452471.6      0.38     123.0     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:51  452477.2      0.38     122.8     653.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452484.3      0.38     122.6     653.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452493.1      0.38     122.3     653.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452500.6      0.38     122.0     653.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452507.2      0.38     121.9     653.9 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:52  452513.9      0.38     121.6     653.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:52  452522.9      0.37     121.3     653.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452532.8      0.37     121.3     653.9 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:52  452541.0      0.37     121.0     653.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452550.8      0.37     120.8     653.9 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:52  452558.0      0.37     120.7     653.9 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:52  452564.9      0.37     120.4     653.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452572.7      0.37     120.3     653.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452579.8      0.37     120.0     653.9 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:52  452588.4      0.37     119.8     653.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452591.5      0.37     119.6     653.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452598.2      0.37     119.4     653.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452602.7      0.37     119.3     653.9 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452606.7      0.37     119.1     653.9 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452612.6      0.37     118.9     653.9 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452621.1      0.37     118.7     653.9 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452628.8      0.37     118.5     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452635.4      0.37     118.3     653.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452642.6      0.37     118.1     653.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452645.5      0.37     118.0     653.9 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452650.6      0.37     117.8     653.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452653.5      0.37     117.7     653.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452659.9      0.37     117.6     653.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452666.0      0.37     117.4     653.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452673.7      0.36     117.1     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452679.3      0.36     116.9     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452685.2      0.36     116.6     653.9 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452692.9      0.36     116.5     653.9 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452698.2      0.36     116.4     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452705.4      0.36     116.2     653.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452713.4      0.36     116.1     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452717.1      0.36     116.1     653.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  452723.2      0.36     116.0     653.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  452730.4      0.36     115.9     653.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452736.5      0.36     115.8     653.9 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452738.1      0.36     115.8     653.9 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452743.7      0.36     115.8     653.9 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452753.3      0.36     115.5     653.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  452754.9      0.36     115.4     653.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452764.2      0.36     115.2     653.9 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452771.6      0.36     115.0     653.9 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452776.9      0.36     114.9     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452784.9      0.36     114.7     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452787.3      0.36     114.6     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452792.9      0.36     114.4     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452799.8      0.36     114.3     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452805.7      0.36     114.0     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452808.3      0.36     114.0     653.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452812.1      0.36     113.9     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452819.2      0.36     113.7     653.9 path/path/path/genblk1.add_in_reg[39]/D
    0:04:55  452826.2      0.36     113.4     653.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452834.9      0.36     113.2     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452842.4      0.35     113.0     653.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452847.4      0.35     112.9     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452852.2      0.35     112.8     653.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452863.7      0.35     112.6     653.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452868.5      0.35     112.5     653.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452876.2      0.35     112.3     653.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452883.3      0.35     112.2     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452889.2      0.35     111.9     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452894.0      0.35     111.8     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452898.5      0.35     111.6     653.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452906.8      0.35     111.4     653.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452913.7      0.35     111.1     653.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452921.7      0.35     110.9     653.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452928.0      0.35     110.8     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452932.0      0.35     110.9     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452936.8      0.35     110.8     653.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452944.8      0.35     110.6     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452950.6      0.35     110.3     653.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452957.6      0.35     109.9     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452964.5      0.35     109.8     653.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452973.5      0.35     109.6     653.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452981.2      0.35     109.5     653.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452986.6      0.35     109.3     653.9 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452992.7      0.35     109.2     653.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452995.6      0.34     109.0     653.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  453002.8      0.34     108.9     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:57  453009.7      0.34     108.8     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:57  453013.7      0.34     108.7     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  453022.2      0.34     108.6     653.9 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:57  453023.8      0.34     108.5     653.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  453029.1      0.34     108.3     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:57  453033.4      0.34     108.3     653.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:57  453036.8      0.34     108.2     653.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  453040.8      0.34     108.1     653.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  453046.7      0.34     107.9     653.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  453048.5      0.34     107.8     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  453052.0      0.34     107.5     653.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  453061.8      0.34     107.1     653.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453067.2      0.34     107.0     653.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453068.2      0.34     107.0     653.9 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:58  453073.5      0.34     106.8     653.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453082.0      0.34     106.5     653.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453085.8      0.34     106.5     653.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:58  453090.3      0.34     106.5     653.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453095.6      0.34     106.3     653.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:58  453103.3      0.34     106.1     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:58  453111.6      0.34     106.1     653.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453116.1      0.34     106.0     653.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453116.9      0.34     106.0     653.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453120.9      0.34     106.0     653.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  453126.2      0.34     106.1     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:58  453127.0      0.34     106.0     653.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453133.1      0.34     105.8     653.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453137.9      0.34     105.6     653.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453140.3      0.34     105.5     653.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453144.3      0.34     105.4     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453151.5      0.33     105.2     653.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453154.7      0.33     105.1     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:59  453158.7      0.33     105.0     653.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453163.7      0.33     104.9     653.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453168.0      0.33     104.8     653.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453172.5      0.33     104.6     653.9 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:59  453177.0      0.33     104.5     653.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453190.0      0.33     104.3     678.1 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:59  453194.8      0.33     104.2     678.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453196.4      0.33     104.1     678.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453202.8      0.33     104.0     678.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:59  453208.4      0.33     103.9     678.1 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:59  453214.5      0.33     103.8     678.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453220.4      0.33     103.6     678.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453228.1      0.33     103.5     678.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453229.7      0.33     103.4     678.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453235.3      0.33     103.2     678.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453239.8      0.33     103.2     678.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453244.0      0.33     103.1     678.1 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:00  453245.6      0.33     103.0     678.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453250.7      0.33     102.8     678.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453254.2      0.33     102.7     678.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453259.7      0.33     102.7     678.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:00  453262.4      0.33     102.6     678.1 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:00  453269.6      0.33     102.3     678.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453276.8      0.33     102.2     678.1 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:00  453281.3      0.33     102.1     678.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453284.5      0.33     102.0     678.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453287.9      0.33     102.0     678.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453291.9      0.33     101.9     678.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453295.9      0.33     101.8     678.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453300.7      0.33     101.7     678.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:01  453302.6      0.33     101.7     678.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:01  453303.4      0.33     101.6     678.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  453305.8      0.33     101.6     678.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  453307.4      0.33     101.5     678.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  453310.0      0.33     101.4     678.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  453314.3      0.32     101.4     678.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  453314.3      0.32     101.4     678.1 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:01  453314.3      0.32     101.4     678.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  453319.1      0.32     101.3     678.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453319.9      0.32     101.2     678.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453319.3      0.32     101.1     678.1                          
    0:05:05  452667.1      0.32     101.1     678.1                          
    0:05:05  452667.1      0.32     101.1     678.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:05  452667.1      0.32     101.1     678.1                          
    0:05:05  452657.2      0.32     100.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452666.6      0.32     100.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452674.5      0.32     100.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452676.9      0.32      99.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452684.4      0.32      99.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452684.4      0.32      99.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452684.4      0.32      99.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452688.4      0.32      99.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:06  452688.4      0.32      99.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452690.8      0.32      99.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:06  452693.2      0.32      99.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:06  452695.8      0.32      99.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452712.3      0.32      98.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452724.3      0.32      97.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  452725.1      0.32      97.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:07  452725.1      0.32      97.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:07  452725.1      0.32      97.7       0.0                          
    0:05:08  452725.1      0.32      97.7       0.0                          
    0:05:21  452246.5      0.32      97.6       0.0                          
    0:05:25  452140.1      0.32      97.7       0.0                          
    0:05:29  452091.5      0.32      97.7       0.0                          
    0:05:31  452072.8      0.33      97.8       0.0                          
    0:05:31  452054.8      0.33      98.0       0.0                          
    0:05:31  452054.8      0.33      98.0       0.0                          
    0:05:33  452054.8      0.33      98.0       0.0                          
    0:05:36  451728.1      0.33      99.0       0.0                          
    0:05:36  451727.3      0.33      99.0       0.0                          
    0:05:37  451727.3      0.33      99.0       0.0                          
    0:05:37  451727.3      0.33      99.0       0.0                          
    0:05:37  451727.3      0.33      99.0       0.0                          
    0:05:37  451727.3      0.33      99.0       0.0                          
    0:05:37  451727.3      0.33      99.0       0.0                          
    0:05:37  451729.4      0.33      98.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:38  451731.3      0.33      98.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  451731.6      0.33      98.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:38  451732.9      0.33      98.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:38  451739.8      0.32      98.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  451743.5      0.32      98.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  451755.2      0.32      97.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  451766.7      0.32      97.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  451786.9      0.32      96.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  451790.6      0.32      96.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:38  451791.7      0.32      96.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:38  451792.2      0.32      96.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  451792.5      0.32      96.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  451792.5      0.32      96.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:39  451795.1      0.32      96.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  451795.1      0.32      96.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:39  451804.2      0.32      95.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  451806.3      0.32      95.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:39  451810.3      0.32      95.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:39  451812.7      0.32      95.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:39  451817.5      0.32      95.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:40  451827.1      0.32      95.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:40  451826.5      0.32      95.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:40  451826.3      0.32      95.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  451826.5      0.32      95.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  451828.9      0.32      95.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  451828.9      0.32      95.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:40  451828.9      0.32      95.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:40  451838.5      0.32      94.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:40  451838.5      0.32      94.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  451851.8      0.32      94.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  451857.4      0.32      94.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:41  451857.4      0.32      94.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:41  451861.9      0.32      93.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  451868.3      0.32      93.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:41  451869.6      0.32      93.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:41  451882.4      0.32      93.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  451894.6      0.32      92.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  451896.5      0.32      92.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:41  451896.5      0.32      92.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  451897.3      0.32      92.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:41  451900.5      0.32      92.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:41  451901.8      0.32      92.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  451906.3      0.32      92.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:42  451908.7      0.32      92.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  451908.7      0.32      92.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  451908.7      0.32      92.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:42  451910.1      0.32      92.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:42  451911.6      0.32      92.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:42  451911.9      0.32      92.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:42  451911.9      0.32      92.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  451917.5      0.32      92.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:42  451918.8      0.32      91.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:44  451912.4      0.32      91.9       0.0                          
    0:05:44  451797.5      0.32      91.9       0.0                          
    0:05:44  451715.3      0.32      91.9       0.0                          
    0:05:57  451604.7      0.32      91.9       0.0                          
    0:05:58  451522.0      0.32      91.9       0.0                          
    0:05:58  451431.8      0.32      91.9       0.0                          
    0:05:59  451341.6      0.32      91.9       0.0                          
    0:05:59  451246.6      0.32      91.9       0.0                          
    0:05:59  451150.1      0.32      91.9       0.0                          
    0:06:00  451053.5      0.32      91.9       0.0                          
    0:06:00  450958.6      0.32      91.9       0.0                          
    0:06:00  450862.8      0.32      91.9       0.0                          
    0:06:01  450768.6      0.32      91.9       0.0                          
    0:06:01  450673.7      0.32      91.9       0.0                          
    0:06:02  450578.7      0.32      91.9       0.0                          
    0:06:02  450486.2      0.32      91.9       0.0                          
    0:06:02  450384.8      0.32      91.8       0.0                          
    0:06:03  450286.7      0.32      91.8       0.0                          
    0:06:03  450192.5      0.32      91.8       0.0                          
    0:06:04  450091.9      0.32      91.7       0.0                          
    0:06:04  449997.0      0.32      91.7       0.0                          
    0:06:04  449896.4      0.32      91.7       0.0                          
    0:06:05  449794.3      0.32      91.7       0.0                          
    0:06:05  449693.7      0.32      91.7       0.0                          
    0:06:05  449593.2      0.32      91.6       0.0                          
    0:06:06  449491.8      0.32      91.6       0.0                          
    0:06:06  449389.7      0.32      91.5       0.0                          
    0:06:07  449291.5      0.32      91.5       0.0                          
    0:06:07  449190.2      0.32      91.5       0.0                          
    0:06:08  449097.6      0.32      91.5       0.0                          
    0:06:08  449001.1      0.32      91.5       0.0                          
    0:06:08  448900.5      0.32      91.5       0.0                          
    0:06:09  448800.0      0.32      91.5       0.0                          
    0:06:09  448696.2      0.32      91.4       0.0                          
    0:06:10  448586.1      0.32      91.4       0.0                          
    0:06:10  448474.4      0.32      91.4       0.0                          
    0:06:11  448364.3      0.32      91.4       0.0                          
    0:06:12  448252.6      0.32      91.4       0.0                          
    0:06:12  448141.6      0.32      91.4       0.0                          
    0:06:13  448030.7      0.32      91.4       0.0                          
    0:06:13  447919.8      0.32      91.4       0.0                          
    0:06:14  447808.9      0.32      91.4       0.0                          
    0:06:14  447696.3      0.32      91.4       0.0                          
    0:06:15  447585.4      0.32      91.4       0.0                          
    0:06:16  447474.5      0.32      91.4       0.0                          
    0:06:16  447363.6      0.32      91.4       0.0                          
    0:06:17  447252.7      0.32      91.4       0.0                          
    0:06:17  447141.7      0.32      91.4       0.0                          
    0:06:18  447030.8      0.32      91.4       0.0                          
    0:06:18  446919.9      0.32      91.4       0.0                          
    0:06:19  446808.2      0.32      91.4       0.0                          
    0:06:20  446698.0      0.32      91.4       0.0                          
    0:06:20  446586.3      0.32      91.4       0.0                          
    0:06:21  446457.9      0.32      91.4       0.0                          
    0:06:21  446327.0      0.32      91.4       0.0                          
    0:06:22  446184.9      0.32      91.4       0.0                          
    0:06:22  446054.1      0.32      91.4       0.0                          
    0:06:23  445912.0      0.32      91.4       0.0                          
    0:06:23  445781.1      0.32      91.4       0.0                          
    0:06:24  445639.1      0.32      91.4       0.0                          
    0:06:24  445508.2      0.32      91.4       0.0                          
    0:06:25  445366.2      0.32      91.4       0.0                          
    0:06:25  445235.3      0.32      91.4       0.0                          
    0:06:26  445093.3      0.32      91.4       0.0                          
    0:06:26  444962.4      0.32      91.4       0.0                          
    0:06:27  444820.4      0.32      91.4       0.0                          
    0:06:27  444689.5      0.32      91.4       0.0                          
    0:06:28  444547.4      0.32      91.4       0.0                          
    0:06:29  444416.6      0.32      91.4       0.0                          
    0:06:29  444274.5      0.32      91.4       0.0                          
    0:06:30  444143.7      0.32      91.4       0.0                          
    0:06:30  444001.6      0.32      91.4       0.0                          
    0:06:31  443870.7      0.32      91.4       0.0                          
    0:06:31  443728.7      0.32      91.4       0.0                          
    0:06:32  443607.4      0.32      91.4       0.0                          
    0:06:32  443579.2      0.32      91.4       0.0                          
    0:06:32  443557.4      0.32      91.4       0.0                          
    0:06:32  443549.4      0.32      91.4       0.0                          
    0:06:32  443532.1      0.32      91.4       0.0                          
    0:06:32  443492.2      0.32      91.4       0.0                          
    0:06:33  443477.3      0.32      91.4       0.0                          
    0:06:35  443464.8      0.32      91.4       0.0                          
    0:06:36  443453.1      0.32      91.3       0.0                          
    0:06:36  443450.7      0.32      91.3       0.0                          
    0:06:37  443449.1      0.32      91.2       0.0                          
    0:06:37  443445.9      0.32      91.1       0.0                          
    0:06:45  443444.3      0.32      91.1       0.0                          
    0:06:48  443442.2      0.32      91.1       0.0                          
    0:06:48  443434.8      0.32      91.0       0.0                          
    0:06:49  443427.3      0.32      91.0       0.0                          
    0:06:49  443423.6      0.32      91.0       0.0                          
    0:06:49  443421.7      0.32      91.0       0.0                          
    0:06:51  443418.5      0.32      91.0       0.0                          
    0:06:52  443394.6      0.33      91.7       0.0                          
    0:06:52  443394.6      0.33      91.7       0.0                          
    0:06:52  443394.6      0.33      91.7       0.0                          
    0:06:52  443394.6      0.33      91.7       0.0                          
    0:06:52  443394.6      0.33      91.7       0.0                          
    0:06:52  443394.6      0.33      91.7       0.0                          
    0:06:53  443399.4      0.32      91.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:53  443408.7      0.32      91.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:53  443409.8      0.32      91.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:53  443418.5      0.32      91.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  443421.7      0.32      90.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  443430.5      0.32      90.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  443431.0      0.32      90.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:53  443441.4      0.32      90.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  443442.2      0.32      90.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  443447.5      0.32      90.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:53  443451.0      0.32      89.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:53  443452.6      0.32      89.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:54  443463.0      0.32      89.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  443465.6      0.32      89.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:54  443467.7      0.32      89.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:06:54  443468.5      0.32      89.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:54  443483.4      0.32      88.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:06:54  443488.0      0.32      88.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  443488.0      0.32      88.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:54  443488.8      0.32      88.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:55  443490.9      0.31      88.4       0.0                          
    0:06:55  443494.6      0.31      88.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:55  443500.7      0.31      88.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  443500.7      0.31      88.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:55  443500.7      0.31      88.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  443500.7      0.31      88.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:55  443500.7      0.31      88.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:06:55  443502.1      0.31      88.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:55  443504.5      0.31      87.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  443505.3      0.31      87.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:56  443506.8      0.31      87.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:56  443506.8      0.31      87.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:06:56  443506.8      0.31      87.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:56  443507.4      0.31      87.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:56  443516.2      0.31      87.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:06:56  443516.2      0.31      87.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443516.7      0.31      87.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443519.3      0.31      87.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:57  443530.0      0.31      87.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443541.4      0.31      87.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:57  443549.4      0.31      87.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443552.3      0.31      87.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443554.7      0.31      87.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:57  443555.0      0.31      87.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443555.0      0.31      87.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443559.2      0.31      86.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443565.4      0.31      86.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443571.5      0.31      86.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443575.2      0.31      86.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443577.3      0.31      86.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:06:58  443581.9      0.31      86.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443586.4      0.31      86.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443593.6      0.30      86.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:58  443598.6      0.30      86.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443602.6      0.30      86.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443605.0      0.30      86.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443610.6      0.30      85.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443617.5      0.30      85.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443625.5      0.30      85.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:06:59  443633.2      0.30      85.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443636.4      0.30      85.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443643.3      0.30      85.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443648.1      0.30      85.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443650.2      0.30      85.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443655.5      0.30      85.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443661.4      0.30      85.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:06:59  443668.0      0.30      85.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443676.0      0.30      84.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443680.3      0.30      84.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:59  443683.5      0.30      84.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443688.5      0.30      84.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  443692.8      0.30      84.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:00  443697.3      0.30      84.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443703.4      0.30      84.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443712.2      0.29      84.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  443721.8      0.29      84.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443726.8      0.29      83.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443729.5      0.29      83.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443739.6      0.29      83.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443742.3      0.29      83.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443745.7      0.29      83.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  443745.7      0.29      83.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  443745.7      0.29      83.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  443750.0      0.29      83.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443751.0      0.29      83.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443751.8      0.29      83.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443755.8      0.29      83.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443761.7      0.29      82.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443765.4      0.29      82.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443768.9      0.29      82.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443772.3      0.29      82.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443772.3      0.29      82.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:01  443773.6      0.29      82.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  443781.6      0.29      82.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  443785.6      0.29      82.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443786.4      0.29      82.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443792.8      0.29      82.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443796.0      0.29      82.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443798.4      0.29      82.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443802.6      0.29      82.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443805.0      0.29      82.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443811.9      0.29      81.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443815.1      0.29      81.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443818.6      0.29      81.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443822.1      0.29      81.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443824.7      0.29      81.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443828.7      0.29      81.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443833.5      0.29      81.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  443833.5      0.29      81.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1811 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 15:07:22 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             208916.401218
Buf/Inv area:                     8508.275921
Noncombinational area:          234917.093796
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                443833.495014
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 15:07:41 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  88.5698 mW   (89%)
  Net Switching Power  =  10.6642 mW   (11%)
                         ---------
Total Dynamic Power    =  99.2340 mW  (100%)

Cell Leakage Power     =   9.1169 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.3970e+04        1.0108e+03        3.9961e+06        8.8976e+04  (  82.12%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.6017e+03        9.6533e+03        5.1207e+06        1.9376e+04  (  17.88%)
--------------------------------------------------------------------------------------------------
Total          8.8572e+04 uW     1.0664e+04 uW     9.1169e+06 nW     1.0835e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 15:07:42 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[17].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[17].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[17].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[17].path/path/add_42/A[0] (mac_b20_g1_15_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[17].path/path/add_42/U8/ZN (AND2_X1)       0.04       0.13 f
  path/genblk1[17].path/path/add_42/U2/ZN (NAND2_X1)      0.03       0.16 r
  path/genblk1[17].path/path/add_42/U122/ZN (NAND3_X1)
                                                          0.04       0.19 f
  path/genblk1[17].path/path/add_42/U219/ZN (NAND2_X1)
                                                          0.03       0.23 r
  path/genblk1[17].path/path/add_42/U67/ZN (NAND3_X1)     0.04       0.26 f
  path/genblk1[17].path/path/add_42/U110/ZN (NAND2_X1)
                                                          0.04       0.30 r
  path/genblk1[17].path/path/add_42/U37/ZN (NAND3_X1)     0.04       0.33 f
  path/genblk1[17].path/path/add_42/U176/ZN (NAND2_X1)
                                                          0.04       0.37 r
  path/genblk1[17].path/path/add_42/U135/ZN (NAND3_X1)
                                                          0.04       0.41 f
  path/genblk1[17].path/path/add_42/U182/ZN (NAND2_X1)
                                                          0.03       0.44 r
  path/genblk1[17].path/path/add_42/U185/ZN (NAND3_X1)
                                                          0.03       0.47 f
  path/genblk1[17].path/path/add_42/U1_6/CO (FA_X1)       0.09       0.56 f
  path/genblk1[17].path/path/add_42/U1_7/CO (FA_X1)       0.09       0.65 f
  path/genblk1[17].path/path/add_42/U1_8/CO (FA_X1)       0.09       0.74 f
  path/genblk1[17].path/path/add_42/U1_9/CO (FA_X1)       0.09       0.83 f
  path/genblk1[17].path/path/add_42/U1_10/CO (FA_X1)      0.10       0.93 f
  path/genblk1[17].path/path/add_42/U52/ZN (NAND2_X1)     0.04       0.97 r
  path/genblk1[17].path/path/add_42/U54/ZN (NAND3_X1)     0.04       1.01 f
  path/genblk1[17].path/path/add_42/U93/ZN (NAND2_X1)     0.04       1.04 r
  path/genblk1[17].path/path/add_42/U95/ZN (NAND3_X1)     0.04       1.08 f
  path/genblk1[17].path/path/add_42/U165/ZN (NAND2_X1)
                                                          0.04       1.12 r
  path/genblk1[17].path/path/add_42/U133/ZN (NAND3_X1)
                                                          0.04       1.16 f
  path/genblk1[17].path/path/add_42/U170/ZN (NAND2_X1)
                                                          0.04       1.19 r
  path/genblk1[17].path/path/add_42/U173/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[17].path/path/add_42/U105/ZN (NAND2_X1)
                                                          0.03       1.26 r
  path/genblk1[17].path/path/add_42/U66/ZN (NAND3_X1)     0.04       1.30 f
  path/genblk1[17].path/path/add_42/U201/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[17].path/path/add_42/U132/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[17].path/path/add_42/U207/ZN (NAND2_X1)
                                                          0.03       1.40 r
  path/genblk1[17].path/path/add_42/U210/ZN (NAND3_X1)
                                                          0.03       1.44 f
  path/genblk1[17].path/path/add_42/U1_18/CO (FA_X1)      0.09       1.53 f
  path/genblk1[17].path/path/add_42/U1_19/CO (FA_X1)      0.10       1.62 f
  path/genblk1[17].path/path/add_42/U87/ZN (NAND2_X1)     0.04       1.66 r
  path/genblk1[17].path/path/add_42/U89/ZN (NAND3_X1)     0.04       1.70 f
  path/genblk1[17].path/path/add_42/U127/ZN (NAND2_X1)
                                                          0.04       1.74 r
  path/genblk1[17].path/path/add_42/U129/ZN (NAND3_X1)
                                                          0.04       1.78 f
  path/genblk1[17].path/path/add_42/U58/ZN (NAND2_X1)     0.04       1.81 r
  path/genblk1[17].path/path/add_42/U60/ZN (NAND3_X1)     0.04       1.85 f
  path/genblk1[17].path/path/add_42/U153/ZN (NAND2_X1)
                                                          0.04       1.89 r
  path/genblk1[17].path/path/add_42/U120/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[17].path/path/add_42/U158/ZN (NAND2_X1)
                                                          0.04       1.96 r
  path/genblk1[17].path/path/add_42/U161/ZN (NAND3_X1)
                                                          0.04       2.00 f
  path/genblk1[17].path/path/add_42/U99/ZN (NAND2_X1)     0.03       2.03 r
  path/genblk1[17].path/path/add_42/U101/ZN (NAND3_X1)
                                                          0.05       2.07 f
  path/genblk1[17].path/path/add_42/U17/ZN (NAND2_X1)     0.04       2.11 r
  path/genblk1[17].path/path/add_42/U130/ZN (NAND3_X1)
                                                          0.03       2.14 f
  path/genblk1[17].path/path/add_42/U195/ZN (NAND2_X1)
                                                          0.03       2.17 r
  path/genblk1[17].path/path/add_42/U198/ZN (NAND3_X1)
                                                          0.03       2.20 f
  path/genblk1[17].path/path/add_42/U1_28/CO (FA_X1)      0.09       2.29 f
  path/genblk1[17].path/path/add_42/U1_29/CO (FA_X1)      0.09       2.39 f
  path/genblk1[17].path/path/add_42/U1_30/CO (FA_X1)      0.09       2.48 f
  path/genblk1[17].path/path/add_42/U1_31/CO (FA_X1)      0.09       2.57 f
  path/genblk1[17].path/path/add_42/U1_32/CO (FA_X1)      0.10       2.66 f
  path/genblk1[17].path/path/add_42/U73/ZN (NAND2_X1)     0.04       2.70 r
  path/genblk1[17].path/path/add_42/U61/ZN (NAND3_X1)     0.04       2.74 f
  path/genblk1[17].path/path/add_42/U116/ZN (NAND2_X1)
                                                          0.03       2.78 r
  path/genblk1[17].path/path/add_42/U119/ZN (NAND3_X1)
                                                          0.04       2.81 f
  path/genblk1[17].path/path/add_42/U141/ZN (NAND2_X1)
                                                          0.04       2.85 r
  path/genblk1[17].path/path/add_42/U143/ZN (NAND3_X1)
                                                          0.04       2.89 f
  path/genblk1[17].path/path/add_42/U147/ZN (NAND2_X1)
                                                          0.03       2.92 r
  path/genblk1[17].path/path/add_42/U149/ZN (NAND3_X1)
                                                          0.04       2.95 f
  path/genblk1[17].path/path/add_42/U1_37/CO (FA_X1)      0.10       3.05 f
  path/genblk1[17].path/path/add_42/U13/ZN (NAND2_X1)     0.03       3.08 r
  path/genblk1[17].path/path/add_42/U15/ZN (NAND3_X1)     0.03       3.12 f
  path/genblk1[17].path/path/add_42/U186/ZN (XNOR2_X1)
                                                          0.06       3.17 f
  path/genblk1[17].path/path/add_42/SUM[39] (mac_b20_g1_15_DW01_add_0)
                                                          0.00       3.17 f
  path/genblk1[17].path/path/out[39] (mac_b20_g1_15)      0.00       3.17 f
  path/genblk1[17].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_15)
                                                          0.00       3.17 f
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_15)
                                                          0.00       3.17 f
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/U131/ZN (INV_X1)
                                                          0.03       3.20 r
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/U130/ZN (OAI22_X1)
                                                          0.03       3.23 f
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
