# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hdmi_mmap.srcs/sources_1/bd/mmap/ipshared/ec67/hdl" --include "../../../../hdmi_mmap.srcs/sources_1/bd/mmap/ipshared/70cf/hdl" --include "../../../../hdmi_mmap.srcs/sources_1/bd/mmap/ipshared/85a3" --include "/home/huntingt/tools/xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../hdmi_mmap.srcs/sources_1/new/videogen.v" \
"../../../../hdmi_mmap.srcs/sources_1/new/graphics.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_processing_system7_0_0/sim/mmap_processing_system7_0_0.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_clk_wiz_0/mmap_clk_wiz_0_clk_wiz.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_clk_wiz_0/mmap_clk_wiz_0.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_videogen_0_0/sim/mmap_videogen_0_0.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_vidsel_0_0/sim/mmap_vidsel_0_0.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/sim/mmap.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_xlconstant_0_0/sim/mmap_xlconstant_0_0.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_blk_mem_gen_0_0/sim/mmap_blk_mem_gen_0_0.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_xlconstant_0_1/sim/mmap_xlconstant_0_1.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_line_0_0/sim/mmap_line_0_0.v" \
"../../../../hdmi_mmap.ip_user_files/bd/mmap/ip/mmap_linetest_0_0/sim/mmap_linetest_0_0.v" \
"../../../../hdmi_mmap.srcs/sources_1/bd/mmap/hdl/mmap_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
