#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Nov 25 23:06:08 2017
# Process ID: 609
# Current directory: /home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.runs/synth_1
# Command line: vivado -log calc_top.vds -mode batch -messageDb vivado.pb -notrace -source calc_top.tcl
# Log file: /home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.runs/synth_1/calc_top.vds
# Journal file: /home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source calc_top.tcl -notrace
Command: synth_design -top calc_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 614 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.668 ; gain = 123.078 ; free physical = 1402 ; free virtual = 10170
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calc_top' [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_top_rtl.vhd:40]
INFO: [Synth 8-3491] module 'io_ctrl' declared at '/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/io_ctrl_.vhd:40' bound to instance 'i_io_ctrl' of component 'io_ctrl' [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_top_rtl.vhd:129]
INFO: [Synth 8-638] synthesizing module 'io_ctrl' [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/io_ctrl_rtl.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'io_ctrl' (1#1) [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/io_ctrl_rtl.vhd:41]
INFO: [Synth 8-3491] module 'calc_ctrl' declared at '/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_.vhd:40' bound to instance 'i_calc_ctrl' of component 'calc_ctrl' [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_top_rtl.vhd:149]
INFO: [Synth 8-638] synthesizing module 'calc_ctrl' [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:41]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'calc_ctrl' (2#1) [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_ctrl_rtl.vhd:41]
INFO: [Synth 8-3491] module 'alu' declared at '/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/alu_.vhd:39' bound to instance 'i_alu' of component 'alu' [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_top_rtl.vhd:173]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/alu_rtl.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'alu' (3#1) [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/alu_rtl.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'calc_top' (4#1) [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/calc_top_rtl.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.105 ; gain = 163.516 ; free physical = 1360 ; free virtual = 10128
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.105 ; gain = 163.516 ; free physical = 1360 ; free virtual = 10128
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
Finished Parsing XDC File [/home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.582 ; gain = 0.000 ; free physical = 1194 ; free virtual = 9963
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1194 ; free virtual = 9962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1194 ; free virtual = 9962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1194 ; free virtual = 9962
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_1khzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_button" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swsync" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_s_reg' in module 'calc_ctrl'
INFO: [Synth 8-5544] ROM "dig2_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig1_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig0_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readystate_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sign_o_reg' into 'overflow_o_reg' [/home/helmutresch/WorkDir/XILINX_calculator_project/vhdl/alu_rtl.vhd:105]
INFO: [Synth 8-5544] ROM "workNumber1_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                enterop1 |                              000 |                              000
                enterop2 |                              001 |                              001
                entertyp |                              010 |                              010
               calculate |                              011 |                              011
           displayresult |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_s_reg' using encoding 'sequential' in module 'calc_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1179 ; free virtual = 9947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     12 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  16 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module calc_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	  16 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 10    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1179 ; free virtual = 9947
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "i_calc_ctrl/dig3_o1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_calc_ctrl/dig2_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_calc_ctrl/dig1_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_calc_ctrl/dig0_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_io_ctrl/s_1khzen" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1179 ; free virtual = 9947
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1179 ; free virtual = 9947

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_alu/overflow_o_reg )
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[0]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[1]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[2]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[3]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[4]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[5]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[6]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[7]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[8]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[9]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[10]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[11]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[12]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/led_o_reg[13]' (FDCE) to 'i_calc_ctrl/led_o_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_calc_ctrl/led_o_reg[14] )
WARNING: [Synth 8-3332] Sequential element (i_alu/overflow_o_reg) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[14]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[13]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[12]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[11]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[10]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[9]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[8]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[7]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[6]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[5]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[4]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[3]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[2]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[1]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/led_o_reg[0]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_alu/workNumber2_s_reg[15]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_alu/workNumber2_s_reg[14]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_alu/workNumber2_s_reg[13]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_alu/workNumber2_s_reg[12]) is unused and will be removed from module calc_top.
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/dig1_o_reg[0]' (FDCE) to 'i_calc_ctrl/dig2_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/dig2_o_reg[0]' (FDCE) to 'i_calc_ctrl/dig0_o_reg[0]'
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/dig2_o_reg[0]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/dig1_o_reg[0]) is unused and will be removed from module calc_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1163 ; free virtual = 9931
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1163 ; free virtual = 9931

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1128 ; free virtual = 9896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1114 ; free virtual = 9882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    62|
|4     |LUT2   |    65|
|5     |LUT3   |    11|
|6     |LUT4   |    54|
|7     |LUT5   |    66|
|8     |LUT6   |    96|
|9     |MUXF7  |     1|
|10    |FDCE   |   195|
|11    |FDPE   |     5|
|12    |IBUF   |    22|
|13    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   628|
|2     |  i_alu       |alu       |   213|
|3     |  i_calc_ctrl |calc_ctrl |   198|
|4     |  i_io_ctrl   |io_ctrl   |   166|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.582 ; gain = 459.992 ; free physical = 1098 ; free virtual = 9866
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.582 ; gain = 76.438 ; free physical = 1098 ; free virtual = 9866
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.590 ; gain = 460.000 ; free physical = 1098 ; free virtual = 9866
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1443.590 ; gain = 385.504 ; free physical = 1098 ; free virtual = 9866
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1475.598 ; gain = 0.000 ; free physical = 1110 ; free virtual = 9879
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 23:06:35 2017...
