Loading plugins phase: Elapsed time ==> 0s.356ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03.cyprj -d CY8C5267AXI-LP051 -s C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.237ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.074ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ODAS-PSOC5-03.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03.cyprj -dcpsoc3 ODAS-PSOC5-03.v -verilog
======================================================================

======================================================================
Compiling:  ODAS-PSOC5-03.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03.cyprj -dcpsoc3 ODAS-PSOC5-03.v -verilog
======================================================================

======================================================================
Compiling:  ODAS-PSOC5-03.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03.cyprj -dcpsoc3 -verilog ODAS-PSOC5-03.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 13 13:35:49 2016


======================================================================
Compiling:  ODAS-PSOC5-03.v
Program  :   vpp
Options  :    -yv2 -q10 ODAS-PSOC5-03.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 13 13:35:49 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ODAS-PSOC5-03.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
ODAS-PSOC5-03.v (line 2031, col 53):  Note: Substituting module 'cmp_vv_vv' for '='.
ODAS-PSOC5-03.v (line 2033, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
ODAS-PSOC5-03.v (line 2128, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
ODAS-PSOC5-03.v (line 2180, col 53):  Note: Substituting module 'cmp_vv_vv' for '='.
ODAS-PSOC5-03.v (line 2182, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.

vlogfe:  No errors.


======================================================================
Compiling:  ODAS-PSOC5-03.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03.cyprj -dcpsoc3 -verilog ODAS-PSOC5-03.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 13 13:35:49 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\codegentemp\ODAS-PSOC5-03.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\codegentemp\ODAS-PSOC5-03.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ODAS-PSOC5-03.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03.cyprj -dcpsoc3 -verilog ODAS-PSOC5-03.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 13 13:35:49 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\codegentemp\ODAS-PSOC5-03.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\codegentemp\ODAS-PSOC5-03.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\demux_1:tmp__demux_1_6_reg\
	\demux_1:tmp__demux_1_7_reg\
	Net_980
	Net_1034
	Net_1105
	Net_1106
	Net_1107
	Net_1108
	Net_1057
	Net_1058
	Net_1059
	Net_1060
	Net_1061
	\BasicCounter_2:MODULE_1:b_31\
	\BasicCounter_2:MODULE_1:b_30\
	\BasicCounter_2:MODULE_1:b_29\
	\BasicCounter_2:MODULE_1:b_28\
	\BasicCounter_2:MODULE_1:b_27\
	\BasicCounter_2:MODULE_1:b_26\
	\BasicCounter_2:MODULE_1:b_25\
	\BasicCounter_2:MODULE_1:b_24\
	\BasicCounter_2:MODULE_1:b_23\
	\BasicCounter_2:MODULE_1:b_22\
	\BasicCounter_2:MODULE_1:b_21\
	\BasicCounter_2:MODULE_1:b_20\
	\BasicCounter_2:MODULE_1:b_19\
	\BasicCounter_2:MODULE_1:b_18\
	\BasicCounter_2:MODULE_1:b_17\
	\BasicCounter_2:MODULE_1:b_16\
	\BasicCounter_2:MODULE_1:b_15\
	\BasicCounter_2:MODULE_1:b_14\
	\BasicCounter_2:MODULE_1:b_13\
	\BasicCounter_2:MODULE_1:b_12\
	\BasicCounter_2:MODULE_1:b_11\
	\BasicCounter_2:MODULE_1:b_10\
	\BasicCounter_2:MODULE_1:b_9\
	\BasicCounter_2:MODULE_1:b_8\
	\BasicCounter_2:MODULE_1:b_7\
	\BasicCounter_2:MODULE_1:b_6\
	\BasicCounter_2:MODULE_1:b_5\
	\BasicCounter_2:MODULE_1:b_4\
	\BasicCounter_2:MODULE_1:b_3\
	\BasicCounter_2:MODULE_1:b_2\
	\BasicCounter_2:MODULE_1:b_1\
	\BasicCounter_2:MODULE_1:b_0\
	\BasicCounter_2:MODULE_1:g2:a0:a_31\
	\BasicCounter_2:MODULE_1:g2:a0:a_30\
	\BasicCounter_2:MODULE_1:g2:a0:a_29\
	\BasicCounter_2:MODULE_1:g2:a0:a_28\
	\BasicCounter_2:MODULE_1:g2:a0:a_27\
	\BasicCounter_2:MODULE_1:g2:a0:a_26\
	\BasicCounter_2:MODULE_1:g2:a0:a_25\
	\BasicCounter_2:MODULE_1:g2:a0:a_24\
	\BasicCounter_2:MODULE_1:g2:a0:b_31\
	\BasicCounter_2:MODULE_1:g2:a0:b_30\
	\BasicCounter_2:MODULE_1:g2:a0:b_29\
	\BasicCounter_2:MODULE_1:g2:a0:b_28\
	\BasicCounter_2:MODULE_1:g2:a0:b_27\
	\BasicCounter_2:MODULE_1:g2:a0:b_26\
	\BasicCounter_2:MODULE_1:g2:a0:b_25\
	\BasicCounter_2:MODULE_1:g2:a0:b_24\
	\BasicCounter_2:MODULE_1:g2:a0:b_23\
	\BasicCounter_2:MODULE_1:g2:a0:b_22\
	\BasicCounter_2:MODULE_1:g2:a0:b_21\
	\BasicCounter_2:MODULE_1:g2:a0:b_20\
	\BasicCounter_2:MODULE_1:g2:a0:b_19\
	\BasicCounter_2:MODULE_1:g2:a0:b_18\
	\BasicCounter_2:MODULE_1:g2:a0:b_17\
	\BasicCounter_2:MODULE_1:g2:a0:b_16\
	\BasicCounter_2:MODULE_1:g2:a0:b_15\
	\BasicCounter_2:MODULE_1:g2:a0:b_14\
	\BasicCounter_2:MODULE_1:g2:a0:b_13\
	\BasicCounter_2:MODULE_1:g2:a0:b_12\
	\BasicCounter_2:MODULE_1:g2:a0:b_11\
	\BasicCounter_2:MODULE_1:g2:a0:b_10\
	\BasicCounter_2:MODULE_1:g2:a0:b_9\
	\BasicCounter_2:MODULE_1:g2:a0:b_8\
	\BasicCounter_2:MODULE_1:g2:a0:b_7\
	\BasicCounter_2:MODULE_1:g2:a0:b_6\
	\BasicCounter_2:MODULE_1:g2:a0:b_5\
	\BasicCounter_2:MODULE_1:g2:a0:b_4\
	\BasicCounter_2:MODULE_1:g2:a0:b_3\
	\BasicCounter_2:MODULE_1:g2:a0:b_2\
	\BasicCounter_2:MODULE_1:g2:a0:b_1\
	\BasicCounter_2:MODULE_1:g2:a0:b_0\
	\BasicCounter_2:MODULE_1:g2:a0:s_31\
	\BasicCounter_2:MODULE_1:g2:a0:s_30\
	\BasicCounter_2:MODULE_1:g2:a0:s_29\
	\BasicCounter_2:MODULE_1:g2:a0:s_28\
	\BasicCounter_2:MODULE_1:g2:a0:s_27\
	\BasicCounter_2:MODULE_1:g2:a0:s_26\
	\BasicCounter_2:MODULE_1:g2:a0:s_25\
	\BasicCounter_2:MODULE_1:g2:a0:s_24\
	\BasicCounter_2:MODULE_1:g2:a0:s_23\
	\BasicCounter_2:MODULE_1:g2:a0:s_22\
	\BasicCounter_2:MODULE_1:g2:a0:s_21\
	\BasicCounter_2:MODULE_1:g2:a0:s_20\
	\BasicCounter_2:MODULE_1:g2:a0:s_19\
	\BasicCounter_2:MODULE_1:g2:a0:s_18\
	\BasicCounter_2:MODULE_1:g2:a0:s_17\
	\BasicCounter_2:MODULE_1:g2:a0:s_16\
	\BasicCounter_2:MODULE_1:g2:a0:s_15\
	\BasicCounter_2:MODULE_1:g2:a0:s_14\
	\BasicCounter_2:MODULE_1:g2:a0:s_13\
	\BasicCounter_2:MODULE_1:g2:a0:s_12\
	\BasicCounter_2:MODULE_1:g2:a0:s_11\
	\BasicCounter_2:MODULE_1:g2:a0:s_10\
	\BasicCounter_2:MODULE_1:g2:a0:s_9\
	\BasicCounter_2:MODULE_1:g2:a0:s_8\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_817
	Net_818
	Net_819
	Net_821
	Net_822
	Net_823
	Net_824
	\BasicCounter_1:MODULE_2:b_31\
	\BasicCounter_1:MODULE_2:b_30\
	\BasicCounter_1:MODULE_2:b_29\
	\BasicCounter_1:MODULE_2:b_28\
	\BasicCounter_1:MODULE_2:b_27\
	\BasicCounter_1:MODULE_2:b_26\
	\BasicCounter_1:MODULE_2:b_25\
	\BasicCounter_1:MODULE_2:b_24\
	\BasicCounter_1:MODULE_2:b_23\
	\BasicCounter_1:MODULE_2:b_22\
	\BasicCounter_1:MODULE_2:b_21\
	\BasicCounter_1:MODULE_2:b_20\
	\BasicCounter_1:MODULE_2:b_19\
	\BasicCounter_1:MODULE_2:b_18\
	\BasicCounter_1:MODULE_2:b_17\
	\BasicCounter_1:MODULE_2:b_16\
	\BasicCounter_1:MODULE_2:b_15\
	\BasicCounter_1:MODULE_2:b_14\
	\BasicCounter_1:MODULE_2:b_13\
	\BasicCounter_1:MODULE_2:b_12\
	\BasicCounter_1:MODULE_2:b_11\
	\BasicCounter_1:MODULE_2:b_10\
	\BasicCounter_1:MODULE_2:b_9\
	\BasicCounter_1:MODULE_2:b_8\
	\BasicCounter_1:MODULE_2:b_7\
	\BasicCounter_1:MODULE_2:b_6\
	\BasicCounter_1:MODULE_2:b_5\
	\BasicCounter_1:MODULE_2:b_4\
	\BasicCounter_1:MODULE_2:b_3\
	\BasicCounter_1:MODULE_2:b_2\
	\BasicCounter_1:MODULE_2:b_1\
	\BasicCounter_1:MODULE_2:b_0\
	\BasicCounter_1:MODULE_2:g2:a0:a_31\
	\BasicCounter_1:MODULE_2:g2:a0:a_30\
	\BasicCounter_1:MODULE_2:g2:a0:a_29\
	\BasicCounter_1:MODULE_2:g2:a0:a_28\
	\BasicCounter_1:MODULE_2:g2:a0:a_27\
	\BasicCounter_1:MODULE_2:g2:a0:a_26\
	\BasicCounter_1:MODULE_2:g2:a0:a_25\
	\BasicCounter_1:MODULE_2:g2:a0:a_24\
	\BasicCounter_1:MODULE_2:g2:a0:b_31\
	\BasicCounter_1:MODULE_2:g2:a0:b_30\
	\BasicCounter_1:MODULE_2:g2:a0:b_29\
	\BasicCounter_1:MODULE_2:g2:a0:b_28\
	\BasicCounter_1:MODULE_2:g2:a0:b_27\
	\BasicCounter_1:MODULE_2:g2:a0:b_26\
	\BasicCounter_1:MODULE_2:g2:a0:b_25\
	\BasicCounter_1:MODULE_2:g2:a0:b_24\
	\BasicCounter_1:MODULE_2:g2:a0:b_23\
	\BasicCounter_1:MODULE_2:g2:a0:b_22\
	\BasicCounter_1:MODULE_2:g2:a0:b_21\
	\BasicCounter_1:MODULE_2:g2:a0:b_20\
	\BasicCounter_1:MODULE_2:g2:a0:b_19\
	\BasicCounter_1:MODULE_2:g2:a0:b_18\
	\BasicCounter_1:MODULE_2:g2:a0:b_17\
	\BasicCounter_1:MODULE_2:g2:a0:b_16\
	\BasicCounter_1:MODULE_2:g2:a0:b_15\
	\BasicCounter_1:MODULE_2:g2:a0:b_14\
	\BasicCounter_1:MODULE_2:g2:a0:b_13\
	\BasicCounter_1:MODULE_2:g2:a0:b_12\
	\BasicCounter_1:MODULE_2:g2:a0:b_11\
	\BasicCounter_1:MODULE_2:g2:a0:b_10\
	\BasicCounter_1:MODULE_2:g2:a0:b_9\
	\BasicCounter_1:MODULE_2:g2:a0:b_8\
	\BasicCounter_1:MODULE_2:g2:a0:b_7\
	\BasicCounter_1:MODULE_2:g2:a0:b_6\
	\BasicCounter_1:MODULE_2:g2:a0:b_5\
	\BasicCounter_1:MODULE_2:g2:a0:b_4\
	\BasicCounter_1:MODULE_2:g2:a0:b_3\
	\BasicCounter_1:MODULE_2:g2:a0:b_2\
	\BasicCounter_1:MODULE_2:g2:a0:b_1\
	\BasicCounter_1:MODULE_2:g2:a0:b_0\
	\BasicCounter_1:MODULE_2:g2:a0:s_31\
	\BasicCounter_1:MODULE_2:g2:a0:s_30\
	\BasicCounter_1:MODULE_2:g2:a0:s_29\
	\BasicCounter_1:MODULE_2:g2:a0:s_28\
	\BasicCounter_1:MODULE_2:g2:a0:s_27\
	\BasicCounter_1:MODULE_2:g2:a0:s_26\
	\BasicCounter_1:MODULE_2:g2:a0:s_25\
	\BasicCounter_1:MODULE_2:g2:a0:s_24\
	\BasicCounter_1:MODULE_2:g2:a0:s_23\
	\BasicCounter_1:MODULE_2:g2:a0:s_22\
	\BasicCounter_1:MODULE_2:g2:a0:s_21\
	\BasicCounter_1:MODULE_2:g2:a0:s_20\
	\BasicCounter_1:MODULE_2:g2:a0:s_19\
	\BasicCounter_1:MODULE_2:g2:a0:s_18\
	\BasicCounter_1:MODULE_2:g2:a0:s_17\
	\BasicCounter_1:MODULE_2:g2:a0:s_16\
	\BasicCounter_1:MODULE_2:g2:a0:s_15\
	\BasicCounter_1:MODULE_2:g2:a0:s_14\
	\BasicCounter_1:MODULE_2:g2:a0:s_13\
	\BasicCounter_1:MODULE_2:g2:a0:s_12\
	\BasicCounter_1:MODULE_2:g2:a0:s_11\
	\BasicCounter_1:MODULE_2:g2:a0:s_10\
	\BasicCounter_1:MODULE_2:g2:a0:s_9\
	\BasicCounter_1:MODULE_2:g2:a0:s_8\
	\BasicCounter_1:MODULE_2:g2:a0:s_7\
	\BasicCounter_1:MODULE_2:g2:a0:s_6\
	\BasicCounter_1:MODULE_2:g2:a0:s_5\
	\BasicCounter_1:MODULE_2:g2:a0:s_4\
	\BasicCounter_1:MODULE_2:g2:a0:s_3\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_3:g1:a0:gx:u0:albi_3\
	\MODULE_3:g1:a0:gx:u0:agbi_3\
	\MODULE_3:g1:a0:gx:u0:albi_2\
	\MODULE_3:g1:a0:gx:u0:agbi_2\
	\MODULE_3:g1:a0:gx:u0:albi_1\
	\MODULE_3:g1:a0:gx:u0:agbi_1\
	\MODULE_3:g1:a0:gx:u0:albi_0\
	\MODULE_3:g1:a0:gx:u0:agbi_0\
	\MODULE_3:g1:a0:xneq\
	\MODULE_3:g1:a0:xlt\
	\MODULE_3:g1:a0:xlte\
	\MODULE_3:g1:a0:xgt\
	\MODULE_3:g1:a0:xgte\
	\MODULE_3:lt\
	\MODULE_3:gt\
	\MODULE_3:gte\
	\MODULE_3:lte\
	\MODULE_3:neq\
	\MODULE_4:g1:a0:gx:u0:albi_3\
	\MODULE_4:g1:a0:gx:u0:agbi_3\
	\MODULE_4:g1:a0:gx:u0:albi_2\
	\MODULE_4:g1:a0:gx:u0:agbi_2\
	\MODULE_4:g1:a0:gx:u0:albi_1\
	\MODULE_4:g1:a0:gx:u0:agbi_1\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:lte\
	\MODULE_4:neq\
	\MODULE_5:g1:a0:gx:u0:albi_3\
	\MODULE_5:g1:a0:gx:u0:agbi_3\
	\MODULE_5:g1:a0:gx:u0:albi_2\
	\MODULE_5:g1:a0:gx:u0:agbi_2\
	\MODULE_5:g1:a0:gx:u0:albi_1\
	\MODULE_5:g1:a0:gx:u0:agbi_1\
	\MODULE_5:g1:a0:gx:u0:albi_0\
	\MODULE_5:g1:a0:gx:u0:agbi_0\
	\MODULE_5:g1:a0:xneq\
	\MODULE_5:g1:a0:xlt\
	\MODULE_5:g1:a0:xlte\
	\MODULE_5:g1:a0:xgt\
	\MODULE_5:g1:a0:xgte\
	\MODULE_5:lt\
	\MODULE_5:gt\
	\MODULE_5:gte\
	\MODULE_5:lte\
	\MODULE_5:neq\
	\MODULE_6:g1:a0:gx:u0:albi_3\
	\MODULE_6:g1:a0:gx:u0:agbi_3\
	\MODULE_6:g1:a0:gx:u0:albi_2\
	\MODULE_6:g1:a0:gx:u0:agbi_2\
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:albi_3\
	\MODULE_7:g1:a0:gx:u0:agbi_3\
	\MODULE_7:g1:a0:gx:u0:albi_2\
	\MODULE_7:g1:a0:gx:u0:agbi_2\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\

    Synthesized names
	\BasicCounter_2:add_vi_vv_MODGEN_3_31\
	\BasicCounter_2:add_vi_vv_MODGEN_3_30\
	\BasicCounter_2:add_vi_vv_MODGEN_3_29\
	\BasicCounter_2:add_vi_vv_MODGEN_3_28\
	\BasicCounter_2:add_vi_vv_MODGEN_3_27\
	\BasicCounter_2:add_vi_vv_MODGEN_3_26\
	\BasicCounter_2:add_vi_vv_MODGEN_3_25\
	\BasicCounter_2:add_vi_vv_MODGEN_3_24\
	\BasicCounter_2:add_vi_vv_MODGEN_3_23\
	\BasicCounter_2:add_vi_vv_MODGEN_3_22\
	\BasicCounter_2:add_vi_vv_MODGEN_3_21\
	\BasicCounter_2:add_vi_vv_MODGEN_3_20\
	\BasicCounter_2:add_vi_vv_MODGEN_3_19\
	\BasicCounter_2:add_vi_vv_MODGEN_3_18\
	\BasicCounter_2:add_vi_vv_MODGEN_3_17\
	\BasicCounter_2:add_vi_vv_MODGEN_3_16\
	\BasicCounter_2:add_vi_vv_MODGEN_3_15\
	\BasicCounter_2:add_vi_vv_MODGEN_3_14\
	\BasicCounter_2:add_vi_vv_MODGEN_3_13\
	\BasicCounter_2:add_vi_vv_MODGEN_3_12\
	\BasicCounter_2:add_vi_vv_MODGEN_3_11\
	\BasicCounter_2:add_vi_vv_MODGEN_3_10\
	\BasicCounter_2:add_vi_vv_MODGEN_3_9\
	\BasicCounter_2:add_vi_vv_MODGEN_3_8\
	\BasicCounter_1:add_vi_vv_MODGEN_7_31\
	\BasicCounter_1:add_vi_vv_MODGEN_7_30\
	\BasicCounter_1:add_vi_vv_MODGEN_7_29\
	\BasicCounter_1:add_vi_vv_MODGEN_7_28\
	\BasicCounter_1:add_vi_vv_MODGEN_7_27\
	\BasicCounter_1:add_vi_vv_MODGEN_7_26\
	\BasicCounter_1:add_vi_vv_MODGEN_7_25\
	\BasicCounter_1:add_vi_vv_MODGEN_7_24\
	\BasicCounter_1:add_vi_vv_MODGEN_7_23\
	\BasicCounter_1:add_vi_vv_MODGEN_7_22\
	\BasicCounter_1:add_vi_vv_MODGEN_7_21\
	\BasicCounter_1:add_vi_vv_MODGEN_7_20\
	\BasicCounter_1:add_vi_vv_MODGEN_7_19\
	\BasicCounter_1:add_vi_vv_MODGEN_7_18\
	\BasicCounter_1:add_vi_vv_MODGEN_7_17\
	\BasicCounter_1:add_vi_vv_MODGEN_7_16\
	\BasicCounter_1:add_vi_vv_MODGEN_7_15\
	\BasicCounter_1:add_vi_vv_MODGEN_7_14\
	\BasicCounter_1:add_vi_vv_MODGEN_7_13\
	\BasicCounter_1:add_vi_vv_MODGEN_7_12\
	\BasicCounter_1:add_vi_vv_MODGEN_7_11\
	\BasicCounter_1:add_vi_vv_MODGEN_7_10\
	\BasicCounter_1:add_vi_vv_MODGEN_7_9\
	\BasicCounter_1:add_vi_vv_MODGEN_7_8\
	\BasicCounter_1:add_vi_vv_MODGEN_7_7\
	\BasicCounter_1:add_vi_vv_MODGEN_7_6\
	\BasicCounter_1:add_vi_vv_MODGEN_7_5\
	\BasicCounter_1:add_vi_vv_MODGEN_7_4\
	\BasicCounter_1:add_vi_vv_MODGEN_7_3\

Deleted 321 User equations/components.
Deleted 53 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_20_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_26_net_0 to tmpOE__P1_22_net_0
Aliasing Net_54 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_24_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_19_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_33_net_0 to tmpOE__P1_22_net_0
Aliasing \TxEnaCtlReg:clk\ to zero
Aliasing \TxEnaCtlReg:rst\ to zero
Aliasing tmpOE__P1_14_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_13_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_12_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_06_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_1_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_32_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_31_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_30_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_29_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_28_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_27_net_0 to tmpOE__P1_22_net_0
Aliasing \Control_Reg_1:rst\ to zero
Aliasing Net_18 to zero
Aliasing tmpOE__P1_23_net_0 to tmpOE__P1_22_net_0
Aliasing Net_16 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_21_net_0 to tmpOE__P1_22_net_0
Aliasing Net_834 to tmpOE__P1_22_net_0
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__P1_22_net_0
Aliasing \StartPWMA:clk\ to zero
Aliasing \StartPWMA:rst\ to zero
Aliasing \EndPWMA:clk\ to zero
Aliasing \EndPWMA:rst\ to zero
Aliasing \StartPWMB:clk\ to zero
Aliasing \StartPWMB:rst\ to zero
Aliasing \Freq:clk\ to zero
Aliasing \Freq:rst\ to zero
Aliasing \EndPWMB:clk\ to zero
Aliasing \EndPWMB:rst\ to zero
Aliasing \Status_Reg_1:status_4\ to zero
Aliasing \Status_Reg_1:status_5\ to zero
Aliasing \Status_Reg_1:status_6\ to zero
Aliasing \Status_Reg_1:status_7\ to zero
Aliasing tmpOE__P1_34_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_25_net_0 to tmpOE__P1_22_net_0
Aliasing Net_315 to tmpOE__P1_22_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_2_net_0 to tmpOE__P1_22_net_0
Aliasing \Control_Reg_2:clk\ to \Control_Reg_1:clk\
Aliasing \Control_Reg_2:rst\ to zero
Aliasing tmpOE__P1_3_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_05_net_0 to tmpOE__P1_22_net_0
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_7\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_6\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_5\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_4\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_3\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_11_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_4_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_5_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_6_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_7_net_0 to tmpOE__P1_22_net_0
Aliasing tmpOE__P1_8_net_0 to tmpOE__P1_22_net_0
Aliasing MODIN3_7 to \BasicCounter_2:MODIN1_7\
Aliasing MODIN3_6 to \BasicCounter_2:MODIN1_6\
Aliasing MODIN3_5 to \BasicCounter_2:MODIN1_5\
Aliasing MODIN3_4 to \BasicCounter_2:MODIN1_4\
Aliasing MODIN3_3 to \BasicCounter_2:MODIN1_3\
Aliasing MODIN3_2 to \BasicCounter_2:MODIN1_2\
Aliasing MODIN3_1 to \BasicCounter_2:MODIN1_1\
Aliasing MODIN3_0 to \BasicCounter_2:MODIN1_0\
Aliasing \MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__P1_22_net_0
Aliasing MODIN5_7 to \BasicCounter_2:MODIN1_7\
Aliasing MODIN5_6 to \BasicCounter_2:MODIN1_6\
Aliasing MODIN5_5 to \BasicCounter_2:MODIN1_5\
Aliasing MODIN5_4 to \BasicCounter_2:MODIN1_4\
Aliasing MODIN5_3 to \BasicCounter_2:MODIN1_3\
Aliasing MODIN5_2 to \BasicCounter_2:MODIN1_2\
Aliasing MODIN5_1 to \BasicCounter_2:MODIN1_1\
Aliasing MODIN5_0 to \BasicCounter_2:MODIN1_0\
Aliasing \MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__P1_22_net_0
Aliasing MODIN7_7 to \BasicCounter_2:MODIN1_7\
Aliasing MODIN7_6 to \BasicCounter_2:MODIN1_6\
Aliasing MODIN7_5 to \BasicCounter_2:MODIN1_5\
Aliasing MODIN7_4 to \BasicCounter_2:MODIN1_4\
Aliasing MODIN7_3 to \BasicCounter_2:MODIN1_3\
Aliasing MODIN7_2 to \BasicCounter_2:MODIN1_2\
Aliasing MODIN7_1 to \BasicCounter_2:MODIN1_1\
Aliasing MODIN7_0 to \BasicCounter_2:MODIN1_0\
Aliasing \MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__P1_22_net_0
Aliasing MODIN9_7 to \BasicCounter_2:MODIN1_7\
Aliasing MODIN9_6 to \BasicCounter_2:MODIN1_6\
Aliasing MODIN9_5 to \BasicCounter_2:MODIN1_5\
Aliasing MODIN9_4 to \BasicCounter_2:MODIN1_4\
Aliasing MODIN9_3 to \BasicCounter_2:MODIN1_3\
Aliasing MODIN9_2 to \BasicCounter_2:MODIN1_2\
Aliasing MODIN9_1 to \BasicCounter_2:MODIN1_1\
Aliasing MODIN9_0 to \BasicCounter_2:MODIN1_0\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__P1_22_net_0
Aliasing MODIN11_7 to \BasicCounter_2:MODIN1_7\
Aliasing MODIN11_6 to \BasicCounter_2:MODIN1_6\
Aliasing MODIN11_5 to \BasicCounter_2:MODIN1_5\
Aliasing MODIN11_4 to \BasicCounter_2:MODIN1_4\
Aliasing MODIN11_3 to \BasicCounter_2:MODIN1_3\
Aliasing MODIN11_2 to \BasicCounter_2:MODIN1_2\
Aliasing MODIN11_1 to \BasicCounter_2:MODIN1_1\
Aliasing MODIN11_0 to \BasicCounter_2:MODIN1_0\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__P1_22_net_0
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_1242
Removing Rhs of wire Net_978[2] = \demux_1:tmp__demux_1_4_reg\[51]
Removing Lhs of wire one[7] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_20_net_0[10] = tmpOE__P1_22_net_0[1]
Removing Rhs of wire Net_959[11] = \demux_1:tmp__demux_1_3_reg\[50]
Removing Lhs of wire tmpOE__P1_26_net_0[17] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire Net_54[23] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_24_net_0[25] = tmpOE__P1_22_net_0[1]
Removing Rhs of wire Net_979[26] = \demux_1:tmp__demux_1_5_reg\[52]
Removing Lhs of wire tmpOE__P1_19_net_0[32] = tmpOE__P1_22_net_0[1]
Removing Rhs of wire Net_962[33] = \demux_1:tmp__demux_1_2_reg\[49]
Removing Lhs of wire tmpOE__P1_33_net_0[39] = tmpOE__P1_22_net_0[1]
Removing Rhs of wire Net_961[55] = \demux_1:tmp__demux_1_0_reg\[44]
Removing Rhs of wire Net_368[56] = \demux_1:tmp__demux_1_1_reg\[48]
Removing Lhs of wire OCRESET[62] = cy_srff_5[60]
Removing Rhs of wire OCCLR[63] = \Control_Reg_1:control_out_2\[167]
Removing Rhs of wire OCCLR[63] = \Control_Reg_1:control_2\[184]
Removing Lhs of wire \TxEnaCtlReg:clk\[64] = zero[6]
Removing Lhs of wire \TxEnaCtlReg:rst\[65] = zero[6]
Removing Rhs of wire Net_948[66] = \TxEnaCtlReg:control_out_0\[67]
Removing Rhs of wire Net_948[66] = \TxEnaCtlReg:control_0\[90]
Removing Rhs of wire Net_945[68] = \TxEnaCtlReg:control_out_1\[69]
Removing Rhs of wire Net_945[68] = \TxEnaCtlReg:control_1\[89]
Removing Rhs of wire Net_946[70] = \TxEnaCtlReg:control_out_2\[71]
Removing Rhs of wire Net_946[70] = \TxEnaCtlReg:control_2\[88]
Removing Rhs of wire Net_947[72] = \TxEnaCtlReg:control_out_3\[73]
Removing Rhs of wire Net_947[72] = \TxEnaCtlReg:control_3\[87]
Removing Lhs of wire tmpOE__P1_14_net_0[92] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_13_net_0[98] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_12_net_0[104] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_06_net_0[110] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_1_net_0[116] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_32_net_0[123] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_31_net_0[130] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_30_net_0[136] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_29_net_0[142] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_28_net_0[148] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_27_net_0[154] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \Control_Reg_1:clk\[161] = MyCLK2[59]
Removing Lhs of wire \Control_Reg_1:rst\[162] = zero[6]
Removing Rhs of wire RESET_ALL[163] = \Control_Reg_1:control_out_0\[164]
Removing Rhs of wire RESET_ALL[163] = \Control_Reg_1:control_0\[186]
Removing Rhs of wire Net_683[165] = \Control_Reg_1:control_out_1\[166]
Removing Rhs of wire Net_683[165] = \Control_Reg_1:control_1\[185]
Removing Lhs of wire Net_18[187] = zero[6]
Removing Lhs of wire tmpOE__P1_23_net_0[189] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire Net_16[195] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_21_net_0[197] = tmpOE__P1_22_net_0[1]
Removing Rhs of wire Busy[198] = cy_srff_3[638]
Removing Rhs of wire Net_931[204] = cmp_vv_vv_MODGEN_4[510]
Removing Rhs of wire Net_931[204] = \MODULE_5:g1:a0:xeq\[1283]
Removing Rhs of wire Net_931[204] = \MODULE_5:g1:a0:gx:u0:aeqb_1\[1246]
Removing Rhs of wire Net_1185[206] = cmp_vv_vv_MODGEN_1[207]
Removing Rhs of wire Net_1185[206] = \MODULE_3:g1:a0:xeq\[1023]
Removing Rhs of wire Net_1185[206] = \MODULE_3:g1:a0:gx:u0:aeqb_1\[986]
Removing Rhs of wire Net_921[208] = cmp_vv_vv_MODGEN_2[209]
Removing Rhs of wire Net_921[208] = \MODULE_4:g1:a0:xeq\[1153]
Removing Rhs of wire Net_921[208] = \MODULE_4:g1:a0:gx:u0:aeqb_1\[1116]
Removing Lhs of wire Net_834[211] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_3_7\[212] = \BasicCounter_2:MODULE_1:g2:a0:s_7\[379]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_3_6\[214] = \BasicCounter_2:MODULE_1:g2:a0:s_6\[380]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_3_5\[216] = \BasicCounter_2:MODULE_1:g2:a0:s_5\[381]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_3_4\[218] = \BasicCounter_2:MODULE_1:g2:a0:s_4\[382]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_3_3\[220] = \BasicCounter_2:MODULE_1:g2:a0:s_3\[383]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_3_2\[222] = \BasicCounter_2:MODULE_1:g2:a0:s_2\[384]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_3_1\[224] = \BasicCounter_2:MODULE_1:g2:a0:s_1\[385]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_3_0\[226] = \BasicCounter_2:MODULE_1:g2:a0:s_0\[386]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_23\[267] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_22\[268] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_21\[269] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_20\[270] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_19\[271] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_18\[272] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_17\[273] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_16\[274] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_15\[275] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_14\[276] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_13\[277] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_12\[278] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_11\[279] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_10\[280] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_9\[281] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_8\[282] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_7\[283] = \BasicCounter_2:MODIN1_7\[284]
Removing Lhs of wire \BasicCounter_2:MODIN1_7\[284] = Net_139_7[210]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_6\[285] = \BasicCounter_2:MODIN1_6\[286]
Removing Lhs of wire \BasicCounter_2:MODIN1_6\[286] = Net_139_6[213]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_5\[287] = \BasicCounter_2:MODIN1_5\[288]
Removing Lhs of wire \BasicCounter_2:MODIN1_5\[288] = Net_139_5[215]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_4\[289] = \BasicCounter_2:MODIN1_4\[290]
Removing Lhs of wire \BasicCounter_2:MODIN1_4\[290] = Net_139_4[217]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_3\[291] = \BasicCounter_2:MODIN1_3\[292]
Removing Lhs of wire \BasicCounter_2:MODIN1_3\[292] = Net_139_3[219]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_2\[293] = \BasicCounter_2:MODIN1_2\[294]
Removing Lhs of wire \BasicCounter_2:MODIN1_2\[294] = Net_139_2[221]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_1\[295] = \BasicCounter_2:MODIN1_1\[296]
Removing Lhs of wire \BasicCounter_2:MODIN1_1\[296] = Net_139_1[223]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_0\[297] = \BasicCounter_2:MODIN1_0\[298]
Removing Lhs of wire \BasicCounter_2:MODIN1_0\[298] = Net_139_0[225]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[424] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[425] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \StartPWMA:clk\[426] = zero[6]
Removing Lhs of wire \StartPWMA:rst\[427] = zero[6]
Removing Rhs of wire Net_141_7[428] = \StartPWMA:control_out_7\[429]
Removing Rhs of wire Net_141_7[428] = \StartPWMA:control_7\[445]
Removing Rhs of wire Net_141_6[430] = \StartPWMA:control_out_6\[431]
Removing Rhs of wire Net_141_6[430] = \StartPWMA:control_6\[446]
Removing Rhs of wire Net_141_5[432] = \StartPWMA:control_out_5\[433]
Removing Rhs of wire Net_141_5[432] = \StartPWMA:control_5\[447]
Removing Rhs of wire Net_141_4[434] = \StartPWMA:control_out_4\[435]
Removing Rhs of wire Net_141_4[434] = \StartPWMA:control_4\[448]
Removing Rhs of wire Net_141_3[436] = \StartPWMA:control_out_3\[437]
Removing Rhs of wire Net_141_3[436] = \StartPWMA:control_3\[449]
Removing Rhs of wire Net_141_2[438] = \StartPWMA:control_out_2\[439]
Removing Rhs of wire Net_141_2[438] = \StartPWMA:control_2\[450]
Removing Rhs of wire Net_141_1[440] = \StartPWMA:control_out_1\[441]
Removing Rhs of wire Net_141_1[440] = \StartPWMA:control_1\[451]
Removing Rhs of wire Net_141_0[442] = \StartPWMA:control_out_0\[443]
Removing Rhs of wire Net_141_0[442] = \StartPWMA:control_0\[452]
Removing Lhs of wire \EndPWMA:clk\[453] = zero[6]
Removing Lhs of wire \EndPWMA:rst\[454] = zero[6]
Removing Rhs of wire Net_160_7[455] = \EndPWMA:control_out_7\[456]
Removing Rhs of wire Net_160_7[455] = \EndPWMA:control_7\[472]
Removing Rhs of wire Net_160_6[457] = \EndPWMA:control_out_6\[458]
Removing Rhs of wire Net_160_6[457] = \EndPWMA:control_6\[473]
Removing Rhs of wire Net_160_5[459] = \EndPWMA:control_out_5\[460]
Removing Rhs of wire Net_160_5[459] = \EndPWMA:control_5\[474]
Removing Rhs of wire Net_160_4[461] = \EndPWMA:control_out_4\[462]
Removing Rhs of wire Net_160_4[461] = \EndPWMA:control_4\[475]
Removing Rhs of wire Net_160_3[463] = \EndPWMA:control_out_3\[464]
Removing Rhs of wire Net_160_3[463] = \EndPWMA:control_3\[476]
Removing Rhs of wire Net_160_2[465] = \EndPWMA:control_out_2\[466]
Removing Rhs of wire Net_160_2[465] = \EndPWMA:control_2\[477]
Removing Rhs of wire Net_160_1[467] = \EndPWMA:control_out_1\[468]
Removing Rhs of wire Net_160_1[467] = \EndPWMA:control_1\[478]
Removing Rhs of wire Net_160_0[469] = \EndPWMA:control_out_0\[470]
Removing Rhs of wire Net_160_0[469] = \EndPWMA:control_0\[479]
Removing Lhs of wire Net_189[481] = cy_srff_1[480]
Removing Lhs of wire \StartPWMB:clk\[483] = zero[6]
Removing Lhs of wire \StartPWMB:rst\[484] = zero[6]
Removing Rhs of wire Net_230_7[485] = \StartPWMB:control_out_7\[486]
Removing Rhs of wire Net_230_7[485] = \StartPWMB:control_7\[502]
Removing Rhs of wire Net_230_6[487] = \StartPWMB:control_out_6\[488]
Removing Rhs of wire Net_230_6[487] = \StartPWMB:control_6\[503]
Removing Rhs of wire Net_230_5[489] = \StartPWMB:control_out_5\[490]
Removing Rhs of wire Net_230_5[489] = \StartPWMB:control_5\[504]
Removing Rhs of wire Net_230_4[491] = \StartPWMB:control_out_4\[492]
Removing Rhs of wire Net_230_4[491] = \StartPWMB:control_4\[505]
Removing Rhs of wire Net_230_3[493] = \StartPWMB:control_out_3\[494]
Removing Rhs of wire Net_230_3[493] = \StartPWMB:control_3\[506]
Removing Rhs of wire Net_230_2[495] = \StartPWMB:control_out_2\[496]
Removing Rhs of wire Net_230_2[495] = \StartPWMB:control_2\[507]
Removing Rhs of wire Net_230_1[497] = \StartPWMB:control_out_1\[498]
Removing Rhs of wire Net_230_1[497] = \StartPWMB:control_1\[508]
Removing Rhs of wire Net_230_0[499] = \StartPWMB:control_out_0\[500]
Removing Rhs of wire Net_230_0[499] = \StartPWMB:control_0\[509]
Removing Lhs of wire \Freq:clk\[511] = zero[6]
Removing Lhs of wire \Freq:rst\[512] = zero[6]
Removing Rhs of wire Net_192_7[513] = \Freq:control_out_7\[514]
Removing Rhs of wire Net_192_7[513] = \Freq:control_7\[530]
Removing Rhs of wire Net_192_6[515] = \Freq:control_out_6\[516]
Removing Rhs of wire Net_192_6[515] = \Freq:control_6\[531]
Removing Rhs of wire Net_192_5[517] = \Freq:control_out_5\[518]
Removing Rhs of wire Net_192_5[517] = \Freq:control_5\[532]
Removing Rhs of wire Net_192_4[519] = \Freq:control_out_4\[520]
Removing Rhs of wire Net_192_4[519] = \Freq:control_4\[533]
Removing Rhs of wire Net_192_3[521] = \Freq:control_out_3\[522]
Removing Rhs of wire Net_192_3[521] = \Freq:control_3\[534]
Removing Rhs of wire Net_192_2[523] = \Freq:control_out_2\[524]
Removing Rhs of wire Net_192_2[523] = \Freq:control_2\[535]
Removing Rhs of wire Net_192_1[525] = \Freq:control_out_1\[526]
Removing Rhs of wire Net_192_1[525] = \Freq:control_1\[536]
Removing Rhs of wire Net_192_0[527] = \Freq:control_out_0\[528]
Removing Rhs of wire Net_192_0[527] = \Freq:control_0\[537]
Removing Lhs of wire \EndPWMB:clk\[538] = zero[6]
Removing Lhs of wire \EndPWMB:rst\[539] = zero[6]
Removing Rhs of wire Net_835_7[540] = \EndPWMB:control_out_7\[541]
Removing Rhs of wire Net_835_7[540] = \EndPWMB:control_7\[557]
Removing Rhs of wire Net_835_6[542] = \EndPWMB:control_out_6\[543]
Removing Rhs of wire Net_835_6[542] = \EndPWMB:control_6\[558]
Removing Rhs of wire Net_835_5[544] = \EndPWMB:control_out_5\[545]
Removing Rhs of wire Net_835_5[544] = \EndPWMB:control_5\[559]
Removing Rhs of wire Net_835_4[546] = \EndPWMB:control_out_4\[547]
Removing Rhs of wire Net_835_4[546] = \EndPWMB:control_4\[560]
Removing Rhs of wire Net_835_3[548] = \EndPWMB:control_out_3\[549]
Removing Rhs of wire Net_835_3[548] = \EndPWMB:control_3\[561]
Removing Rhs of wire Net_835_2[550] = \EndPWMB:control_out_2\[551]
Removing Rhs of wire Net_835_2[550] = \EndPWMB:control_2\[562]
Removing Rhs of wire Net_835_1[552] = \EndPWMB:control_out_1\[553]
Removing Rhs of wire Net_835_1[552] = \EndPWMB:control_1\[563]
Removing Rhs of wire Net_835_0[554] = \EndPWMB:control_out_0\[555]
Removing Rhs of wire Net_835_0[554] = \EndPWMB:control_0\[564]
Removing Rhs of wire Net_1249[565] = cmp_vv_vv_MODGEN_5[566]
Removing Rhs of wire Net_1249[565] = \MODULE_6:g1:a0:xeq\[1413]
Removing Rhs of wire Net_1249[565] = \MODULE_6:g1:a0:gx:u0:aeqb_1\[1376]
Removing Rhs of wire Net_746[567] = cmp_vv_vv_MODGEN_6[568]
Removing Rhs of wire Net_746[567] = \MODULE_7:g1:a0:xeq\[1543]
Removing Rhs of wire Net_746[567] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[1506]
Removing Lhs of wire Net_1190[570] = cy_srff_2[569]
Removing Lhs of wire \Status_Reg_1:status_0\[572] = cy_srff_1[480]
Removing Lhs of wire \Status_Reg_1:status_1\[573] = cy_srff_2[569]
Removing Lhs of wire \Status_Reg_1:status_2\[574] = Net_1242[575]
Removing Rhs of wire Net_1242[575] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[863]
Removing Lhs of wire \Status_Reg_1:status_3\[576] = cy_srff_5[60]
Removing Lhs of wire \Status_Reg_1:status_4\[577] = zero[6]
Removing Lhs of wire \Status_Reg_1:status_5\[578] = zero[6]
Removing Lhs of wire \Status_Reg_1:status_6\[579] = zero[6]
Removing Lhs of wire \Status_Reg_1:status_7\[580] = zero[6]
Removing Lhs of wire tmpOE__P1_34_net_0[583] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_25_net_0[592] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire Net_315[597] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[599] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_2_net_0[605] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \Control_Reg_2:clk\[611] = MyCLK2[59]
Removing Lhs of wire \Control_Reg_2:rst\[612] = zero[6]
Removing Rhs of wire Net_851[613] = \Control_Reg_2:control_out_0\[614]
Removing Rhs of wire Net_851[613] = \Control_Reg_2:control_0\[637]
Removing Lhs of wire tmpOE__P1_3_net_0[641] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_05_net_0[648] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_7_2\[653] = \BasicCounter_1:MODULE_2:g2:a0:s_2\[813]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_7_1\[654] = \BasicCounter_1:MODULE_2:g2:a0:s_1\[814]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_7_0\[655] = \BasicCounter_1:MODULE_2:g2:a0:s_0\[815]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_23\[696] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_22\[697] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_21\[698] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_20\[699] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_19\[700] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_18\[701] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_17\[702] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_16\[703] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_15\[704] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_14\[705] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_13\[706] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_12\[707] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_11\[708] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_10\[709] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_9\[710] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_8\[711] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_7\[712] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_6\[713] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_5\[714] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_4\[715] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_3\[716] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_2\[717] = \BasicCounter_1:MODIN2_2\[718]
Removing Lhs of wire \BasicCounter_1:MODIN2_2\[718] = Net_973_2[45]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_1\[719] = \BasicCounter_1:MODIN2_1\[720]
Removing Lhs of wire \BasicCounter_1:MODIN2_1\[720] = Net_973_1[46]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_0\[721] = \BasicCounter_1:MODIN2_0\[722]
Removing Lhs of wire \BasicCounter_1:MODIN2_0\[722] = Net_973_0[47]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[853] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[854] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_11_net_0[868] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_4_net_0[874] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_5_net_0[881] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_6_net_0[887] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_7_net_0[893] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire tmpOE__P1_8_net_0[899] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \MODULE_3:g1:a0:newa_7\[904] = Net_139_7[210]
Removing Lhs of wire MODIN3_7[905] = Net_139_7[210]
Removing Lhs of wire \MODULE_3:g1:a0:newa_6\[906] = Net_139_6[213]
Removing Lhs of wire MODIN3_6[907] = Net_139_6[213]
Removing Lhs of wire \MODULE_3:g1:a0:newa_5\[908] = Net_139_5[215]
Removing Lhs of wire MODIN3_5[909] = Net_139_5[215]
Removing Lhs of wire \MODULE_3:g1:a0:newa_4\[910] = Net_139_4[217]
Removing Lhs of wire MODIN3_4[911] = Net_139_4[217]
Removing Lhs of wire \MODULE_3:g1:a0:newa_3\[912] = Net_139_3[219]
Removing Lhs of wire MODIN3_3[913] = Net_139_3[219]
Removing Lhs of wire \MODULE_3:g1:a0:newa_2\[914] = Net_139_2[221]
Removing Lhs of wire MODIN3_2[915] = Net_139_2[221]
Removing Lhs of wire \MODULE_3:g1:a0:newa_1\[916] = Net_139_1[223]
Removing Lhs of wire MODIN3_1[917] = Net_139_1[223]
Removing Lhs of wire \MODULE_3:g1:a0:newa_0\[918] = Net_139_0[225]
Removing Lhs of wire MODIN3_0[919] = Net_139_0[225]
Removing Lhs of wire \MODULE_3:g1:a0:newb_7\[920] = MODIN4_7[921]
Removing Lhs of wire MODIN4_7[921] = Net_141_7[428]
Removing Lhs of wire \MODULE_3:g1:a0:newb_6\[922] = MODIN4_6[923]
Removing Lhs of wire MODIN4_6[923] = Net_141_6[430]
Removing Lhs of wire \MODULE_3:g1:a0:newb_5\[924] = MODIN4_5[925]
Removing Lhs of wire MODIN4_5[925] = Net_141_5[432]
Removing Lhs of wire \MODULE_3:g1:a0:newb_4\[926] = MODIN4_4[927]
Removing Lhs of wire MODIN4_4[927] = Net_141_4[434]
Removing Lhs of wire \MODULE_3:g1:a0:newb_3\[928] = MODIN4_3[929]
Removing Lhs of wire MODIN4_3[929] = Net_141_3[436]
Removing Lhs of wire \MODULE_3:g1:a0:newb_2\[930] = MODIN4_2[931]
Removing Lhs of wire MODIN4_2[931] = Net_141_2[438]
Removing Lhs of wire \MODULE_3:g1:a0:newb_1\[932] = MODIN4_1[933]
Removing Lhs of wire MODIN4_1[933] = Net_141_1[440]
Removing Lhs of wire \MODULE_3:g1:a0:newb_0\[934] = MODIN4_0[935]
Removing Lhs of wire MODIN4_0[935] = Net_141_0[442]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_7\[936] = Net_139_7[210]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_6\[937] = Net_139_6[213]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_5\[938] = Net_139_5[215]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_4\[939] = Net_139_4[217]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_3\[940] = Net_139_3[219]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_2\[941] = Net_139_2[221]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_1\[942] = Net_139_1[223]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_0\[943] = Net_139_0[225]
Removing Lhs of wire \MODULE_3:g1:a0:datab_7\[944] = Net_141_7[428]
Removing Lhs of wire \MODULE_3:g1:a0:datab_6\[945] = Net_141_6[430]
Removing Lhs of wire \MODULE_3:g1:a0:datab_5\[946] = Net_141_5[432]
Removing Lhs of wire \MODULE_3:g1:a0:datab_4\[947] = Net_141_4[434]
Removing Lhs of wire \MODULE_3:g1:a0:datab_3\[948] = Net_141_3[436]
Removing Lhs of wire \MODULE_3:g1:a0:datab_2\[949] = Net_141_2[438]
Removing Lhs of wire \MODULE_3:g1:a0:datab_1\[950] = Net_141_1[440]
Removing Lhs of wire \MODULE_3:g1:a0:datab_0\[951] = Net_141_0[442]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_7\[952] = Net_139_7[210]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_6\[953] = Net_139_6[213]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_5\[954] = Net_139_5[215]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_4\[955] = Net_139_4[217]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_3\[956] = Net_139_3[219]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_2\[957] = Net_139_2[221]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_1\[958] = Net_139_1[223]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_0\[959] = Net_139_0[225]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_7\[960] = Net_141_7[428]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_6\[961] = Net_141_6[430]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_5\[962] = Net_141_5[432]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_4\[963] = Net_141_4[434]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_3\[964] = Net_141_3[436]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_2\[965] = Net_141_2[438]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_1\[966] = Net_141_1[440]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_0\[967] = Net_141_0[442]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:aeqb_0\[976] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eq_0\[977] = \MODULE_3:g1:a0:gx:u0:xnor_array_0\[975]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eqi_0\[985] = \MODULE_3:g1:a0:gx:u0:eq_7\[984]
Removing Lhs of wire \MODULE_4:g1:a0:newa_7\[1034] = Net_139_7[210]
Removing Lhs of wire MODIN5_7[1035] = Net_139_7[210]
Removing Lhs of wire \MODULE_4:g1:a0:newa_6\[1036] = Net_139_6[213]
Removing Lhs of wire MODIN5_6[1037] = Net_139_6[213]
Removing Lhs of wire \MODULE_4:g1:a0:newa_5\[1038] = Net_139_5[215]
Removing Lhs of wire MODIN5_5[1039] = Net_139_5[215]
Removing Lhs of wire \MODULE_4:g1:a0:newa_4\[1040] = Net_139_4[217]
Removing Lhs of wire MODIN5_4[1041] = Net_139_4[217]
Removing Lhs of wire \MODULE_4:g1:a0:newa_3\[1042] = Net_139_3[219]
Removing Lhs of wire MODIN5_3[1043] = Net_139_3[219]
Removing Lhs of wire \MODULE_4:g1:a0:newa_2\[1044] = Net_139_2[221]
Removing Lhs of wire MODIN5_2[1045] = Net_139_2[221]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[1046] = Net_139_1[223]
Removing Lhs of wire MODIN5_1[1047] = Net_139_1[223]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[1048] = Net_139_0[225]
Removing Lhs of wire MODIN5_0[1049] = Net_139_0[225]
Removing Lhs of wire \MODULE_4:g1:a0:newb_7\[1050] = MODIN6_7[1051]
Removing Lhs of wire MODIN6_7[1051] = Net_160_7[455]
Removing Lhs of wire \MODULE_4:g1:a0:newb_6\[1052] = MODIN6_6[1053]
Removing Lhs of wire MODIN6_6[1053] = Net_160_6[457]
Removing Lhs of wire \MODULE_4:g1:a0:newb_5\[1054] = MODIN6_5[1055]
Removing Lhs of wire MODIN6_5[1055] = Net_160_5[459]
Removing Lhs of wire \MODULE_4:g1:a0:newb_4\[1056] = MODIN6_4[1057]
Removing Lhs of wire MODIN6_4[1057] = Net_160_4[461]
Removing Lhs of wire \MODULE_4:g1:a0:newb_3\[1058] = MODIN6_3[1059]
Removing Lhs of wire MODIN6_3[1059] = Net_160_3[463]
Removing Lhs of wire \MODULE_4:g1:a0:newb_2\[1060] = MODIN6_2[1061]
Removing Lhs of wire MODIN6_2[1061] = Net_160_2[465]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[1062] = MODIN6_1[1063]
Removing Lhs of wire MODIN6_1[1063] = Net_160_1[467]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[1064] = MODIN6_0[1065]
Removing Lhs of wire MODIN6_0[1065] = Net_160_0[469]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_7\[1066] = Net_139_7[210]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_6\[1067] = Net_139_6[213]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_5\[1068] = Net_139_5[215]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_4\[1069] = Net_139_4[217]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_3\[1070] = Net_139_3[219]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_2\[1071] = Net_139_2[221]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[1072] = Net_139_1[223]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[1073] = Net_139_0[225]
Removing Lhs of wire \MODULE_4:g1:a0:datab_7\[1074] = Net_160_7[455]
Removing Lhs of wire \MODULE_4:g1:a0:datab_6\[1075] = Net_160_6[457]
Removing Lhs of wire \MODULE_4:g1:a0:datab_5\[1076] = Net_160_5[459]
Removing Lhs of wire \MODULE_4:g1:a0:datab_4\[1077] = Net_160_4[461]
Removing Lhs of wire \MODULE_4:g1:a0:datab_3\[1078] = Net_160_3[463]
Removing Lhs of wire \MODULE_4:g1:a0:datab_2\[1079] = Net_160_2[465]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[1080] = Net_160_1[467]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[1081] = Net_160_0[469]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_7\[1082] = Net_139_7[210]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_6\[1083] = Net_139_6[213]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_5\[1084] = Net_139_5[215]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_4\[1085] = Net_139_4[217]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_3\[1086] = Net_139_3[219]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_2\[1087] = Net_139_2[221]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[1088] = Net_139_1[223]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[1089] = Net_139_0[225]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_7\[1090] = Net_160_7[455]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_6\[1091] = Net_160_6[457]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_5\[1092] = Net_160_5[459]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_4\[1093] = Net_160_4[461]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_3\[1094] = Net_160_3[463]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_2\[1095] = Net_160_2[465]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[1096] = Net_160_1[467]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[1097] = Net_160_0[469]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:aeqb_0\[1106] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[1107] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[1105]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eqi_0\[1115] = \MODULE_4:g1:a0:gx:u0:eq_7\[1114]
Removing Lhs of wire \MODULE_5:g1:a0:newa_7\[1164] = Net_139_7[210]
Removing Lhs of wire MODIN7_7[1165] = Net_139_7[210]
Removing Lhs of wire \MODULE_5:g1:a0:newa_6\[1166] = Net_139_6[213]
Removing Lhs of wire MODIN7_6[1167] = Net_139_6[213]
Removing Lhs of wire \MODULE_5:g1:a0:newa_5\[1168] = Net_139_5[215]
Removing Lhs of wire MODIN7_5[1169] = Net_139_5[215]
Removing Lhs of wire \MODULE_5:g1:a0:newa_4\[1170] = Net_139_4[217]
Removing Lhs of wire MODIN7_4[1171] = Net_139_4[217]
Removing Lhs of wire \MODULE_5:g1:a0:newa_3\[1172] = Net_139_3[219]
Removing Lhs of wire MODIN7_3[1173] = Net_139_3[219]
Removing Lhs of wire \MODULE_5:g1:a0:newa_2\[1174] = Net_139_2[221]
Removing Lhs of wire MODIN7_2[1175] = Net_139_2[221]
Removing Lhs of wire \MODULE_5:g1:a0:newa_1\[1176] = Net_139_1[223]
Removing Lhs of wire MODIN7_1[1177] = Net_139_1[223]
Removing Lhs of wire \MODULE_5:g1:a0:newa_0\[1178] = Net_139_0[225]
Removing Lhs of wire MODIN7_0[1179] = Net_139_0[225]
Removing Lhs of wire \MODULE_5:g1:a0:newb_7\[1180] = MODIN8_7[1181]
Removing Lhs of wire MODIN8_7[1181] = Net_192_7[513]
Removing Lhs of wire \MODULE_5:g1:a0:newb_6\[1182] = MODIN8_6[1183]
Removing Lhs of wire MODIN8_6[1183] = Net_192_6[515]
Removing Lhs of wire \MODULE_5:g1:a0:newb_5\[1184] = MODIN8_5[1185]
Removing Lhs of wire MODIN8_5[1185] = Net_192_5[517]
Removing Lhs of wire \MODULE_5:g1:a0:newb_4\[1186] = MODIN8_4[1187]
Removing Lhs of wire MODIN8_4[1187] = Net_192_4[519]
Removing Lhs of wire \MODULE_5:g1:a0:newb_3\[1188] = MODIN8_3[1189]
Removing Lhs of wire MODIN8_3[1189] = Net_192_3[521]
Removing Lhs of wire \MODULE_5:g1:a0:newb_2\[1190] = MODIN8_2[1191]
Removing Lhs of wire MODIN8_2[1191] = Net_192_2[523]
Removing Lhs of wire \MODULE_5:g1:a0:newb_1\[1192] = MODIN8_1[1193]
Removing Lhs of wire MODIN8_1[1193] = Net_192_1[525]
Removing Lhs of wire \MODULE_5:g1:a0:newb_0\[1194] = MODIN8_0[1195]
Removing Lhs of wire MODIN8_0[1195] = Net_192_0[527]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_7\[1196] = Net_139_7[210]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_6\[1197] = Net_139_6[213]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_5\[1198] = Net_139_5[215]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_4\[1199] = Net_139_4[217]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_3\[1200] = Net_139_3[219]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_2\[1201] = Net_139_2[221]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_1\[1202] = Net_139_1[223]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_0\[1203] = Net_139_0[225]
Removing Lhs of wire \MODULE_5:g1:a0:datab_7\[1204] = Net_192_7[513]
Removing Lhs of wire \MODULE_5:g1:a0:datab_6\[1205] = Net_192_6[515]
Removing Lhs of wire \MODULE_5:g1:a0:datab_5\[1206] = Net_192_5[517]
Removing Lhs of wire \MODULE_5:g1:a0:datab_4\[1207] = Net_192_4[519]
Removing Lhs of wire \MODULE_5:g1:a0:datab_3\[1208] = Net_192_3[521]
Removing Lhs of wire \MODULE_5:g1:a0:datab_2\[1209] = Net_192_2[523]
Removing Lhs of wire \MODULE_5:g1:a0:datab_1\[1210] = Net_192_1[525]
Removing Lhs of wire \MODULE_5:g1:a0:datab_0\[1211] = Net_192_0[527]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_7\[1212] = Net_139_7[210]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_6\[1213] = Net_139_6[213]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_5\[1214] = Net_139_5[215]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_4\[1215] = Net_139_4[217]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_3\[1216] = Net_139_3[219]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_2\[1217] = Net_139_2[221]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_1\[1218] = Net_139_1[223]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_0\[1219] = Net_139_0[225]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_7\[1220] = Net_192_7[513]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_6\[1221] = Net_192_6[515]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_5\[1222] = Net_192_5[517]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_4\[1223] = Net_192_4[519]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_3\[1224] = Net_192_3[521]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_2\[1225] = Net_192_2[523]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_1\[1226] = Net_192_1[525]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_0\[1227] = Net_192_0[527]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:aeqb_0\[1236] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eq_0\[1237] = \MODULE_5:g1:a0:gx:u0:xnor_array_0\[1235]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eqi_0\[1245] = \MODULE_5:g1:a0:gx:u0:eq_7\[1244]
Removing Lhs of wire \MODULE_6:g1:a0:newa_7\[1294] = Net_139_7[210]
Removing Lhs of wire MODIN9_7[1295] = Net_139_7[210]
Removing Lhs of wire \MODULE_6:g1:a0:newa_6\[1296] = Net_139_6[213]
Removing Lhs of wire MODIN9_6[1297] = Net_139_6[213]
Removing Lhs of wire \MODULE_6:g1:a0:newa_5\[1298] = Net_139_5[215]
Removing Lhs of wire MODIN9_5[1299] = Net_139_5[215]
Removing Lhs of wire \MODULE_6:g1:a0:newa_4\[1300] = Net_139_4[217]
Removing Lhs of wire MODIN9_4[1301] = Net_139_4[217]
Removing Lhs of wire \MODULE_6:g1:a0:newa_3\[1302] = Net_139_3[219]
Removing Lhs of wire MODIN9_3[1303] = Net_139_3[219]
Removing Lhs of wire \MODULE_6:g1:a0:newa_2\[1304] = Net_139_2[221]
Removing Lhs of wire MODIN9_2[1305] = Net_139_2[221]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[1306] = Net_139_1[223]
Removing Lhs of wire MODIN9_1[1307] = Net_139_1[223]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[1308] = Net_139_0[225]
Removing Lhs of wire MODIN9_0[1309] = Net_139_0[225]
Removing Lhs of wire \MODULE_6:g1:a0:newb_7\[1310] = MODIN10_7[1311]
Removing Lhs of wire MODIN10_7[1311] = Net_230_7[485]
Removing Lhs of wire \MODULE_6:g1:a0:newb_6\[1312] = MODIN10_6[1313]
Removing Lhs of wire MODIN10_6[1313] = Net_230_6[487]
Removing Lhs of wire \MODULE_6:g1:a0:newb_5\[1314] = MODIN10_5[1315]
Removing Lhs of wire MODIN10_5[1315] = Net_230_5[489]
Removing Lhs of wire \MODULE_6:g1:a0:newb_4\[1316] = MODIN10_4[1317]
Removing Lhs of wire MODIN10_4[1317] = Net_230_4[491]
Removing Lhs of wire \MODULE_6:g1:a0:newb_3\[1318] = MODIN10_3[1319]
Removing Lhs of wire MODIN10_3[1319] = Net_230_3[493]
Removing Lhs of wire \MODULE_6:g1:a0:newb_2\[1320] = MODIN10_2[1321]
Removing Lhs of wire MODIN10_2[1321] = Net_230_2[495]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[1322] = MODIN10_1[1323]
Removing Lhs of wire MODIN10_1[1323] = Net_230_1[497]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[1324] = MODIN10_0[1325]
Removing Lhs of wire MODIN10_0[1325] = Net_230_0[499]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_7\[1326] = Net_139_7[210]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_6\[1327] = Net_139_6[213]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_5\[1328] = Net_139_5[215]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_4\[1329] = Net_139_4[217]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_3\[1330] = Net_139_3[219]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_2\[1331] = Net_139_2[221]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[1332] = Net_139_1[223]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[1333] = Net_139_0[225]
Removing Lhs of wire \MODULE_6:g1:a0:datab_7\[1334] = Net_230_7[485]
Removing Lhs of wire \MODULE_6:g1:a0:datab_6\[1335] = Net_230_6[487]
Removing Lhs of wire \MODULE_6:g1:a0:datab_5\[1336] = Net_230_5[489]
Removing Lhs of wire \MODULE_6:g1:a0:datab_4\[1337] = Net_230_4[491]
Removing Lhs of wire \MODULE_6:g1:a0:datab_3\[1338] = Net_230_3[493]
Removing Lhs of wire \MODULE_6:g1:a0:datab_2\[1339] = Net_230_2[495]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[1340] = Net_230_1[497]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[1341] = Net_230_0[499]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_7\[1342] = Net_139_7[210]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_6\[1343] = Net_139_6[213]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_5\[1344] = Net_139_5[215]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_4\[1345] = Net_139_4[217]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_3\[1346] = Net_139_3[219]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_2\[1347] = Net_139_2[221]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[1348] = Net_139_1[223]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[1349] = Net_139_0[225]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_7\[1350] = Net_230_7[485]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_6\[1351] = Net_230_6[487]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_5\[1352] = Net_230_5[489]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_4\[1353] = Net_230_4[491]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_3\[1354] = Net_230_3[493]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_2\[1355] = Net_230_2[495]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[1356] = Net_230_1[497]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[1357] = Net_230_0[499]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[1366] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[1367] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[1365]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_0\[1375] = \MODULE_6:g1:a0:gx:u0:eq_7\[1374]
Removing Lhs of wire \MODULE_7:g1:a0:newa_7\[1424] = Net_139_7[210]
Removing Lhs of wire MODIN11_7[1425] = Net_139_7[210]
Removing Lhs of wire \MODULE_7:g1:a0:newa_6\[1426] = Net_139_6[213]
Removing Lhs of wire MODIN11_6[1427] = Net_139_6[213]
Removing Lhs of wire \MODULE_7:g1:a0:newa_5\[1428] = Net_139_5[215]
Removing Lhs of wire MODIN11_5[1429] = Net_139_5[215]
Removing Lhs of wire \MODULE_7:g1:a0:newa_4\[1430] = Net_139_4[217]
Removing Lhs of wire MODIN11_4[1431] = Net_139_4[217]
Removing Lhs of wire \MODULE_7:g1:a0:newa_3\[1432] = Net_139_3[219]
Removing Lhs of wire MODIN11_3[1433] = Net_139_3[219]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[1434] = Net_139_2[221]
Removing Lhs of wire MODIN11_2[1435] = Net_139_2[221]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[1436] = Net_139_1[223]
Removing Lhs of wire MODIN11_1[1437] = Net_139_1[223]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[1438] = Net_139_0[225]
Removing Lhs of wire MODIN11_0[1439] = Net_139_0[225]
Removing Lhs of wire \MODULE_7:g1:a0:newb_7\[1440] = MODIN12_7[1441]
Removing Lhs of wire MODIN12_7[1441] = Net_835_7[540]
Removing Lhs of wire \MODULE_7:g1:a0:newb_6\[1442] = MODIN12_6[1443]
Removing Lhs of wire MODIN12_6[1443] = Net_835_6[542]
Removing Lhs of wire \MODULE_7:g1:a0:newb_5\[1444] = MODIN12_5[1445]
Removing Lhs of wire MODIN12_5[1445] = Net_835_5[544]
Removing Lhs of wire \MODULE_7:g1:a0:newb_4\[1446] = MODIN12_4[1447]
Removing Lhs of wire MODIN12_4[1447] = Net_835_4[546]
Removing Lhs of wire \MODULE_7:g1:a0:newb_3\[1448] = MODIN12_3[1449]
Removing Lhs of wire MODIN12_3[1449] = Net_835_3[548]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[1450] = MODIN12_2[1451]
Removing Lhs of wire MODIN12_2[1451] = Net_835_2[550]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[1452] = MODIN12_1[1453]
Removing Lhs of wire MODIN12_1[1453] = Net_835_1[552]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[1454] = MODIN12_0[1455]
Removing Lhs of wire MODIN12_0[1455] = Net_835_0[554]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_7\[1456] = Net_139_7[210]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_6\[1457] = Net_139_6[213]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_5\[1458] = Net_139_5[215]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_4\[1459] = Net_139_4[217]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_3\[1460] = Net_139_3[219]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[1461] = Net_139_2[221]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[1462] = Net_139_1[223]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[1463] = Net_139_0[225]
Removing Lhs of wire \MODULE_7:g1:a0:datab_7\[1464] = Net_835_7[540]
Removing Lhs of wire \MODULE_7:g1:a0:datab_6\[1465] = Net_835_6[542]
Removing Lhs of wire \MODULE_7:g1:a0:datab_5\[1466] = Net_835_5[544]
Removing Lhs of wire \MODULE_7:g1:a0:datab_4\[1467] = Net_835_4[546]
Removing Lhs of wire \MODULE_7:g1:a0:datab_3\[1468] = Net_835_3[548]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[1469] = Net_835_2[550]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[1470] = Net_835_1[552]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[1471] = Net_835_0[554]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_7\[1472] = Net_139_7[210]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_6\[1473] = Net_139_6[213]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_5\[1474] = Net_139_5[215]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_4\[1475] = Net_139_4[217]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_3\[1476] = Net_139_3[219]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[1477] = Net_139_2[221]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[1478] = Net_139_1[223]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[1479] = Net_139_0[225]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_7\[1480] = Net_835_7[540]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_6\[1481] = Net_835_6[542]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_5\[1482] = Net_835_5[544]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_4\[1483] = Net_835_4[546]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_3\[1484] = Net_835_3[548]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[1485] = Net_835_2[550]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[1486] = Net_835_1[552]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[1487] = Net_835_0[554]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[1496] = tmpOE__P1_22_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[1497] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[1495]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[1505] = \MODULE_7:g1:a0:gx:u0:eq_7\[1504]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1570] = GO[190]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1571] = Net_1242[575]

------------------------------------------------------
Aliased 0 equations, 593 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__P1_22_net_0' (cost = 0):
tmpOE__P1_22_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'OCSET' (cost = 4):
OCSET <= (not OVRCURA4
	OR not OVRCURA3
	OR not OVRCURA2
	OR not OVRCURA1);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_139_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:s_0\ <= (not Net_139_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_973_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:s_0\ <= (not Net_973_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_141_7)
	OR (Net_139_7 and Net_141_7));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_141_6)
	OR (Net_139_6 and Net_141_6));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_141_5)
	OR (Net_139_5 and Net_141_5));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_141_4)
	OR (Net_139_4 and Net_141_4));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_141_3)
	OR (Net_139_3 and Net_141_3));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_141_2)
	OR (Net_139_2 and Net_141_2));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_141_1)
	OR (Net_139_1 and Net_141_1));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_141_0)
	OR (Net_139_0 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_1 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_0 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_3:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_2 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_1 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_0 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_3:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_141_3 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_141_3 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_141_3 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (not Net_139_3 and not Net_141_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_141_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_3 and Net_139_0 and Net_141_3 and Net_141_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_3 and Net_139_1 and Net_141_3 and Net_141_1)
	OR (not Net_139_2 and not Net_141_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_141_3 and Net_141_2)
	OR (not Net_139_1 and not Net_141_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_0 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_3:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_141_4 and not Net_141_3 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_141_4 and not Net_141_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_141_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_2 and not Net_141_1 and Net_139_3 and Net_139_0 and Net_141_3 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_0 and Net_139_3 and Net_139_1 and Net_141_3 and Net_141_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_141_4 and not Net_141_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_141_3 and Net_141_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_141_4 and not Net_141_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_141_4 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_141_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_141_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_0 and Net_141_4 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_1 and Net_141_4 and Net_141_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_141_3 and not Net_141_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_141_4 and Net_141_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_141_3 and not Net_141_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_141_3 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_2 and Net_141_1)
	OR (not Net_139_3 and not Net_141_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_141_4 and Net_141_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_1)
	OR (not Net_139_2 and not Net_141_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_141_4 and Net_141_3 and Net_141_2)
	OR (not Net_139_1 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_0 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0));

Note:  Virtual signal \MODULE_3:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_3:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_141_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_141_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_141_5 and Net_141_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_141_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_141_5 and Net_141_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_141_4 and Net_141_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_141_5 and Net_141_4 and Net_141_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_2 and Net_141_5 and Net_141_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_141_4 and Net_141_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_141_5 and Net_141_4 and Net_141_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_141_3 and Net_141_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_141_5 and Net_141_3 and Net_141_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_141_4 and Net_141_3 and Net_141_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_1 and Net_141_5 and Net_141_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_1 and Net_141_4 and Net_141_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_0 and Net_139_3 and Net_139_1 and Net_141_3 and Net_141_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_141_5 and Net_141_3 and Net_141_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_2 and Net_141_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_141_3 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_141_4 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_141_5 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_0 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_0 and Net_141_5 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_0 and Net_141_4 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_1 and Net_139_3 and Net_139_0 and Net_141_3 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_141_5 and not Net_141_3 and not Net_141_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_141_3 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_141_4 and not Net_141_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_141_5 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_1 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_141_4 and not Net_141_3 and not Net_141_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_141_5 and not Net_141_3 and not Net_141_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_141_3 and not Net_141_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_141_5 and not Net_141_4 and not Net_141_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_141_4 and not Net_141_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_141_5 and not Net_141_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_2 and not Net_141_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_141_5 and not Net_141_4 and not Net_141_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_141_4 and not Net_141_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_141_5 and not Net_141_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_141_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_141_5 and not Net_141_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_141_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_141_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_141_6));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:gt_6\ <= ((not Net_141_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_141_3));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:gt_3\ <= ((not Net_141_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_141_3)
	OR (not Net_139_3 and Net_141_4 and Net_141_3)
	OR (not Net_139_4 and Net_141_4));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:gt_4\ <= ((not Net_141_4 and not Net_141_3 and Net_139_3)
	OR (not Net_141_3 and Net_139_4 and Net_139_3)
	OR (not Net_141_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_141_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:gt_0\ <= ((not Net_141_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_141_0)
	OR (not Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and Net_141_1));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_3:g1:a0:gx:u0:gt_1\ <= ((not Net_141_1 and not Net_141_0 and Net_139_0)
	OR (not Net_141_0 and Net_139_1 and Net_139_0)
	OR (not Net_141_1 and Net_139_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_160_7)
	OR (Net_139_7 and Net_160_7));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_160_6)
	OR (Net_139_6 and Net_160_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_160_5)
	OR (Net_139_5 and Net_160_5));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_160_4)
	OR (Net_139_4 and Net_160_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_160_3)
	OR (Net_139_3 and Net_160_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_160_2)
	OR (Net_139_2 and Net_160_2));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_160_1)
	OR (Net_139_1 and Net_160_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_160_0)
	OR (Net_139_0 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_1 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_0 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_4:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_2 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_1 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_0 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_4:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_160_3 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_160_3 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_160_3 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (not Net_139_3 and not Net_160_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_160_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_3 and Net_139_0 and Net_160_3 and Net_160_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_3 and Net_139_1 and Net_160_3 and Net_160_1)
	OR (not Net_139_2 and not Net_160_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_160_3 and Net_160_2)
	OR (not Net_139_1 and not Net_160_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_0 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_4:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_160_4 and not Net_160_3 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_160_4 and not Net_160_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_160_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_2 and not Net_160_1 and Net_139_3 and Net_139_0 and Net_160_3 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_0 and Net_139_3 and Net_139_1 and Net_160_3 and Net_160_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_160_4 and not Net_160_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_160_3 and Net_160_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_160_4 and not Net_160_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_160_4 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_160_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_160_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_0 and Net_160_4 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_1 and Net_160_4 and Net_160_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_160_3 and not Net_160_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_160_4 and Net_160_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_160_3 and not Net_160_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_160_3 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_2 and Net_160_1)
	OR (not Net_139_3 and not Net_160_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_160_4 and Net_160_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_1)
	OR (not Net_139_2 and not Net_160_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_160_4 and Net_160_3 and Net_160_2)
	OR (not Net_139_1 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_0 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0));

Note:  Virtual signal \MODULE_4:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_4:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_160_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_160_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_160_5 and Net_160_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_160_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_160_5 and Net_160_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_160_4 and Net_160_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_160_5 and Net_160_4 and Net_160_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_2 and Net_160_5 and Net_160_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_160_4 and Net_160_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_160_5 and Net_160_4 and Net_160_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_160_3 and Net_160_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_160_5 and Net_160_3 and Net_160_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_160_4 and Net_160_3 and Net_160_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_1 and Net_160_5 and Net_160_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_1 and Net_160_4 and Net_160_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_0 and Net_139_3 and Net_139_1 and Net_160_3 and Net_160_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_160_5 and Net_160_3 and Net_160_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_2 and Net_160_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_160_3 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_160_4 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_160_5 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_0 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_0 and Net_160_5 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_0 and Net_160_4 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_1 and Net_139_3 and Net_139_0 and Net_160_3 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_160_5 and not Net_160_3 and not Net_160_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_160_3 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_160_4 and not Net_160_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_160_5 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_1 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_160_4 and not Net_160_3 and not Net_160_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_160_5 and not Net_160_3 and not Net_160_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_160_3 and not Net_160_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_160_5 and not Net_160_4 and not Net_160_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_160_4 and not Net_160_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_160_5 and not Net_160_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_2 and not Net_160_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_160_5 and not Net_160_4 and not Net_160_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_160_4 and not Net_160_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_160_5 and not Net_160_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_160_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_160_5 and not Net_160_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_160_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_160_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_160_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_6\ <= ((not Net_160_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_160_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_3\ <= ((not Net_160_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_160_3)
	OR (not Net_139_3 and Net_160_4 and Net_160_3)
	OR (not Net_139_4 and Net_160_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:gt_4\ <= ((not Net_160_4 and not Net_160_3 and Net_139_3)
	OR (not Net_160_3 and Net_139_4 and Net_139_3)
	OR (not Net_160_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_160_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:gt_0\ <= ((not Net_160_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_160_0)
	OR (not Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and Net_160_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_4:g1:a0:gx:u0:gt_1\ <= ((not Net_160_1 and not Net_160_0 and Net_139_0)
	OR (not Net_160_0 and Net_139_1 and Net_139_0)
	OR (not Net_160_1 and Net_139_1));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_192_7)
	OR (Net_139_7 and Net_192_7));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_192_6)
	OR (Net_139_6 and Net_192_6));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_192_5)
	OR (Net_139_5 and Net_192_5));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_192_4)
	OR (Net_139_4 and Net_192_4));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_192_3)
	OR (Net_139_3 and Net_192_3));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_192_2)
	OR (Net_139_2 and Net_192_2));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_192_1)
	OR (Net_139_1 and Net_192_1));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_192_0)
	OR (Net_139_0 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_5:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_1 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_0 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_5:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_2 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_1 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_0 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_5:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_192_3 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_192_3 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_192_3 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (not Net_139_3 and not Net_192_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_192_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_3 and Net_139_0 and Net_192_3 and Net_192_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_3 and Net_139_1 and Net_192_3 and Net_192_1)
	OR (not Net_139_2 and not Net_192_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_192_3 and Net_192_2)
	OR (not Net_139_1 and not Net_192_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_0 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_5:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_192_4 and not Net_192_3 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_192_4 and not Net_192_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_192_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_2 and not Net_192_1 and Net_139_3 and Net_139_0 and Net_192_3 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_0 and Net_139_3 and Net_139_1 and Net_192_3 and Net_192_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_192_4 and not Net_192_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_192_3 and Net_192_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_192_4 and not Net_192_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_192_4 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_192_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_192_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_0 and Net_192_4 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_1 and Net_192_4 and Net_192_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_192_3 and not Net_192_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_192_4 and Net_192_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_192_3 and not Net_192_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_192_3 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_2 and Net_192_1)
	OR (not Net_139_3 and not Net_192_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_192_4 and Net_192_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_1)
	OR (not Net_139_2 and not Net_192_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_192_4 and Net_192_3 and Net_192_2)
	OR (not Net_139_1 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_0 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0));

Note:  Virtual signal \MODULE_5:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_5:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_192_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_192_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_192_5 and Net_192_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_192_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_192_5 and Net_192_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_192_4 and Net_192_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_192_5 and Net_192_4 and Net_192_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_2 and Net_192_5 and Net_192_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_192_4 and Net_192_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_192_5 and Net_192_4 and Net_192_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_192_3 and Net_192_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_192_5 and Net_192_3 and Net_192_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_192_4 and Net_192_3 and Net_192_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_1 and Net_192_5 and Net_192_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_1 and Net_192_4 and Net_192_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_0 and Net_139_3 and Net_139_1 and Net_192_3 and Net_192_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_192_5 and Net_192_3 and Net_192_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_2 and Net_192_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_192_3 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_192_4 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_192_5 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_0 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_0 and Net_192_5 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_0 and Net_192_4 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_1 and Net_139_3 and Net_139_0 and Net_192_3 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_192_5 and not Net_192_3 and not Net_192_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_192_3 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_192_4 and not Net_192_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_192_5 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_1 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_192_4 and not Net_192_3 and not Net_192_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_192_5 and not Net_192_3 and not Net_192_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_192_3 and not Net_192_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_192_5 and not Net_192_4 and not Net_192_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_192_4 and not Net_192_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_192_5 and not Net_192_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_2 and not Net_192_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_192_5 and not Net_192_4 and not Net_192_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_192_4 and not Net_192_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_192_5 and not Net_192_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_192_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_192_5 and not Net_192_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_192_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_192_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_192_6));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:gt_6\ <= ((not Net_192_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_192_3));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:gt_3\ <= ((not Net_192_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_192_3)
	OR (not Net_139_3 and Net_192_4 and Net_192_3)
	OR (not Net_139_4 and Net_192_4));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:gt_4\ <= ((not Net_192_4 and not Net_192_3 and Net_139_3)
	OR (not Net_192_3 and Net_139_4 and Net_139_3)
	OR (not Net_192_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_192_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_5:g1:a0:gx:u0:gt_0\ <= ((not Net_192_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_192_0)
	OR (not Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and Net_192_1));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_5:g1:a0:gx:u0:gt_1\ <= ((not Net_192_1 and not Net_192_0 and Net_139_0)
	OR (not Net_192_0 and Net_139_1 and Net_139_0)
	OR (not Net_192_1 and Net_139_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_230_7)
	OR (Net_139_7 and Net_230_7));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_230_6)
	OR (Net_139_6 and Net_230_6));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_230_5)
	OR (Net_139_5 and Net_230_5));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_230_4)
	OR (Net_139_4 and Net_230_4));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_230_3)
	OR (Net_139_3 and Net_230_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_230_2)
	OR (Net_139_2 and Net_230_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_230_1)
	OR (Net_139_1 and Net_230_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_230_0)
	OR (Net_139_0 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_1 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_0 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_2 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_1 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_0 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_6:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_230_3 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_230_3 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_230_3 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (not Net_139_3 and not Net_230_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_230_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_3 and Net_139_0 and Net_230_3 and Net_230_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_3 and Net_139_1 and Net_230_3 and Net_230_1)
	OR (not Net_139_2 and not Net_230_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_230_3 and Net_230_2)
	OR (not Net_139_1 and not Net_230_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_0 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_6:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_230_4 and not Net_230_3 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_230_4 and not Net_230_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_230_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_2 and not Net_230_1 and Net_139_3 and Net_139_0 and Net_230_3 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_0 and Net_139_3 and Net_139_1 and Net_230_3 and Net_230_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_230_4 and not Net_230_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_230_3 and Net_230_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_230_4 and not Net_230_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_230_4 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_230_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_230_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_0 and Net_230_4 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_1 and Net_230_4 and Net_230_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_230_3 and not Net_230_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_230_4 and Net_230_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_230_3 and not Net_230_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_230_3 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_2 and Net_230_1)
	OR (not Net_139_3 and not Net_230_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_230_4 and Net_230_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_1)
	OR (not Net_139_2 and not Net_230_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_230_4 and Net_230_3 and Net_230_2)
	OR (not Net_139_1 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_0 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0));

Note:  Virtual signal \MODULE_6:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_6:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_230_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_230_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_230_5 and Net_230_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_230_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_230_5 and Net_230_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_230_4 and Net_230_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_230_5 and Net_230_4 and Net_230_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_2 and Net_230_5 and Net_230_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_230_4 and Net_230_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_230_5 and Net_230_4 and Net_230_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_230_3 and Net_230_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_230_5 and Net_230_3 and Net_230_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_230_4 and Net_230_3 and Net_230_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_1 and Net_230_5 and Net_230_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_1 and Net_230_4 and Net_230_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_0 and Net_139_3 and Net_139_1 and Net_230_3 and Net_230_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_230_5 and Net_230_3 and Net_230_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_2 and Net_230_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_230_3 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_230_4 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_230_5 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_0 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_0 and Net_230_5 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_0 and Net_230_4 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_1 and Net_139_3 and Net_139_0 and Net_230_3 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_230_5 and not Net_230_3 and not Net_230_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_230_3 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_230_4 and not Net_230_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_230_5 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_1 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_230_4 and not Net_230_3 and not Net_230_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_230_5 and not Net_230_3 and not Net_230_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_230_3 and not Net_230_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_230_5 and not Net_230_4 and not Net_230_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_230_4 and not Net_230_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_230_5 and not Net_230_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_2 and not Net_230_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_230_5 and not Net_230_4 and not Net_230_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_230_4 and not Net_230_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_230_5 and not Net_230_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_230_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_230_5 and not Net_230_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_230_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_230_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_230_6));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:gt_6\ <= ((not Net_230_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_230_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:gt_3\ <= ((not Net_230_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_230_3)
	OR (not Net_139_3 and Net_230_4 and Net_230_3)
	OR (not Net_139_4 and Net_230_4));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:gt_4\ <= ((not Net_230_4 and not Net_230_3 and Net_139_3)
	OR (not Net_230_3 and Net_139_4 and Net_139_3)
	OR (not Net_230_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_230_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:gt_0\ <= ((not Net_230_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_230_0)
	OR (not Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and Net_230_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not Net_230_1 and not Net_230_0 and Net_139_0)
	OR (not Net_230_0 and Net_139_1 and Net_139_0)
	OR (not Net_230_1 and Net_139_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_139_7 and not Net_835_7)
	OR (Net_139_7 and Net_835_7));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_139_6 and not Net_835_6)
	OR (Net_139_6 and Net_835_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_139_5 and not Net_835_5)
	OR (Net_139_5 and Net_835_5));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_139_4 and not Net_835_4)
	OR (Net_139_4 and Net_835_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_139_3 and not Net_835_3)
	OR (Net_139_3 and Net_835_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_139_2 and not Net_835_2)
	OR (Net_139_2 and Net_835_2));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_139_1 and not Net_835_1)
	OR (Net_139_1 and Net_835_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139_0 and not Net_835_0)
	OR (Net_139_0 and Net_835_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_139_1 and not Net_139_0 and not Net_835_1 and not Net_835_0)
	OR (not Net_139_1 and not Net_835_1 and Net_139_0 and Net_835_0)
	OR (not Net_139_0 and not Net_835_0 and Net_139_1 and Net_835_1)
	OR (Net_139_1 and Net_139_0 and Net_835_1 and Net_835_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_2 and not Net_835_1 and not Net_835_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_835_2 and not Net_835_1 and Net_139_0 and Net_835_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_835_2 and not Net_835_0 and Net_139_1 and Net_835_1)
	OR (not Net_139_2 and not Net_835_2 and Net_139_1 and Net_139_0 and Net_835_1 and Net_835_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_835_1 and not Net_835_0 and Net_139_2 and Net_835_2)
	OR (not Net_139_1 and not Net_835_1 and Net_139_2 and Net_139_0 and Net_835_2 and Net_835_0)
	OR (not Net_139_0 and not Net_835_0 and Net_139_2 and Net_139_1 and Net_835_2 and Net_835_1)
	OR (Net_139_2 and Net_139_1 and Net_139_0 and Net_835_2 and Net_835_1 and Net_835_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_7:g1:a0:gx:u0:eq_3\ <= ((not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_3 and not Net_835_2 and not Net_835_1 and not Net_835_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_835_3 and not Net_835_2 and not Net_835_1 and Net_139_0 and Net_835_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_835_3 and not Net_835_2 and not Net_835_0 and Net_139_1 and Net_835_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_835_3 and not Net_835_2 and Net_139_1 and Net_139_0 and Net_835_1 and Net_835_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_835_3 and not Net_835_1 and not Net_835_0 and Net_139_2 and Net_835_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_835_3 and not Net_835_1 and Net_139_2 and Net_139_0 and Net_835_2 and Net_835_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_835_3 and not Net_835_0 and Net_139_2 and Net_139_1 and Net_835_2 and Net_835_1)
	OR (not Net_139_3 and not Net_835_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_3 and Net_835_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_835_2 and not Net_835_1 and Net_139_3 and Net_139_0 and Net_835_3 and Net_835_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_835_2 and not Net_835_0 and Net_139_3 and Net_139_1 and Net_835_3 and Net_835_1)
	OR (not Net_139_2 and not Net_835_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_835_3 and Net_835_1 and Net_835_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_835_1 and not Net_835_0 and Net_139_3 and Net_139_2 and Net_835_3 and Net_835_2)
	OR (not Net_139_1 and not Net_835_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_835_3 and Net_835_2 and Net_835_0)
	OR (not Net_139_0 and not Net_835_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_835_3 and Net_835_2 and Net_835_1)
	OR (Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_3 and Net_835_2 and Net_835_1 and Net_835_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_7:g1:a0:gx:u0:eq_4\ <= ((not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_1 and not Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_1 and Net_139_0 and Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_0 and Net_139_1 and Net_835_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_835_4 and not Net_835_3 and not Net_835_2 and Net_139_1 and Net_139_0 and Net_835_1 and Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_835_4 and not Net_835_3 and not Net_835_1 and not Net_835_0 and Net_139_2 and Net_835_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_835_4 and not Net_835_3 and not Net_835_1 and Net_139_2 and Net_139_0 and Net_835_2 and Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_835_4 and not Net_835_3 and not Net_835_0 and Net_139_2 and Net_139_1 and Net_835_2 and Net_835_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_835_4 and not Net_835_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_4 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_3 and Net_835_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_835_4 and not Net_835_2 and not Net_835_1 and Net_139_3 and Net_139_0 and Net_835_3 and Net_835_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_835_4 and not Net_835_2 and not Net_835_0 and Net_139_3 and Net_139_1 and Net_835_3 and Net_835_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_835_4 and not Net_835_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_835_3 and Net_835_1 and Net_835_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_835_4 and not Net_835_1 and not Net_835_0 and Net_139_3 and Net_139_2 and Net_835_3 and Net_835_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_835_4 and not Net_835_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_835_3 and Net_835_2 and Net_835_0)
	OR (not Net_139_4 and not Net_139_0 and not Net_835_4 and not Net_835_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_835_3 and Net_835_2 and Net_835_1)
	OR (not Net_139_4 and not Net_835_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_3 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_3 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_4 and Net_835_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_835_3 and not Net_835_2 and not Net_835_1 and Net_139_4 and Net_139_0 and Net_835_4 and Net_835_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_835_3 and not Net_835_2 and not Net_835_0 and Net_139_4 and Net_139_1 and Net_835_4 and Net_835_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_835_3 and not Net_835_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_835_4 and Net_835_1 and Net_835_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_835_3 and not Net_835_1 and not Net_835_0 and Net_139_4 and Net_139_2 and Net_835_4 and Net_835_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_835_3 and not Net_835_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_835_4 and Net_835_2 and Net_835_0)
	OR (not Net_139_3 and not Net_139_0 and not Net_835_3 and not Net_835_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_835_4 and Net_835_2 and Net_835_1)
	OR (not Net_139_3 and not Net_835_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_4 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_4 and Net_139_3 and Net_835_4 and Net_835_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_835_2 and not Net_835_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_835_4 and Net_835_3 and Net_835_0)
	OR (not Net_139_2 and not Net_139_0 and not Net_835_2 and not Net_835_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_835_4 and Net_835_3 and Net_835_1)
	OR (not Net_139_2 and not Net_835_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_835_4 and Net_835_3 and Net_835_1 and Net_835_0)
	OR (not Net_139_1 and not Net_139_0 and not Net_835_1 and not Net_835_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_835_4 and Net_835_3 and Net_835_2)
	OR (not Net_139_1 and not Net_835_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_0)
	OR (not Net_139_0 and not Net_835_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_1)
	OR (Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_1 and Net_835_0));

Note:  Virtual signal \MODULE_7:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_5 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_1 and not Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_5 and Net_835_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_5 and not Net_835_3 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_4 and Net_835_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_3 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_5 and Net_139_4 and Net_835_5 and Net_835_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_5 and not Net_835_4 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_3 and Net_835_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_4 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_5 and Net_139_3 and Net_835_5 and Net_835_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_5 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_4 and Net_139_3 and Net_835_4 and Net_835_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_835_2 and not Net_835_1 and not Net_835_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_835_5 and Net_835_4 and Net_835_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_835_5 and not Net_835_4 and not Net_835_3 and not Net_835_1 and not Net_835_0 and Net_139_2 and Net_835_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_835_4 and not Net_835_3 and not Net_835_1 and not Net_835_0 and Net_139_5 and Net_139_2 and Net_835_5 and Net_835_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_835_5 and not Net_835_3 and not Net_835_1 and not Net_835_0 and Net_139_4 and Net_139_2 and Net_835_4 and Net_835_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_835_3 and not Net_835_1 and not Net_835_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_835_5 and Net_835_4 and Net_835_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_835_5 and not Net_835_4 and not Net_835_1 and not Net_835_0 and Net_139_3 and Net_139_2 and Net_835_3 and Net_835_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_835_4 and not Net_835_1 and not Net_835_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_835_5 and Net_835_3 and Net_835_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_835_5 and not Net_835_1 and not Net_835_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_835_4 and Net_835_3 and Net_835_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_835_1 and not Net_835_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_835_5 and Net_835_4 and Net_835_3 and Net_835_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_835_5 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_0 and Net_139_1 and Net_835_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_0 and Net_139_5 and Net_139_1 and Net_835_5 and Net_835_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_835_5 and not Net_835_3 and not Net_835_2 and not Net_835_0 and Net_139_4 and Net_139_1 and Net_835_4 and Net_835_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_835_3 and not Net_835_2 and not Net_835_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_835_5 and Net_835_4 and Net_835_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_835_5 and not Net_835_4 and not Net_835_2 and not Net_835_0 and Net_139_3 and Net_139_1 and Net_835_3 and Net_835_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_835_4 and not Net_835_2 and not Net_835_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_835_5 and Net_835_3 and Net_835_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_835_5 and not Net_835_2 and not Net_835_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_835_4 and Net_835_3 and Net_835_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_835_2 and not Net_835_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_835_5 and Net_835_4 and Net_835_3 and Net_835_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_835_5 and not Net_835_4 and not Net_835_3 and not Net_835_0 and Net_139_2 and Net_139_1 and Net_835_2 and Net_835_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_835_4 and not Net_835_3 and not Net_835_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_835_5 and Net_835_2 and Net_835_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_835_5 and not Net_835_3 and not Net_835_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_835_4 and Net_835_2 and Net_835_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_835_3 and not Net_835_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_835_5 and Net_835_4 and Net_835_2 and Net_835_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_835_5 and not Net_835_4 and not Net_835_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_835_3 and Net_835_2 and Net_835_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_835_4 and not Net_835_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_835_5 and Net_835_3 and Net_835_2 and Net_835_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_835_5 and not Net_835_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_1)
	OR (not Net_139_0 and not Net_835_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_835_5 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_835_5 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_1 and Net_139_0 and Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_835_4 and not Net_835_3 and not Net_835_2 and not Net_835_1 and Net_139_5 and Net_139_0 and Net_835_5 and Net_835_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_835_5 and not Net_835_3 and not Net_835_2 and not Net_835_1 and Net_139_4 and Net_139_0 and Net_835_4 and Net_835_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_835_3 and not Net_835_2 and not Net_835_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_835_5 and Net_835_4 and Net_835_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_835_5 and not Net_835_4 and not Net_835_2 and not Net_835_1 and Net_139_3 and Net_139_0 and Net_835_3 and Net_835_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_835_4 and not Net_835_2 and not Net_835_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_835_5 and Net_835_3 and Net_835_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_835_5 and not Net_835_2 and not Net_835_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_835_4 and Net_835_3 and Net_835_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_835_2 and not Net_835_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_835_5 and Net_835_4 and Net_835_3 and Net_835_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_835_5 and not Net_835_4 and not Net_835_3 and not Net_835_1 and Net_139_2 and Net_139_0 and Net_835_2 and Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_835_4 and not Net_835_3 and not Net_835_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_835_5 and Net_835_2 and Net_835_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_835_5 and not Net_835_3 and not Net_835_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_835_4 and Net_835_2 and Net_835_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_835_3 and not Net_835_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_835_5 and Net_835_4 and Net_835_2 and Net_835_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_835_5 and not Net_835_4 and not Net_835_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_835_3 and Net_835_2 and Net_835_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_835_4 and not Net_835_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_835_5 and Net_835_3 and Net_835_2 and Net_835_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_835_5 and not Net_835_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_0)
	OR (not Net_139_1 and not Net_835_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_835_5 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_835_5 and not Net_835_4 and not Net_835_3 and not Net_835_2 and Net_139_1 and Net_139_0 and Net_835_1 and Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_835_4 and not Net_835_3 and not Net_835_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_835_5 and Net_835_1 and Net_835_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_835_5 and not Net_835_3 and not Net_835_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_835_4 and Net_835_1 and Net_835_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_835_3 and not Net_835_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_835_5 and Net_835_4 and Net_835_1 and Net_835_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_835_5 and not Net_835_4 and not Net_835_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_835_3 and Net_835_1 and Net_835_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_835_4 and not Net_835_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_835_5 and Net_835_3 and Net_835_1 and Net_835_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_835_5 and not Net_835_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_835_4 and Net_835_3 and Net_835_1 and Net_835_0)
	OR (not Net_139_2 and not Net_835_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_835_5 and Net_835_4 and Net_835_3 and Net_835_1 and Net_835_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_835_5 and not Net_835_4 and not Net_835_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_835_4 and not Net_835_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_5 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_835_5 and not Net_835_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_4 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_3 and not Net_835_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_5 and Net_835_4 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_835_5 and not Net_835_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_3 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_4 and not Net_835_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_5 and Net_835_3 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (not Net_139_5 and not Net_835_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_1 and Net_835_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_835_5 and Net_835_4 and Net_835_3 and Net_835_2 and Net_835_1 and Net_835_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:eq_6\ <= ((not Net_139_6 and not Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_139_6 and Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_6\ <= ((not Net_139_6 and Net_835_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_6\ <= ((not Net_835_6 and Net_139_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not Net_139_3 and Net_835_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not Net_835_3 and Net_139_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_139_4 and not Net_139_3 and Net_835_3)
	OR (not Net_139_3 and Net_835_4 and Net_835_3)
	OR (not Net_139_4 and Net_835_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not Net_835_4 and not Net_835_3 and Net_139_3)
	OR (not Net_835_3 and Net_139_4 and Net_139_3)
	OR (not Net_835_4 and Net_139_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not Net_139_0 and Net_835_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not Net_835_0 and Net_139_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_139_1 and not Net_139_0 and Net_835_0)
	OR (not Net_139_0 and Net_835_1 and Net_835_0)
	OR (not Net_139_1 and Net_835_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not Net_835_1 and not Net_835_0 and Net_139_0)
	OR (not Net_835_0 and Net_139_1 and Net_139_0)
	OR (not Net_835_1 and Net_139_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_5:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_192_7 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_192_7 and Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_192_6 and Net_139_7 and Net_192_7 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_192_7 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_141_7 and not Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_141_7 and Net_139_6 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_141_6 and Net_139_7 and Net_141_7 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_141_7 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_160_7 and not Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_160_7 and Net_139_6 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_160_6 and Net_139_7 and Net_160_7 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_160_7 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_2:MODULE_1:g2:a0:s_1\ <= ((not Net_139_0 and Net_139_1)
	OR (not Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_230_7 and not Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_230_7 and Net_139_6 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_230_6 and Net_139_7 and Net_230_7 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_230_7 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:eq_7\ <= ((not Net_139_7 and not Net_139_6 and not Net_835_7 and not Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_835_7 and Net_139_6 and Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_835_6 and Net_139_7 and Net_835_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_835_7 and Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_973_1 and Net_973_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_2:g2:a0:s_1\ <= ((not Net_973_0 and Net_973_1)
	OR (not Net_973_1 and Net_973_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_973_2 and Net_973_1 and Net_973_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_931' (cost = 4):
Net_931 <= ((not Net_139_7 and not Net_139_6 and not Net_192_7 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_192_7 and Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_192_6 and Net_139_7 and Net_192_7 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_192_7 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_1185' (cost = 4):
Net_1185 <= ((not Net_139_7 and not Net_139_6 and not Net_141_7 and not Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_141_7 and Net_139_6 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_141_6 and Net_139_7 and Net_141_7 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_141_7 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_921' (cost = 4):
Net_921 <= ((not Net_139_7 and not Net_139_6 and not Net_160_7 and not Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_160_7 and Net_139_6 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_160_6 and Net_139_7 and Net_160_7 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_160_7 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_2:MODULE_1:g2:a0:s_2\ <= ((not Net_139_1 and Net_139_2)
	OR (not Net_139_0 and Net_139_2)
	OR (not Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1249' (cost = 4):
Net_1249 <= ((not Net_139_7 and not Net_139_6 and not Net_230_7 and not Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_230_7 and Net_139_6 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_230_6 and Net_139_7 and Net_230_7 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_230_7 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for 'Net_746' (cost = 4):
Net_746 <= ((not Net_139_7 and not Net_139_6 and not Net_835_7 and not Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_835_7 and Net_139_6 and Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_835_6 and Net_139_7 and Net_835_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_835_7 and Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_2:g2:a0:s_2\ <= ((not Net_973_1 and Net_973_2)
	OR (not Net_973_0 and Net_973_2)
	OR (not Net_973_2 and Net_973_1 and Net_973_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Virtual signal FreqTC with ( cost: 670 or cost_inv: 5)  > 90 or with size: 6 > 102 has been made a (soft) node.
FreqTC <= ((not Net_139_7 and not Net_139_6 and not Net_192_7 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_192_7 and Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_192_6 and Net_139_7 and Net_192_7 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_192_7 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR RESET_ALL
	OR cy_srff_5);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_2:MODULE_1:g2:a0:s_3\ <= ((not Net_139_2 and Net_139_3)
	OR (not Net_139_1 and Net_139_3)
	OR (not Net_139_0 and Net_139_3)
	OR (not Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_939' (cost = 25):
Net_939 <= ((not Net_139_7 and not Net_139_6 and not Net_160_7 and not Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_160_7 and Net_139_6 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_160_6 and Net_139_7 and Net_160_7 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_160_7 and Net_160_6 and \MODULE_4:g1:a0:gx:u0:eq_5\)
	OR FreqTC);

Note:  Expanding virtual equation for 'Net_1250' (cost = 25):
Net_1250 <= ((not Net_139_7 and not Net_139_6 and not Net_835_7 and not Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_835_7 and Net_139_6 and Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_835_6 and Net_139_7 and Net_835_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_835_7 and Net_835_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR FreqTC);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_2:MODULE_1:g2:a0:s_4\ <= ((not Net_139_3 and Net_139_4)
	OR (not Net_139_2 and Net_139_4)
	OR (not Net_139_1 and Net_139_4)
	OR (not Net_139_0 and Net_139_4)
	OR (not Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_5\' (cost = 6):
\BasicCounter_2:MODULE_1:g2:a0:s_5\ <= ((not Net_139_4 and Net_139_5)
	OR (not Net_139_3 and Net_139_5)
	OR (not Net_139_2 and Net_139_5)
	OR (not Net_139_1 and Net_139_5)
	OR (not Net_139_0 and Net_139_5)
	OR (not Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_6\' (cost = 7):
\BasicCounter_2:MODULE_1:g2:a0:s_6\ <= ((not Net_139_5 and Net_139_6)
	OR (not Net_139_4 and Net_139_6)
	OR (not Net_139_3 and Net_139_6)
	OR (not Net_139_2 and Net_139_6)
	OR (not Net_139_1 and Net_139_6)
	OR (not Net_139_0 and Net_139_6)
	OR (not Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_7\' (cost = 8):
\BasicCounter_2:MODULE_1:g2:a0:s_7\ <= ((not Net_139_6 and Net_139_7)
	OR (not Net_139_5 and Net_139_7)
	OR (not Net_139_4 and Net_139_7)
	OR (not Net_139_3 and Net_139_7)
	OR (not Net_139_2 and Net_139_7)
	OR (not Net_139_1 and Net_139_7)
	OR (not Net_139_0 and Net_139_7)
	OR (not Net_139_7 and Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 183 signals.
	Turned 6 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[395] = zero[6]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[405] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[824] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[834] = zero[6]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[844] = zero[6]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03.cyprj -dcpsoc3 ODAS-PSOC5-03.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.146ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 13 December 2016 13:35:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03.cyprj -d CY8C5267AXI-LP051 ODAS-PSOC5-03.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_2\ kept \MODULE_3:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_2\ kept \MODULE_3:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_1\ kept \MODULE_3:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_1\ kept \MODULE_3:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_0\ kept \MODULE_3:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_0\ kept \MODULE_3:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_2\ kept \MODULE_4:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_2\ kept \MODULE_4:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_1\ kept \MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_1\ kept \MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_0\ kept \MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_0\ kept \MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_2\ kept \MODULE_5:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_2\ kept \MODULE_5:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_1\ kept \MODULE_5:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_1\ kept \MODULE_5:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_5:g1:a0:gx:u0:lti_0\ kept \MODULE_5:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_5:g1:a0:gx:u0:gti_0\ kept \MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_2\ kept \MODULE_6:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_2\ kept \MODULE_6:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_1\ kept \MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_1\ kept \MODULE_6:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_0\ kept \MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_0\ kept \MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_2\ kept \MODULE_7:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_2\ kept \MODULE_7:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_1\ kept \MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_1\ kept \MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_0\ kept \MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_0\ kept \MODULE_7:g1:a0:gx:u0:gt_2\
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=15, Signal=MyCLK2
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_138
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 8 pin(s) will be assigned a location by the fitter: P1_1(0), P1_2(0), P1_3(0), P1_4(0), P1_5(0), P1_6(0), P1_7(0), P1_8(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P1_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_22(0)__PA ,
            input => Net_978 ,
            pad => P1_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_20(0)__PA ,
            input => Net_959 ,
            pad => P1_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_26(0)__PA ,
            input => Net_800 ,
            pad => P1_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_24(0)__PA ,
            input => Net_979 ,
            pad => P1_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_19(0)__PA ,
            input => Net_962 ,
            pad => P1_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_33(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_33(0)__PA ,
            input => Net_800 ,
            pad => P1_33(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_14(0)__PA ,
            input => Net_948 ,
            pad => P1_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_13(0)__PA ,
            input => Net_945 ,
            pad => P1_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_12(0)__PA ,
            input => Net_946 ,
            pad => P1_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_06(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_06(0)__PA ,
            input => Net_368 ,
            pad => P1_06(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_1(0)__PA ,
            input => OVRCURA1 ,
            pad => P1_1(0)_PAD );

    Pin : Name = P1_32(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_32(0)__PA ,
            input => Net_799 ,
            pad => P1_32(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_31(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_31(0)__PA ,
            input => Net_800 ,
            pad => P1_31(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_30(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_30(0)__PA ,
            input => Net_799 ,
            pad => P1_30(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_29(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_29(0)__PA ,
            input => Net_800 ,
            pad => P1_29(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_28(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_28(0)__PA ,
            input => Net_799 ,
            pad => P1_28(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_27(0)__PA ,
            input => Net_800 ,
            pad => P1_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_23(0)__PA ,
            fb => GO ,
            annotation => Net_827 ,
            pad => P1_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_21(0)__PA ,
            input => Busy ,
            pad => P1_21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_34(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_34(0)__PA ,
            input => Net_799 ,
            pad => P1_34(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_25(0)__PA ,
            input => Net_683 ,
            annotation => Net_786 ,
            pad => P1_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => __ONE__ ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_2(0)__PA ,
            input => OVRCURA2 ,
            pad => P1_2(0)_PAD );

    Pin : Name = P1_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_3(0)__PA ,
            input => OVRCURA3 ,
            pad => P1_3(0)_PAD );

    Pin : Name = P1_05(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_05(0)__PA ,
            input => Net_961 ,
            pad => P1_05(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_11(0)__PA ,
            input => Net_947 ,
            pad => P1_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_4(0)__PA ,
            input => OVRCURA4 ,
            pad => P1_4(0)_PAD );

    Pin : Name = P1_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_5(0)__PA ,
            fb => OVRCURA1 ,
            pad => P1_5(0)_PAD );

    Pin : Name = P1_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_6(0)__PA ,
            fb => OVRCURA2 ,
            pad => P1_6(0)_PAD );

    Pin : Name = P1_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_7(0)__PA ,
            fb => OVRCURA3 ,
            pad => P1_7(0)_PAD );

    Pin : Name = P1_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_8(0)__PA ,
            fb => OVRCURA4 ,
            pad => P1_8(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\MODULE_3:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_141_5
            + Net_139_4 * !Net_141_4
            + Net_139_3 * !Net_141_3
            + Net_139_2 * !Net_141_2
            + !Net_139_1 * Net_141_1
            + Net_139_1 * !Net_141_1
            + !Net_139_0 * Net_141_0
            + Net_139_0 * !Net_141_0
        );
        Output = \MODULE_3:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_961, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973_2 * !Net_973_1 * !Net_973_0
        );
        Output = Net_961 (fanout=1)

    MacroCell: Name=Net_368, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973_2 * !Net_973_1 * Net_973_0
        );
        Output = Net_368 (fanout=1)

    MacroCell: Name=Net_962, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973_2 * Net_973_1 * !Net_973_0
        );
        Output = Net_962 (fanout=1)

    MacroCell: Name=Net_959, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973_2 * Net_973_1 * Net_973_0
        );
        Output = Net_959 (fanout=1)

    MacroCell: Name=Net_978, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973_2 * !Net_973_1 * !Net_973_0
        );
        Output = Net_978 (fanout=1)

    MacroCell: Name=Net_979, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973_2 * !Net_973_1 * Net_973_0
        );
        Output = Net_979 (fanout=1)

    MacroCell: Name=FreqTC, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !cy_srff_5 * !RESET_ALL * !Net_139_7 * Net_192_7
            + !cy_srff_5 * !RESET_ALL * Net_139_7 * !Net_192_7
            + !cy_srff_5 * !RESET_ALL * !Net_139_6 * Net_192_6
            + !cy_srff_5 * !RESET_ALL * Net_139_6 * !Net_192_6
            + !cy_srff_5 * !RESET_ALL * !\MODULE_5:g1:a0:gx:u0:eq_5\
        );
        Output = FreqTC (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=cy_srff_2_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              FreqTC
            + !Net_139_7 * !Net_139_6 * !Net_835_7 * !Net_835_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_835_7 * Net_835_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_835_7 * !Net_835_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_835_7 * Net_835_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_230_7 * !cy_srff_2
            + Net_139_6 * !Net_230_6 * !cy_srff_2
            + !cy_srff_2 * !\MODULE_6:g1:a0:gx:u0:eq_5\
        );
        Output = cy_srff_2_split (fanout=1)

    MacroCell: Name=cy_srff_1_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              FreqTC
            + !Net_139_7 * !Net_139_6 * !Net_160_7 * !Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_160_7 * Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_160_7 * !Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_160_7 * Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_141_7 * !cy_srff_1
            + Net_139_6 * !Net_141_6 * !cy_srff_1
            + !cy_srff_1 * !\MODULE_3:g1:a0:gx:u0:eq_5\
        );
        Output = cy_srff_1_split (fanout=1)

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_835_5
            + Net_139_4 * !Net_835_4
            + Net_139_3 * !Net_835_3
            + Net_139_2 * !Net_835_2
            + !Net_139_1 * Net_835_1
            + Net_139_1 * !Net_835_1
            + !Net_139_0 * Net_835_0
            + Net_139_0 * !Net_835_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_230_5
            + Net_139_4 * !Net_230_4
            + Net_139_3 * !Net_230_3
            + Net_139_2 * !Net_230_2
            + !Net_139_1 * Net_230_1
            + Net_139_1 * !Net_230_1
            + !Net_139_0 * Net_230_0
            + Net_139_0 * !Net_230_0
        );
        Output = \MODULE_6:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=\MODULE_5:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_192_5
            + Net_139_4 * !Net_192_4
            + Net_139_3 * !Net_192_3
            + Net_139_2 * !Net_192_2
            + !Net_139_1 * Net_192_1
            + Net_139_1 * !Net_192_1
            + !Net_139_0 * Net_192_0
            + Net_139_0 * !Net_192_0
        );
        Output = \MODULE_5:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=Net_799, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cy_srff_1
        );
        Output = Net_799 (fanout=4)

    MacroCell: Name=Net_800, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cy_srff_2
        );
        Output = Net_800 (fanout=5)

    MacroCell: Name=\MODULE_3:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_141_5
            + !Net_139_4 * Net_141_4
            + !Net_139_3 * Net_141_3
            + !Net_139_2 * Net_141_2
            + \MODULE_3:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_3:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_160_5
            + !Net_139_4 * Net_160_4
            + !Net_139_3 * Net_160_3
            + !Net_139_2 * Net_160_2
            + \MODULE_4:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_5:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_192_5
            + !Net_139_4 * Net_192_4
            + !Net_139_3 * Net_192_3
            + !Net_139_2 * Net_192_2
            + \MODULE_5:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_5:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_230_5
            + !Net_139_4 * Net_230_4
            + !Net_139_3 * Net_230_3
            + !Net_139_2 * Net_230_2
            + \MODULE_6:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_6:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_835_5
            + !Net_139_4 * Net_835_4
            + !Net_139_3 * Net_835_3
            + !Net_139_2 * Net_835_2
            + \MODULE_7:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_160_5
            + Net_139_4 * !Net_160_4
            + Net_139_3 * !Net_160_3
            + Net_139_2 * !Net_160_2
            + !Net_139_1 * Net_160_1
            + Net_139_1 * !Net_160_1
            + !Net_139_0 * Net_160_0
            + Net_139_0 * !Net_160_0
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=Net_973_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973_1 * Net_973_0
        );
        Output = Net_973_2 (fanout=6)

    MacroCell: Name=Net_973_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973_0
        );
        Output = Net_973_1 (fanout=7)

    MacroCell: Name=Net_973_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_973_0 (fanout=8)

    MacroCell: Name=cy_srff_5, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !cy_srff_5 * OVRCURA1 * OVRCURA2 * OVRCURA3 * OVRCURA4
            + OCCLR
        );
        Output = cy_srff_5 (fanout=3)

    MacroCell: Name=Net_139_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_6 * Net_139_5 * Net_139_4 * Net_139_3 * 
              Net_139_2 * Net_139_1 * Net_139_0
            + FreqTC * Net_139_7
        );
        Output = Net_139_7 (fanout=6)

    MacroCell: Name=Net_139_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_5 * Net_139_4 * Net_139_3 * Net_139_2 * 
              Net_139_1 * Net_139_0
            + FreqTC * Net_139_6
        );
        Output = Net_139_6 (fanout=7)

    MacroCell: Name=Net_139_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_4 * Net_139_3 * Net_139_2 * Net_139_1 * 
              Net_139_0
            + FreqTC * Net_139_5
        );
        Output = Net_139_5 (fanout=13)

    MacroCell: Name=Net_139_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_3 * Net_139_2 * Net_139_1 * Net_139_0
            + FreqTC * Net_139_4
        );
        Output = Net_139_4 (fanout=14)

    MacroCell: Name=Net_139_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_2 * Net_139_1 * Net_139_0
            + FreqTC * Net_139_3
        );
        Output = Net_139_3 (fanout=15)

    MacroCell: Name=Net_139_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_1 * Net_139_0
            + FreqTC * Net_139_2
        );
        Output = Net_139_2 (fanout=16)

    MacroCell: Name=Net_139_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * !Net_139_1 * Net_139_0
            + !FreqTC * Net_139_1 * !Net_139_0
        );
        Output = Net_139_1 (fanout=12)

    MacroCell: Name=Net_139_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !FreqTC * !Net_139_0
        );
        Output = Net_139_0 (fanout=13)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_139_7 * Net_141_7 * !cy_srff_1
            + !Net_139_6 * Net_141_6 * !cy_srff_1
            + cy_srff_1_split
        );
        Output = cy_srff_1 (fanout=4)

    MacroCell: Name=cy_srff_2, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_139_7 * Net_230_7 * !cy_srff_2
            + !Net_139_6 * Net_230_6 * !cy_srff_2
            + cy_srff_2_split
        );
        Output = cy_srff_2 (fanout=4)

    MacroCell: Name=Busy, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Busy * !Net_851
            + !Net_851 * Net_850
        );
        Output = Busy (fanout=2)

    MacroCell: Name=Net_850, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1242 * !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_850 (fanout=1)

    MacroCell: Name=Net_1242, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              GO
        );
        Output = Net_1242 (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1242
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_3 => cy_srff_5 ,
            status_2 => Net_1242 ,
            status_1 => cy_srff_2 ,
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\TxEnaCtlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TxEnaCtlReg:control_7\ ,
            control_6 => \TxEnaCtlReg:control_6\ ,
            control_5 => \TxEnaCtlReg:control_5\ ,
            control_4 => \TxEnaCtlReg:control_4\ ,
            control_3 => Net_947 ,
            control_2 => Net_946 ,
            control_1 => Net_945 ,
            control_0 => Net_948 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            clock => MyCLK2 ,
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => OCCLR ,
            control_1 => Net_683 ,
            control_0 => RESET_ALL );
        Properties:
        {
            cy_ctrl_mode_0 = "00000100"
            cy_ctrl_mode_1 = "00000100"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\StartPWMA:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_141_7 ,
            control_6 => Net_141_6 ,
            control_5 => Net_141_5 ,
            control_4 => Net_141_4 ,
            control_3 => Net_141_3 ,
            control_2 => Net_141_2 ,
            control_1 => Net_141_1 ,
            control_0 => Net_141_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\EndPWMA:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_160_7 ,
            control_6 => Net_160_6 ,
            control_5 => Net_160_5 ,
            control_4 => Net_160_4 ,
            control_3 => Net_160_3 ,
            control_2 => Net_160_2 ,
            control_1 => Net_160_1 ,
            control_0 => Net_160_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\StartPWMB:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_230_7 ,
            control_6 => Net_230_6 ,
            control_5 => Net_230_5 ,
            control_4 => Net_230_4 ,
            control_3 => Net_230_3 ,
            control_2 => Net_230_2 ,
            control_1 => Net_230_1 ,
            control_0 => Net_230_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Freq:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_192_7 ,
            control_6 => Net_192_6 ,
            control_5 => Net_192_5 ,
            control_4 => Net_192_4 ,
            control_3 => Net_192_3 ,
            control_2 => Net_192_2 ,
            control_1 => Net_192_1 ,
            control_0 => Net_192_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\EndPWMB:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_835_7 ,
            control_6 => Net_835_6 ,
            control_5 => Net_835_5 ,
            control_4 => Net_835_4 ,
            control_3 => Net_835_3 ,
            control_2 => Net_835_2 ,
            control_1 => Net_835_1 ,
            control_0 => Net_835_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            clock => MyCLK2 ,
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => \Control_Reg_2:control_2\ ,
            control_1 => \Control_Reg_2:control_1\ ,
            control_0 => Net_851 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   36 :   36 :   72 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   40 :  152 :  192 : 20.83 %
  Unique P-terms              :  123 :  261 :  384 : 32.03 %
  Total P-terms               :  124 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    8 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.092ms
Tech Mapping phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(5)][IoId=(4)] : LED(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : P1_05(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : P1_06(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P1_11(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P1_12(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P1_13(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P1_14(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : P1_19(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : P1_20(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P1_21(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P1_22(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : P1_23(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : P1_24(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P1_25(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P1_26(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P1_27(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P1_28(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P1_29(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : P1_30(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P1_31(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : P1_32(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P1_33(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P1_34(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.05
                   Pterms :            6.20
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      13.20 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_230_5
            + Net_139_4 * !Net_230_4
            + Net_139_3 * !Net_230_3
            + Net_139_2 * !Net_230_2
            + !Net_139_1 * Net_230_1
            + Net_139_1 * !Net_230_1
            + !Net_139_0 * Net_230_0
            + Net_139_0 * !Net_230_0
        );
        Output = \MODULE_6:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_973_0, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_973_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_230_5
            + !Net_139_4 * Net_230_4
            + !Net_139_3 * Net_230_3
            + !Net_139_2 * Net_230_2
            + \MODULE_6:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_6:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\StartPWMB:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_230_7 ,
        control_6 => Net_230_6 ,
        control_5 => Net_230_5 ,
        control_4 => Net_230_4 ,
        control_3 => Net_230_3 ,
        control_2 => Net_230_2 ,
        control_1 => Net_230_1 ,
        control_0 => Net_230_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_160_5
            + !Net_139_4 * Net_160_4
            + !Net_139_3 * Net_160_3
            + !Net_139_2 * Net_160_2
            + \MODULE_4:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_160_5
            + Net_139_4 * !Net_160_4
            + Net_139_3 * !Net_160_3
            + Net_139_2 * !Net_160_2
            + !Net_139_1 * Net_160_1
            + Net_139_1 * !Net_160_1
            + !Net_139_0 * Net_160_0
            + Net_139_0 * !Net_160_0
        );
        Output = \MODULE_4:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\EndPWMA:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_160_7 ,
        control_6 => Net_160_6 ,
        control_5 => Net_160_5 ,
        control_4 => Net_160_4 ,
        control_3 => Net_160_3 ,
        control_2 => Net_160_2 ,
        control_1 => Net_160_1 ,
        control_0 => Net_160_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_800, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cy_srff_2
        );
        Output = Net_800 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cy_srff_2, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_139_7 * Net_230_7 * !cy_srff_2
            + !Net_139_6 * Net_230_6 * !cy_srff_2
            + cy_srff_2_split
        );
        Output = cy_srff_2 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_2_split, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              FreqTC
            + !Net_139_7 * !Net_139_6 * !Net_835_7 * !Net_835_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_835_7 * Net_835_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_835_7 * !Net_835_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_835_7 * Net_835_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_230_7 * !cy_srff_2
            + Net_139_6 * !Net_230_6 * !cy_srff_2
            + !cy_srff_2 * !\MODULE_6:g1:a0:gx:u0:eq_5\
        );
        Output = cy_srff_2_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        clock => MyCLK2 ,
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => OCCLR ,
        control_1 => Net_683 ,
        control_0 => RESET_ALL );
    Properties:
    {
        cy_ctrl_mode_0 = "00000100"
        cy_ctrl_mode_1 = "00000100"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_5:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_192_5
            + !Net_139_4 * Net_192_4
            + !Net_139_3 * Net_192_3
            + !Net_139_2 * Net_192_2
            + \MODULE_5:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_5:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_139_3, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_2 * Net_139_1 * Net_139_0
            + FreqTC * Net_139_3
        );
        Output = Net_139_3 (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_139_0, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !FreqTC * !Net_139_0
        );
        Output = Net_139_0 (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_5:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_192_5
            + Net_139_4 * !Net_192_4
            + Net_139_3 * !Net_192_3
            + Net_139_2 * !Net_192_2
            + !Net_139_1 * Net_192_1
            + Net_139_1 * !Net_192_1
            + !Net_139_0 * Net_192_0
            + Net_139_0 * !Net_192_0
        );
        Output = \MODULE_5:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Freq:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_192_7 ,
        control_6 => Net_192_6 ,
        control_5 => Net_192_5 ,
        control_4 => Net_192_4 ,
        control_3 => Net_192_3 ,
        control_2 => Net_192_2 ,
        control_1 => Net_192_1 ,
        control_0 => Net_192_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_835_5
            + !Net_139_4 * Net_835_4
            + !Net_139_3 * Net_835_3
            + !Net_139_2 * Net_835_2
            + \MODULE_7:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=Net_973_2, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973_1 * Net_973_0
        );
        Output = Net_973_2 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_835_5
            + Net_139_4 * !Net_835_4
            + Net_139_3 * !Net_835_3
            + Net_139_2 * !Net_835_2
            + !Net_139_1 * Net_835_1
            + Net_139_1 * !Net_835_1
            + !Net_139_0 * Net_835_0
            + Net_139_0 * !Net_835_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\EndPWMB:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_835_7 ,
        control_6 => Net_835_6 ,
        control_5 => Net_835_5 ,
        control_4 => Net_835_4 ,
        control_3 => Net_835_3 ,
        control_2 => Net_835_2 ,
        control_1 => Net_835_1 ,
        control_0 => Net_835_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_973_1, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_138) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973_0
        );
        Output = Net_973_1 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_962, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973_2 * Net_973_1 * !Net_973_0
        );
        Output = Net_962 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_799, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cy_srff_1
        );
        Output = Net_799 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_979, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973_2 * !Net_973_1 * Net_973_0
        );
        Output = Net_979 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_139_7, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_6 * Net_139_5 * Net_139_4 * Net_139_3 * 
              Net_139_2 * Net_139_1 * Net_139_0
            + FreqTC * Net_139_7
        );
        Output = Net_139_7 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_139_6, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_5 * Net_139_4 * Net_139_3 * Net_139_2 * 
              Net_139_1 * Net_139_0
            + FreqTC * Net_139_6
        );
        Output = Net_139_6 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_139_5, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_4 * Net_139_3 * Net_139_2 * Net_139_1 * 
              Net_139_0
            + FreqTC * Net_139_5
        );
        Output = Net_139_5 (fanout=13)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_139_4, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_3 * Net_139_2 * Net_139_1 * Net_139_0
            + FreqTC * Net_139_4
        );
        Output = Net_139_4 (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_139_1, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * !Net_139_1 * Net_139_0
            + !FreqTC * Net_139_1 * !Net_139_0
        );
        Output = Net_139_1 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_139_2, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !FreqTC * Net_139_1 * Net_139_0
            + FreqTC * Net_139_2
        );
        Output = Net_139_2 (fanout=16)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_3:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_139_5 * !Net_141_5
            + Net_139_4 * !Net_141_4
            + Net_139_3 * !Net_141_3
            + Net_139_2 * !Net_141_2
            + !Net_139_1 * Net_141_1
            + Net_139_1 * !Net_141_1
            + !Net_139_0 * Net_141_0
            + Net_139_0 * !Net_141_0
        );
        Output = \MODULE_3:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_139_7 * Net_141_7 * !cy_srff_1
            + !Net_139_6 * Net_141_6 * !cy_srff_1
            + cy_srff_1_split
        );
        Output = cy_srff_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=FreqTC, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !cy_srff_5 * !RESET_ALL * !Net_139_7 * Net_192_7
            + !cy_srff_5 * !RESET_ALL * Net_139_7 * !Net_192_7
            + !cy_srff_5 * !RESET_ALL * !Net_139_6 * Net_192_6
            + !cy_srff_5 * !RESET_ALL * Net_139_6 * !Net_192_6
            + !cy_srff_5 * !RESET_ALL * !\MODULE_5:g1:a0:gx:u0:eq_5\
        );
        Output = FreqTC (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_1_split, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              FreqTC
            + !Net_139_7 * !Net_139_6 * !Net_160_7 * !Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + !Net_139_7 * Net_139_6 * !Net_160_7 * Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_139_6 * Net_160_7 * !Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * Net_139_6 * Net_160_7 * Net_160_6 * 
              \MODULE_4:g1:a0:gx:u0:eq_5\
            + Net_139_7 * !Net_141_7 * !cy_srff_1
            + Net_139_6 * !Net_141_6 * !cy_srff_1
            + !cy_srff_1 * !\MODULE_3:g1:a0:gx:u0:eq_5\
        );
        Output = cy_srff_1_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\StartPWMA:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_141_7 ,
        control_6 => Net_141_6 ,
        control_5 => Net_141_5 ,
        control_4 => Net_141_4 ,
        control_3 => Net_141_3 ,
        control_2 => Net_141_2 ,
        control_1 => Net_141_1 ,
        control_0 => Net_141_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1242
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_850, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1242 * !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_850 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_3:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_139_5 * Net_141_5
            + !Net_139_4 * Net_141_4
            + !Net_139_3 * Net_141_3
            + !Net_139_2 * Net_141_2
            + \MODULE_3:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_3:g1:a0:gx:u0:eq_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_1242, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              GO
        );
        Output = Net_1242 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_3 => cy_srff_5 ,
        status_2 => Net_1242 ,
        status_1 => cy_srff_2 ,
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        clock => MyCLK2 ,
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => \Control_Reg_2:control_2\ ,
        control_1 => \Control_Reg_2:control_1\ ,
        control_0 => Net_851 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_959, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973_2 * Net_973_1 * Net_973_0
        );
        Output = Net_959 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_961, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973_2 * !Net_973_1 * !Net_973_0
        );
        Output = Net_961 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_368, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973_2 * !Net_973_1 * Net_973_0
        );
        Output = Net_368 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_978, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973_2 * !Net_973_1 * !Net_973_0
        );
        Output = Net_978 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_5, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !cy_srff_5 * OVRCURA1 * OVRCURA2 * OVRCURA3 * OVRCURA4
            + OCCLR
        );
        Output = cy_srff_5 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Busy, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (MyCLK2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Busy * !Net_851
            + !Net_851 * Net_850
        );
        Output = Busy (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\TxEnaCtlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \TxEnaCtlReg:control_7\ ,
        control_6 => \TxEnaCtlReg:control_6\ ,
        control_5 => \TxEnaCtlReg:control_5\ ,
        control_4 => \TxEnaCtlReg:control_4\ ,
        control_3 => Net_947 ,
        control_2 => Net_946 ,
        control_1 => Net_945 ,
        control_0 => Net_948 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_7(0)__PA ,
        fb => OVRCURA3 ,
        pad => P1_7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_5(0)__PA ,
        fb => OVRCURA1 ,
        pad => P1_5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_6(0)__PA ,
        fb => OVRCURA2 ,
        pad => P1_6(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_14(0)__PA ,
        input => Net_948 ,
        pad => P1_14(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_13(0)__PA ,
        input => Net_945 ,
        pad => P1_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_12(0)__PA ,
        input => Net_946 ,
        pad => P1_12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_11(0)__PA ,
        input => Net_947 ,
        pad => P1_11(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = P1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_2(0)__PA ,
        input => OVRCURA2 ,
        pad => P1_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_3(0)__PA ,
        input => OVRCURA3 ,
        pad => P1_3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_34(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_34(0)__PA ,
        input => Net_799 ,
        pad => P1_34(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_33(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_33(0)__PA ,
        input => Net_800 ,
        pad => P1_33(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_32(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_32(0)__PA ,
        input => Net_799 ,
        pad => P1_32(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_31(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_31(0)__PA ,
        input => Net_800 ,
        pad => P1_31(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_30(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_30(0)__PA ,
        input => Net_799 ,
        pad => P1_30(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_29(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_29(0)__PA ,
        input => Net_800 ,
        pad => P1_29(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_28(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_28(0)__PA ,
        input => Net_799 ,
        pad => P1_28(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_27(0)__PA ,
        input => Net_800 ,
        pad => P1_27(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_20(0)__PA ,
        input => Net_959 ,
        pad => P1_20(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_19(0)__PA ,
        input => Net_962 ,
        pad => P1_19(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_8(0)__PA ,
        fb => OVRCURA4 ,
        pad => P1_8(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_06(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_06(0)__PA ,
        input => Net_368 ,
        pad => P1_06(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_05(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_05(0)__PA ,
        input => Net_961 ,
        pad => P1_05(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => __ONE__ ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = P1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_1(0)__PA ,
        input => OVRCURA1 ,
        pad => P1_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_4(0)__PA ,
        input => OVRCURA4 ,
        pad => P1_4(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_26(0)__PA ,
        input => Net_800 ,
        pad => P1_26(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_25(0)__PA ,
        input => Net_683 ,
        annotation => Net_786 ,
        pad => P1_25(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_22(0)__PA ,
        input => Net_978 ,
        pad => P1_22(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_21(0)__PA ,
        input => Busy ,
        pad => P1_21(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = P1_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_24(0)__PA ,
        input => Net_979 ,
        pad => P1_24(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_23(0)__PA ,
        fb => GO ,
        annotation => Net_827 ,
        pad => P1_23(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => MyCLK2 ,
            dclk_0 => MyCLK2_local ,
            dclk_glb_1 => Net_138 ,
            dclk_1 => Net_138_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+-------------
   0 |   0 |       |      NONE |      RES_PULL_UP |  P1_7(0) | FB(OVRCURA3)
     |   1 |       |      NONE |      RES_PULL_UP |  P1_5(0) | FB(OVRCURA1)
     |   3 |       |      NONE |      RES_PULL_UP |  P1_6(0) | FB(OVRCURA2)
     |   4 |     * |      NONE |         CMOS_OUT | P1_14(0) | In(Net_948)
     |   5 |     * |      NONE |         CMOS_OUT | P1_13(0) | In(Net_945)
     |   6 |     * |      NONE |         CMOS_OUT | P1_12(0) | In(Net_946)
     |   7 |     * |      NONE |         CMOS_OUT | P1_11(0) | In(Net_947)
-----+-----+-------+-----------+------------------+----------+-------------
   2 |   1 |       |      NONE |         CMOS_OUT |  P1_2(0) | In(OVRCURA2)
     |   5 |       |      NONE |         CMOS_OUT |  P1_3(0) | In(OVRCURA3)
-----+-----+-------+-----------+------------------+----------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT | P1_34(0) | In(Net_799)
     |   1 |     * |      NONE |      RES_PULL_UP | P1_33(0) | In(Net_800)
     |   2 |     * |      NONE |         CMOS_OUT | P1_32(0) | In(Net_799)
     |   3 |     * |      NONE |         CMOS_OUT | P1_31(0) | In(Net_800)
     |   4 |     * |      NONE |         CMOS_OUT | P1_30(0) | In(Net_799)
     |   5 |     * |      NONE |         CMOS_OUT | P1_29(0) | In(Net_800)
     |   6 |     * |      NONE |         CMOS_OUT | P1_28(0) | In(Net_799)
     |   7 |     * |      NONE |         CMOS_OUT | P1_27(0) | In(Net_800)
-----+-----+-------+-----------+------------------+----------+-------------
   4 |   0 |     * |      NONE |         CMOS_OUT | P1_20(0) | In(Net_959)
     |   1 |     * |      NONE |         CMOS_OUT | P1_19(0) | In(Net_962)
     |   2 |       |      NONE |      RES_PULL_UP |  P1_8(0) | FB(OVRCURA4)
     |   6 |     * |      NONE |         CMOS_OUT | P1_06(0) | In(Net_368)
     |   7 |     * |      NONE |         CMOS_OUT | P1_05(0) | In(Net_961)
-----+-----+-------+-----------+------------------+----------+-------------
   5 |   4 |     * |      NONE |         CMOS_OUT |   LED(0) | In(__ONE__)
-----+-----+-------+-----------+------------------+----------+-------------
   6 |   2 |       |      NONE |         CMOS_OUT |  P1_1(0) | In(OVRCURA1)
     |   3 |       |      NONE |         CMOS_OUT |  P1_4(0) | In(OVRCURA4)
-----+-----+-------+-----------+------------------+----------+-------------
  12 |   0 |     * |      NONE |         CMOS_OUT | P1_26(0) | In(Net_800)
     |   1 |     * |      NONE |         CMOS_OUT | P1_25(0) | In(Net_683)
     |   2 |     * |      NONE |         CMOS_OUT | P1_22(0) | In(Net_978)
     |   3 |     * |      NONE |         CMOS_OUT | P1_21(0) | In(Busy)
-----+-----+-------+-----------+------------------+----------+-------------
  15 |   2 |     * |      NONE |         CMOS_OUT | P1_24(0) | In(Net_979)
     |   3 |     * |      NONE |      RES_PULL_UP | P1_23(0) | FB(GO)
---------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 2s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.692ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.262ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: ODAS-PSOC5-03_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_2 ). (File=C:\Users\DGilliland\Documents\GitHub\ODAS\ODAS-PSOC5\ODAS-PSOC5-01\ODAS-PSOC5\ODAS-PSOC5-03.cydsn\ODAS-PSOC5-03_timing.html)
Timing report is in ODAS-PSOC5-03_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.492ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.171ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.172ms
API generation phase: Elapsed time ==> 1s.756ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.002ms
