/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr 19 14:05:38 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE0_3_H__
#define BCHP_AIF_WB_SAT_CORE0_3_H__

/***************************************************************************
 *AIF_WB_SAT_CORE0_3 - 3 AIF WB SAT Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE0_3_RSTCTL           0x0123c000 /* RSTCTL */
#define BCHP_AIF_WB_SAT_CORE0_3_HDOFFCTL0        0x0123c004 /* HDOFFCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_3_HDOFFCTL1        0x0123c008 /* HDOFFCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_3_HDOFFCTL2        0x0123c00c /* HDOFFCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_3_HDOFFSTS         0x0123c010 /* HDOFFSTS */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PI_SLC0   0x0123c014 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PO_SLC0   0x0123c018 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PI_SLC1   0x0123c01c /* DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL_PO_SLC1   0x0123c020 /* DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCTL2          0x0123c024 /* DGSCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PI_SLC0   0x0123c028 /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PO_SLC0   0x0123c02c /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PI_SLC1   0x0123c030 /* DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLP_PO_SLC1   0x0123c034 /* DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PI_SLC0  0x0123c038 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PO_SLC0  0x0123c03c /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PI_SLC1  0x0123c040 /* DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSHIST_PO_SLC1  0x0123c044 /* DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PI_SLC0 0x0123c048 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PO_SLC0 0x0123c04c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PI_SLC1 0x0123c050 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCLPCNT_PO_SLC1 0x0123c054 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_PI_SLC0 0x0123c058 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_PO_SLC0 0x0123c05c /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_PI_SLC1 0x0123c060 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSACCUM_PO_SLC1 0x0123c064 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PI_SLC0 0x0123c068 /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PI_SLC0 0x0123c06c /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PI_SLC0 0x0123c070 /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PI_SLC0 0x0123c074 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PI_SLC0 0x0123c078 /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PI_SLC0 0x0123c07c /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PI_SLC0 0x0123c080 /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PI_SLC0 0x0123c084 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PO_SLC0 0x0123c088 /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PO_SLC0 0x0123c08c /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PO_SLC0 0x0123c090 /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PO_SLC0 0x0123c094 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PO_SLC0 0x0123c098 /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PO_SLC0 0x0123c09c /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PO_SLC0 0x0123c0a0 /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PO_SLC0 0x0123c0a4 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PI_SLC1 0x0123c0a8 /* DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PI_SLC1 0x0123c0ac /* DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PI_SLC1 0x0123c0b0 /* DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PI_SLC1 0x0123c0b4 /* DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PI_SLC1 0x0123c0b8 /* DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PI_SLC1 0x0123c0bc /* DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PI_SLC1 0x0123c0c0 /* DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PI_SLC1 0x0123c0c4 /* DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT011_PO_SLC1 0x0123c0c8 /* DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT010_PO_SLC1 0x0123c0cc /* DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT001_PO_SLC1 0x0123c0d0 /* DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT000_PO_SLC1 0x0123c0d4 /* DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT111_PO_SLC1 0x0123c0d8 /* DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT110_PO_SLC1 0x0123c0dc /* DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT101_PO_SLC1 0x0123c0e0 /* DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLUT100_PO_SLC1 0x0123c0e4 /* DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMS_SLC0      0x0123c0e8 /* DGSLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMS_SLC1      0x0123c0ec /* DGSLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSBGLMS_SLC0    0x0123c0f0 /* DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSBGLMS_SLC1    0x0123c0f4 /* DGSBGLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMSMU_SLC0    0x0123c0f8 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSLMSMU_SLC1    0x0123c0fc /* DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFD_SLC0    0x0123c100 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFA_SLC0    0x0123c104 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFD_SLC1    0x0123c108 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFA_SLC1    0x0123c10c /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFEN_SLC0   0x0123c110 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSCOEFEN_SLC1   0x0123c114 /* DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSA_SLC0      0x0123c118 /* MDACSA_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSA_SLC1      0x0123c11c /* MDACSA_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSADU_SLC0    0x0123c120 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSADU_SLC1    0x0123c124 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSAOUT_SLC0   0x0123c128 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSAOUT_SLC1   0x0123c12c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_3_MDACSASTS        0x0123c130 /* MDACSASTS */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL1          0x0123c134 /* LICCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL2          0x0123c138 /* LICCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL3          0x0123c13c /*  */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL4          0x0123c140 /*  */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCTL5          0x0123c144 /*  */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCOEFD         0x0123c148 /* LIC coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCOEFA         0x0123c14c /* LIC coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_3_LICCOEFEN        0x0123c150 /* LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRINSEL        0x0123c154 /* Correlator Input select */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRCTL          0x0123c158 /* CORRCTL */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRFCW          0x0123c15c /* Correlator DDFS FCW */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRTHR          0x0123c160 /* Correlator DDFS THR */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRFCWEN        0x0123c164 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRLEN0         0x0123c168 /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRLEN1         0x0123c16c /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PI_SLC0 0x0123c170 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PI_SLC0 0x0123c174 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PI_SLC1 0x0123c178 /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PI_SLC1 0x0123c17c /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PO_SLC0 0x0123c180 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PO_SLC0 0x0123c184 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX0_PO_SLC1 0x0123c188 /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX0_PO_SLC1 0x0123c18c /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PI_SLC0 0x0123c190 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PI_SLC0 0x0123c194 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PI_SLC1 0x0123c198 /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PI_SLC1 0x0123c19c /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PO_SLC0 0x0123c1a0 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PO_SLC0 0x0123c1a4 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX1_PO_SLC1 0x0123c1a8 /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX1_PO_SLC1 0x0123c1ac /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX2_PI_SLC0 0x0123c1b0 /* Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX2_PI_SLC0 0x0123c1b4 /* Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX2_PI_SLC1 0x0123c1b8 /* Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX2_PI_SLC1 0x0123c1bc /* Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX2_PO_SLC0 0x0123c1c0 /* Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX2_PO_SLC0 0x0123c1c4 /* Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX2_PO_SLC1 0x0123c1c8 /* Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX2_PO_SLC1 0x0123c1cc /* Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX3_PI_SLC0 0x0123c1d0 /* Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX3_PI_SLC0 0x0123c1d4 /* Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX3_PI_SLC1 0x0123c1d8 /* Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX3_PI_SLC1 0x0123c1dc /* Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX3_PO_SLC0 0x0123c1e0 /* Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX3_PO_SLC0 0x0123c1e4 /* Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI0_DMX3_PO_SLC1 0x0123c1e8 /* Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRI1_DMX3_PO_SLC1 0x0123c1ec /* Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PI_SLC0 0x0123c1f0 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PI_SLC0 0x0123c1f4 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PI_SLC1 0x0123c1f8 /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PI_SLC1 0x0123c1fc /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PO_SLC0 0x0123c200 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PO_SLC0 0x0123c204 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX0_PO_SLC1 0x0123c208 /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX0_PO_SLC1 0x0123c20c /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PI_SLC0 0x0123c210 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PI_SLC0 0x0123c214 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PI_SLC1 0x0123c218 /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PI_SLC1 0x0123c21c /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PO_SLC0 0x0123c220 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PO_SLC0 0x0123c224 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX1_PO_SLC1 0x0123c228 /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX1_PO_SLC1 0x0123c22c /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX2_PI_SLC0 0x0123c230 /* Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX2_PI_SLC0 0x0123c234 /* Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX2_PI_SLC1 0x0123c238 /* Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX2_PI_SLC1 0x0123c23c /* Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX2_PO_SLC0 0x0123c240 /* Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX2_PO_SLC0 0x0123c244 /* Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX2_PO_SLC1 0x0123c248 /* Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX2_PO_SLC1 0x0123c24c /* Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX3_PI_SLC0 0x0123c250 /* Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX3_PI_SLC0 0x0123c254 /* Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX3_PI_SLC1 0x0123c258 /* Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX3_PI_SLC1 0x0123c25c /* Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX3_PO_SLC0 0x0123c260 /* Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX3_PO_SLC0 0x0123c264 /* Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ0_DMX3_PO_SLC1 0x0123c268 /* Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRQ1_DMX3_PO_SLC1 0x0123c26c /* Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PI_SLC0 0x0123c270 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PI_SLC0 0x0123c274 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PI_SLC1 0x0123c278 /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PI_SLC1 0x0123c27c /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PO_SLC0 0x0123c280 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PO_SLC0 0x0123c284 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX0_PO_SLC1 0x0123c288 /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX0_PO_SLC1 0x0123c28c /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PI_SLC0 0x0123c290 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PI_SLC0 0x0123c294 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PI_SLC1 0x0123c298 /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PI_SLC1 0x0123c29c /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PO_SLC0 0x0123c2a0 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PO_SLC0 0x0123c2a4 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX1_PO_SLC1 0x0123c2a8 /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX1_PO_SLC1 0x0123c2ac /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX2_PI_SLC0 0x0123c2b0 /* Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX2_PI_SLC0 0x0123c2b4 /* Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX2_PI_SLC1 0x0123c2b8 /* Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX2_PI_SLC1 0x0123c2bc /* Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX2_PO_SLC0 0x0123c2c0 /* Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX2_PO_SLC0 0x0123c2c4 /* Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX2_PO_SLC1 0x0123c2c8 /* Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX2_PO_SLC1 0x0123c2cc /* Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX3_PI_SLC0 0x0123c2d0 /* Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX3_PI_SLC0 0x0123c2d4 /* Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX3_PI_SLC1 0x0123c2d8 /* Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX3_PI_SLC1 0x0123c2dc /* Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX3_PO_SLC0 0x0123c2e0 /* Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX3_PO_SLC0 0x0123c2e4 /* Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP0_DMX3_PO_SLC1 0x0123c2e8 /* Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_3_CORRP1_DMX3_PO_SLC1 0x0123c2ec /* Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_3_TIMERCTL0        0x0123c2f0 /* TIMERCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_3_TIMERCTL1        0x0123c2f4 /* TIMERCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSEPCTL_SLC0    0x0123c2f8 /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x0123c2fc /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x0123c300 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x0123c304 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x0123c308 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x0123c30c /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x0123c310 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x0123c314 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x0123c318 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x0123c31c /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x0123c320 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x0123c324 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x0123c328 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x0123c32c /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x0123c330 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x0123c334 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x0123c338 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x0123c33c /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x0123c340 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x0123c344 /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x0123c348 /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x0123c34c /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x0123c350 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x0123c354 /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x0123c358 /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_DGSEPCTL_SLC1    0x0123c35c /* MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x0123c360 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x0123c364 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x0123c368 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x0123c36c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA 0x0123c370 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA 0x0123c374 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA 0x0123c378 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA 0x0123c37c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x0123c380 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x0123c384 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x0123c388 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x0123c38c /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x0123c390 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x0123c394 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x0123c398 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x0123c39c /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP 0x0123c3a0 /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP 0x0123c3a4 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP 0x0123c3a8 /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP 0x0123c3ac /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP 0x0123c3b0 /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP 0x0123c3b4 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP 0x0123c3b8 /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP 0x0123c3bc /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCCTL2          0x0123c3c0 /* AGC Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCDECRATE       0x0123c3c4 /* Decimate rate */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCCTL1          0x0123c3c8 /* AGC Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCTHRA1         0x0123c3cc /* AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_AGC_LF_INT_WDATA 0x0123c3d0 /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_AGC_LA_INT_WDATA 0x0123c3d4 /* Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_AGC_CTRL_LF_INT_WDATA 0x0123c3d8 /* Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_AGC_CTRL_LA_INT_WDATA 0x0123c3dc /* Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_SAT_CORE0_3_AGCTHRA2         0x0123c3e0 /* AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_3_PGACLKCTL        0x0123c3e4 /* PGACLKCTL */
#define BCHP_AIF_WB_SAT_CORE0_3_PGALUTD          0x0123c3e8 /* PGA Look up table data */
#define BCHP_AIF_WB_SAT_CORE0_3_PGALUTA          0x0123c3ec /* PGALUTA */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL       0x0123c3f0 /* NR NOTCH Control */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCTHR         0x0123c3f4 /* NR AGC Threshold Control */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PI_SLC0 0x0123c3f8 /* NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PI_SLC0 0x0123c3fc /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PO_SLC0 0x0123c400 /* NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PO_SLC0 0x0123c404 /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PI_SLC1 0x0123c408 /* NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PI_SLC1 0x0123c40c /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_PO_SLC1 0x0123c410 /* NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_PO_SLC1 0x0123c414 /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PI_SLC0 0x0123c418 /* NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x0123c41c /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PO_SLC0 0x0123c420 /* NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x0123c424 /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PI_SLC1 0x0123c428 /* NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x0123c42c /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRNOTCHCTL_PO_SLC1 0x0123c430 /* NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x0123c434 /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRDCOCTL_THR     0x0123c438 /* NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_DCO_INT_WDATA_THR 0x0123c43c /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PI_SLC0 0x0123c440 /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x0123c444 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x0123c448 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PO_SLC0 0x0123c44c /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x0123c450 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x0123c454 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PI_SLC1 0x0123c458 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x0123c45c /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x0123c460 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_NRAGCCTL_PO_SLC1 0x0123c464 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x0123c468 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x0123c46c /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_3_CORE_SW_SPARE0   0x0123c470 /* Core software spare register 0 */
#define BCHP_AIF_WB_SAT_CORE0_3_CORE_SW_SPARE1   0x0123c474 /* Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE0_3_H__ */

/* End of File */
