
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream plus stride based prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 2980396 heartbeat IPC: 3.35526 cumulative IPC: 3.35526 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362341 heartbeat IPC: 2.95688 cumulative IPC: 3.1435 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126922 (Simulation time: 0 hr 1 min 3 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 23174293 heartbeat IPC: 0.594815 cumulative IPC: 0.332284 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 53231778 heartbeat IPC: 0.332696 cumulative IPC: 0.332558 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 82582567 heartbeat IPC: 0.340706 cumulative IPC: 0.33577 (Simulation time: 0 hr 2 min 43 sec) 
Finished CPU 0 instructions: 25000000 cycles: 74455663 cumulative IPC: 0.33577 (Simulation time: 0 hr 2 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.33577 instructions: 25000000 cycles: 74455663
cpu0_DTLB TOTAL     ACCESS:    6303922  HIT:    5866359  MISS:     437563
cpu0_DTLB LOAD      ACCESS:    5879340  HIT:    5598993  MISS:     280347
cpu0_DTLB RFO       ACCESS:     424582  HIT:     267366  MISS:     157216
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3029 cycles
cpu0_ITLB TOTAL     ACCESS:    2383686  HIT:    2383686  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383686  HIT:    2383686  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10711  HIT:      10711  MISS:          0
cpu0_L1I LOAD      ACCESS:      10711  HIT:      10711  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437563  HIT:     432133  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280347  HIT:     275658  MISS:       4689
cpu0_STLB RFO       ACCESS:     157216  HIT:     156475  MISS:        741
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 176.837 cycles
cpu0_L1D TOTAL     ACCESS:    6514178  HIT:    5271986  MISS:    1242192
cpu0_L1D LOAD      ACCESS:    5878908  HIT:    4753115  MISS:    1125793
cpu0_L1D RFO       ACCESS:     629866  HIT:     515418  MISS:     114448
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5404  HIT:       3453  MISS:       1951
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 106.078 cycles
cpu0_L2C TOTAL     ACCESS:    1744260  HIT:     748978  MISS:     995282
cpu0_L2C LOAD      ACCESS:    1125784  HIT:     321005  MISS:     804779
cpu0_L2C RFO       ACCESS:     114442  HIT:      79242  MISS:      35200
cpu0_L2C PREFETCH  ACCESS:     154002  HIT:        484  MISS:     153518
cpu0_L2C WRITEBACK ACCESS:     348081  HIT:     346782  MISS:       1299
cpu0_L2C TRANSLATION ACCESS:       1951  HIT:       1465  MISS:        486
cpu0_L2C PREFETCH  REQUESTED:     164082  ISSUED:     164025  USEFUL:     130878  USELESS:      28253
cpu0_L2C AVERAGE MISS LATENCY: 148.294 cycles
LLC TOTAL     ACCESS:    1229205  HIT:     631976  MISS:     597229
LLC LOAD      ACCESS:     799182  HIT:     386156  MISS:     413026
LLC RFO       ACCESS:      35200  HIT:       9727  MISS:      25473
LLC PREFETCH  ACCESS:     159930  HIT:       3138  MISS:     156792
LLC WRITEBACK ACCESS:     234407  HIT:     232697  MISS:       1710
LLC TRANSLATION ACCESS:        486  HIT:        258  MISS:        228
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 215.195 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      66213  ROW_BUFFER_MISS:     529184
 DBUS AVG_CONGESTED_CYCLE:    3.93096
 WQ ROW_BUFFER_HIT:      56953  ROW_BUFFER_MISS:     145465  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.3088
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

