# GCD-Machine
Built a program using Verilog as HDL that calculates Greatest Common Devisor of two 32-bit numbers. The 32 bit subtractor was made structurally by using the concept of carry look ahead adder, in order to reduce the computation time taken by the datapath. 
