// Seed: 1466777002
module module_0 ();
  always @(posedge 1 or posedge id_1)
    #1 begin : LABEL_0
      id_1 = id_1;
    end
  module_2 modCall_1 ();
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(id_1)
  );
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    output wire id_3,
    output wire id_4,
    input wire id_5,
    output supply1 id_6
);
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  supply1 id_1;
  supply1 id_2;
  always disable id_3;
  wire id_4;
  id_5(
      .id_0(1),
      .id_1(),
      .id_2(id_2 ? 1'b0 : id_1 ? 1 | id_1 | 1 : 1 * 1),
      .id_3(1),
      .id_4(id_4),
      .id_5(),
      .id_6(1),
      .id_7()
  );
endmodule
