

================================================================
== Synthesis Summary Report of 'crypto_aead_encrypt'
================================================================
+ General Information: 
    * Date:           Sat Apr 30 15:02:04 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        PII-2022-Grazzani-Rogora-Zaffiretti
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-------------+-----+
    |                      Modules                     |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |    |           |             |     |
    |                      & Loops                     |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT     | URAM|
    +--------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-------------+-----+
    |+ crypto_aead_encrypt                             |  Timing|  -0.73|        -|        -|         -|        -|     -|        no|     -|   -|  4539 (2%)|  15586 (15%)|    -|
    | + LOADBYTES_1                                    |       -|  18.04|       10|  300.000|         -|       10|     -|        no|     -|   -|   74 (~0%)|    355 (~0%)|    -|
    |  o VITIS_LOOP_18_1                               |       -|  21.90|        8|  240.000|         2|        1|     8|       yes|     -|   -|          -|            -|    -|
    | + LOADBYTES_1                                    |       -|  18.04|       10|  300.000|         -|       10|     -|        no|     -|   -|   74 (~0%)|    355 (~0%)|    -|
    |  o VITIS_LOOP_18_1                               |       -|  21.90|        8|  240.000|         2|        1|     8|       yes|     -|   -|          -|            -|    -|
    | + ROUND                                          |       -|  19.19|        0|    0.000|         -|        0|     -|        no|     -|   -|          -|    2112 (2%)|    -|
    | + ROUND                                          |       -|  19.19|        0|    0.000|         -|        0|     -|        no|     -|   -|          -|    2112 (2%)|    -|
    | + ROUND                                          |       -|  19.19|        0|    0.000|         -|        0|     -|        no|     -|   -|          -|    2112 (2%)|    -|
    | + ROUND                                          |       -|  19.19|        0|    0.000|         -|        0|     -|        no|     -|   -|          -|    2112 (2%)|    -|
    | + ROUND                                          |       -|  19.19|        0|    0.000|         -|        0|     -|        no|     -|   -|          -|    2112 (2%)|    -|
    | + crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1   |       -|  16.68|        -|        -|         -|        -|     -|        no|     -|   -|   34 (~0%)|    319 (~0%)|    -|
    |  o VITIS_LOOP_25_1                               |       -|  21.90|        -|        -|         1|        1|     -|       yes|     -|   -|          -|            -|    -|
    | + crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_11  |       -|  17.00|       10|  300.000|         -|       10|     -|        no|     -|   -|    6 (~0%)|    259 (~0%)|    -|
    |  o VITIS_LOOP_25_1                               |       -|  21.90|        8|  240.000|         1|        1|     8|       yes|     -|   -|          -|            -|    -|
    | + crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_12  |       -|  17.00|       10|  300.000|         -|       10|     -|        no|     -|   -|    6 (~0%)|    264 (~0%)|    -|
    |  o VITIS_LOOP_25_1                               |       -|  21.90|        8|  240.000|         1|        1|     8|       yes|     -|   -|          -|            -|    -|
    | o VITIS_LOOP_40_3                                |       -|  21.90|        -|        -|         -|        -|     -|        no|     -|   -|          -|            -|    -|
    |  + LOADBYTES_2                                   |       -|  17.55|        -|        -|         -|        -|     -|        no|     -|   -|  131 (~0%)|    415 (~0%)|    -|
    |   o VITIS_LOOP_18_1                              |       -|  21.90|        -|        -|         2|        1|     -|       yes|     -|   -|          -|            -|    -|
    | o VITIS_LOOP_58_7                                |       -|  21.90|        -|        -|         -|        -|     -|        no|     -|   -|          -|            -|    -|
    |  o VITIS_LOOP_25_1                               |       -|  21.90|        8|  240.000|         1|        -|     8|        no|     -|   -|          -|            -|    -|
    +--------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| ad_address0   | 5        |
| ad_q0         | 8        |
| c_address0    | 6        |
| c_d0          | 8        |
| k_address0    | 4        |
| k_q0          | 8        |
| m_address0    | 5        |
| m_q0          | 8        |
| npub_address0 | 4        |
| npub_q0       | 8        |
+---------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| adlen     | ap_none | 64       |
| ap_return |         | 32       |
| clen      | ap_none | 64       |
| mlen      | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| c        | out       | unsigned char*         |
| clen     | out       | pointer                |
| m        | in        | unsigned char*         |
| mlen     | in        | long long unsigned int |
| ad       | in        | unsigned char*         |
| adlen    | in        | long long unsigned int |
| npub     | in        | unsigned char*         |
| k        | in        | unsigned char*         |
| return   | out       | int                    |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| c        | c_address0    | port    | offset   |
| c        | c_ce0         | port    |          |
| c        | c_we0         | port    |          |
| c        | c_d0          | port    |          |
| clen     | clen          | port    |          |
| clen     | clen_ap_vld   | port    |          |
| m        | m_address0    | port    | offset   |
| m        | m_ce0         | port    |          |
| m        | m_q0          | port    |          |
| mlen     | mlen          | port    |          |
| ad       | ad_address0   | port    | offset   |
| ad       | ad_ce0        | port    |          |
| ad       | ad_q0         | port    |          |
| adlen    | adlen         | port    |          |
| npub     | npub_address0 | port    | offset   |
| npub     | npub_ce0      | port    |          |
| npub     | npub_q0       | port    |          |
| k        | k_address0    | port    | offset   |
| k        | k_ce0         | port    |          |
| k        | k_q0          | port    |          |
| return   | ap_return     | port    |          |
+----------+---------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + crypto_aead_encrypt                            | 0   |        |            |     |        |         |
|   clen                                           | -   |        | add_ln17   | add | fabric | 0       |
|   add_ln44_fu_896_p2                             | -   |        | add_ln44   | add | fabric | 0       |
|   add_ln45_fu_902_p2                             | -   |        | add_ln45   | add | fabric | 0       |
|   sub_ln49_fu_992_p2                             | -   |        | sub_ln49   | sub | fabric | 0       |
|   add_ln25_1_fu_1170_p2                          | -   |        | add_ln25_1 | add | fabric | 0       |
|   sub_ln25_fu_1188_p2                            | -   |        | sub_ln25   | sub | fabric | 0       |
|   add_ln25_fu_1212_p2                            | -   |        | add_ln25   | add | fabric | 0       |
|   add_ln64_fu_1223_p2                            | -   |        | add_ln64   | add | fabric | 0       |
|   add_ln65_fu_1229_p2                            | -   |        | add_ln65   | add | fabric | 0       |
|   sub_ln70_fu_1284_p2                            | -   |        | sub_ln70   | sub | fabric | 0       |
|   add_ln25_4_fu_1334_p2                          | -   |        | add_ln25_4 | add | fabric | 0       |
|  + LOADBYTES_1                                   | 0   |        |            |     |        |         |
|    add_ln18_fu_90_p2                             | -   |        | add_ln18   | add | fabric | 0       |
|    add_ln19_fu_96_p2                             | -   |        | add_ln19   | add | fabric | 0       |
|    sub_ln19_fu_130_p2                            | -   |        | sub_ln19   | sub | fabric | 0       |
|  + LOADBYTES_1                                   | 0   |        |            |     |        |         |
|    add_ln18_fu_90_p2                             | -   |        | add_ln18   | add | fabric | 0       |
|    add_ln19_fu_96_p2                             | -   |        | add_ln19   | add | fabric | 0       |
|    sub_ln19_fu_130_p2                            | -   |        | sub_ln19   | sub | fabric | 0       |
|  + LOADBYTES_2                                   | 0   |        |            |     |        |         |
|    add_ln18_fu_88_p2                             | -   |        | add_ln18   | add | fabric | 0       |
|    add_ln19_fu_98_p2                             | -   |        | add_ln19   | add | fabric | 0       |
|    sub_ln19_fu_126_p2                            | -   |        | sub_ln19   | sub | fabric | 0       |
|  + crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_1  | 0   |        |            |     |        |         |
|    add_ln25_3_fu_89_p2                           | -   |        | add_ln25_3 | add | fabric | 0       |
|    sub_ln25_fu_105_p2                            | -   |        | sub_ln25   | sub | fabric | 0       |
|    add_ln25_2_fu_126_p2                          | -   |        | add_ln25_2 | add | fabric | 0       |
|  + crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_11 | 0   |        |            |     |        |         |
|    add_ln25_fu_99_p2                             | -   |        | add_ln25   | add | fabric | 0       |
|    sub_ln25_fu_121_p2                            | -   |        | sub_ln25   | sub | fabric | 0       |
|    add_ln25_2_fu_142_p2                          | -   |        | add_ln25_2 | add | tadder | 0       |
|    add_ln25_3_fu_148_p2                          | -   |        | add_ln25_3 | add | tadder | 0       |
|  + crypto_aead_encrypt_Pipeline_VITIS_LOOP_25_12 | 0   |        |            |     |        |         |
|    add_ln25_fu_91_p2                             | -   |        | add_ln25   | add | fabric | 0       |
|    sub_ln25_fu_109_p2                            | -   |        | sub_ln25   | sub | fabric | 0       |
|    add_ln25_1_fu_140_p2                          | -   |        | add_ln25_1 | add | fabric | 0       |
+--------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
  No pragmas found

