module test;
reg a,b;
wire g;
andgt a1(g,a,b);

initial begin
a=1'b0;b=1,b0;
#5 b=1'b1;
#5 a=1'b1;
b=1'b0;
#5 b=1'b1;
  end
   initial begin
   $monitor("Time=%d,a=%b b=%b g=%b",$timea,b,g);
   
    end
     endmodule;