
./build/mymain.elf:     file format elf32-littlearm


Disassembly of section .text:

20000000 <_start>:
20000000:	4805      	ldr	r0, [pc, #20]	; (20000018 <DELAY+0x6>)
20000002:	4685      	mov	sp, r0
20000004:	f000 f85c 	bl	200000c0 <cstart>
20000008:	e7fe      	b.n	20000008 <_start+0x8>

2000000a <PUT32>:
2000000a:	6001      	str	r1, [r0, #0]
2000000c:	4770      	bx	lr

2000000e <GET32>:
2000000e:	6800      	ldr	r0, [r0, #0]
20000010:	4770      	bx	lr

20000012 <DELAY>:
20000012:	3801      	subs	r0, #1
20000014:	d1fd      	bne.n	20000012 <DELAY>
20000016:	4770      	bx	lr
20000018:	20002710 	andcs	r2, r0, r0, lsl r7

2000001c <mymain>:
2000001c:	b580      	push	{r7, lr}
2000001e:	af00      	add	r7, sp, #0
20000020:	4b20      	ldr	r3, [pc, #128]	; (200000a4 <mymain+0x88>)
20000022:	2120      	movs	r1, #32
20000024:	0018      	movs	r0, r3
20000026:	f7ff fff0 	bl	2000000a <PUT32>
2000002a:	4b1f      	ldr	r3, [pc, #124]	; (200000a8 <mymain+0x8c>)
2000002c:	0018      	movs	r0, r3
2000002e:	f7ff ffee 	bl	2000000e <GET32>
20000032:	0003      	movs	r3, r0
20000034:	2220      	movs	r2, #32
20000036:	4013      	ands	r3, r2
20000038:	d100      	bne.n	2000003c <mymain+0x20>
2000003a:	e7f6      	b.n	2000002a <mymain+0xe>
2000003c:	46c0      	nop			; (mov r8, r8)
2000003e:	2380      	movs	r3, #128	; 0x80
20000040:	049b      	lsls	r3, r3, #18
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <mymain+0x90>)
20000044:	0019      	movs	r1, r3
20000046:	0010      	movs	r0, r2
20000048:	f7ff ffdf 	bl	2000000a <PUT32>
2000004c:	2380      	movs	r3, #128	; 0x80
2000004e:	049b      	lsls	r3, r3, #18
20000050:	4a17      	ldr	r2, [pc, #92]	; (200000b0 <mymain+0x94>)
20000052:	0019      	movs	r1, r3
20000054:	0010      	movs	r0, r2
20000056:	f7ff ffd8 	bl	2000000a <PUT32>
2000005a:	4b16      	ldr	r3, [pc, #88]	; (200000b4 <mymain+0x98>)
2000005c:	2105      	movs	r1, #5
2000005e:	0018      	movs	r0, r3
20000060:	f7ff ffd3 	bl	2000000a <PUT32>
20000064:	2380      	movs	r3, #128	; 0x80
20000066:	049b      	lsls	r3, r3, #18
20000068:	4a13      	ldr	r2, [pc, #76]	; (200000b8 <mymain+0x9c>)
2000006a:	0019      	movs	r1, r3
2000006c:	0010      	movs	r0, r2
2000006e:	f7ff ffcc 	bl	2000000a <PUT32>
20000072:	2380      	movs	r3, #128	; 0x80
20000074:	049b      	lsls	r3, r3, #18
20000076:	4a11      	ldr	r2, [pc, #68]	; (200000bc <mymain+0xa0>)
20000078:	0019      	movs	r1, r3
2000007a:	0010      	movs	r0, r2
2000007c:	f7ff ffc5 	bl	2000000a <PUT32>
20000080:	2380      	movs	r3, #128	; 0x80
20000082:	035b      	lsls	r3, r3, #13
20000084:	0018      	movs	r0, r3
20000086:	f7ff ffc4 	bl	20000012 <DELAY>
2000008a:	2380      	movs	r3, #128	; 0x80
2000008c:	049b      	lsls	r3, r3, #18
2000008e:	4a08      	ldr	r2, [pc, #32]	; (200000b0 <mymain+0x94>)
20000090:	0019      	movs	r1, r3
20000092:	0010      	movs	r0, r2
20000094:	f7ff ffb9 	bl	2000000a <PUT32>
20000098:	2380      	movs	r3, #128	; 0x80
2000009a:	035b      	lsls	r3, r3, #13
2000009c:	0018      	movs	r0, r3
2000009e:	f7ff ffb8 	bl	20000012 <DELAY>
200000a2:	e7e6      	b.n	20000072 <mymain+0x56>
200000a4:	4000f000 	andmi	pc, r0, r0
200000a8:	4000c008 	andmi	ip, r0, r8
200000ac:	d0000028 	andle	r0, r0, r8, lsr #32
200000b0:	d0000018 	andle	r0, r0, r8, lsl r0
200000b4:	400140cc 	andmi	r4, r1, ip, asr #1
200000b8:	d0000024 	andle	r0, r0, r4, lsr #32
200000bc:	d0000014 	andle	r0, r0, r4, lsl r0

200000c0 <cstart>:
200000c0:	b580      	push	{r7, lr}
200000c2:	b082      	sub	sp, #8
200000c4:	af00      	add	r7, sp, #0
200000c6:	4b0a      	ldr	r3, [pc, #40]	; (200000f0 <cstart+0x30>)
200000c8:	603b      	str	r3, [r7, #0]
200000ca:	4b0a      	ldr	r3, [pc, #40]	; (200000f4 <cstart+0x34>)
200000cc:	607b      	str	r3, [r7, #4]
200000ce:	e004      	b.n	200000da <cstart+0x1a>
200000d0:	687b      	ldr	r3, [r7, #4]
200000d2:	1d1a      	adds	r2, r3, #4
200000d4:	607a      	str	r2, [r7, #4]
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	687a      	ldr	r2, [r7, #4]
200000dc:	683b      	ldr	r3, [r7, #0]
200000de:	429a      	cmp	r2, r3
200000e0:	d3f6      	bcc.n	200000d0 <cstart+0x10>
200000e2:	f7ff ff9b 	bl	2000001c <mymain>
200000e6:	46c0      	nop			; (mov r8, r8)
200000e8:	46bd      	mov	sp, r7
200000ea:	b002      	add	sp, #8
200000ec:	bd80      	pop	{r7, pc}
200000ee:	46c0      	nop			; (mov r8, r8)
200000f0:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200000f4:	200001b0 			; <UNDEFINED> instruction: 0x200001b0

200000f8 <gpio_set_output>:
200000f8:	b580      	push	{r7, lr}
200000fa:	b084      	sub	sp, #16
200000fc:	af00      	add	r7, sp, #0
200000fe:	6078      	str	r0, [r7, #4]
20000100:	687b      	ldr	r3, [r7, #4]
20000102:	2b1e      	cmp	r3, #30
20000104:	d80f      	bhi.n	20000126 <gpio_set_output+0x2e>
20000106:	687b      	ldr	r3, [r7, #4]
20000108:	009b      	lsls	r3, r3, #2
2000010a:	60fb      	str	r3, [r7, #12]
2000010c:	23c0      	movs	r3, #192	; 0xc0
2000010e:	019b      	lsls	r3, r3, #6
20000110:	60bb      	str	r3, [r7, #8]
20000112:	68fb      	ldr	r3, [r7, #12]
20000114:	4a06      	ldr	r2, [pc, #24]	; (20000130 <gpio_set_output+0x38>)
20000116:	4694      	mov	ip, r2
20000118:	4463      	add	r3, ip
2000011a:	68ba      	ldr	r2, [r7, #8]
2000011c:	0011      	movs	r1, r2
2000011e:	0018      	movs	r0, r3
20000120:	f7ff ff73 	bl	2000000a <PUT32>
20000124:	e000      	b.n	20000128 <gpio_set_output+0x30>
20000126:	46c0      	nop			; (mov r8, r8)
20000128:	46bd      	mov	sp, r7
2000012a:	b004      	add	sp, #16
2000012c:	bd80      	pop	{r7, pc}
2000012e:	46c0      	nop			; (mov r8, r8)
20000130:	40014004 	andmi	r4, r1, r4

20000134 <gpio_set_on>:
20000134:	b580      	push	{r7, lr}
20000136:	b084      	sub	sp, #16
20000138:	af00      	add	r7, sp, #0
2000013a:	6078      	str	r0, [r7, #4]
2000013c:	687b      	ldr	r3, [r7, #4]
2000013e:	2b1e      	cmp	r3, #30
20000140:	d80f      	bhi.n	20000162 <gpio_set_on+0x2e>
20000142:	687b      	ldr	r3, [r7, #4]
20000144:	009b      	lsls	r3, r3, #2
20000146:	60fb      	str	r3, [r7, #12]
20000148:	23c0      	movs	r3, #192	; 0xc0
2000014a:	009b      	lsls	r3, r3, #2
2000014c:	60bb      	str	r3, [r7, #8]
2000014e:	68fb      	ldr	r3, [r7, #12]
20000150:	4a06      	ldr	r2, [pc, #24]	; (2000016c <gpio_set_on+0x38>)
20000152:	4694      	mov	ip, r2
20000154:	4463      	add	r3, ip
20000156:	68ba      	ldr	r2, [r7, #8]
20000158:	0011      	movs	r1, r2
2000015a:	0018      	movs	r0, r3
2000015c:	f7ff ff55 	bl	2000000a <PUT32>
20000160:	e000      	b.n	20000164 <gpio_set_on+0x30>
20000162:	46c0      	nop			; (mov r8, r8)
20000164:	46bd      	mov	sp, r7
20000166:	b004      	add	sp, #16
20000168:	bd80      	pop	{r7, pc}
2000016a:	46c0      	nop			; (mov r8, r8)
2000016c:	40014004 	andmi	r4, r1, r4

20000170 <gpio_set_off>:
20000170:	b580      	push	{r7, lr}
20000172:	b084      	sub	sp, #16
20000174:	af00      	add	r7, sp, #0
20000176:	6078      	str	r0, [r7, #4]
20000178:	687b      	ldr	r3, [r7, #4]
2000017a:	2b1e      	cmp	r3, #30
2000017c:	d80f      	bhi.n	2000019e <gpio_set_off+0x2e>
2000017e:	687b      	ldr	r3, [r7, #4]
20000180:	009b      	lsls	r3, r3, #2
20000182:	60fb      	str	r3, [r7, #12]
20000184:	2380      	movs	r3, #128	; 0x80
20000186:	009b      	lsls	r3, r3, #2
20000188:	60bb      	str	r3, [r7, #8]
2000018a:	68fb      	ldr	r3, [r7, #12]
2000018c:	4a06      	ldr	r2, [pc, #24]	; (200001a8 <gpio_set_off+0x38>)
2000018e:	4694      	mov	ip, r2
20000190:	4463      	add	r3, ip
20000192:	68ba      	ldr	r2, [r7, #8]
20000194:	0011      	movs	r1, r2
20000196:	0018      	movs	r0, r3
20000198:	f7ff ff37 	bl	2000000a <PUT32>
2000019c:	e000      	b.n	200001a0 <gpio_set_off+0x30>
2000019e:	46c0      	nop			; (mov r8, r8)
200001a0:	46bd      	mov	sp, r7
200001a2:	b004      	add	sp, #16
200001a4:	bd80      	pop	{r7, pc}
200001a6:	46c0      	nop			; (mov r8, r8)
200001a8:	40014004 	andmi	r4, r1, r4

200001ac <__code_end__>:
200001ac:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600304d 	streq	r3, [r0], -sp, asr #32
  1c:	094d070c 	stmdbeq	sp, {r2, r3, r8, r9, sl}^
  20:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <STACK_SIZE+0x4392c>
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x10ce614>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000040 	andeq	r0, r0, r0, asr #32
   4:	001e0003 	andseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
  30:	21210112 			; <UNDEFINED> instruction: 0x21210112
  34:	2521252f 	strcs	r2, [r1, #-1327]!	; 0xfffffad1
  38:	21212521 			; <UNDEFINED> instruction: 0x21212521
  3c:	02206a03 	eoreq	r6, r0, #12288	; 0x3000
  40:	01010002 	tsteq	r1, r2
  44:	000000ea 	andeq	r0, r0, sl, ror #1
  48:	00880003 	addeq	r0, r8, r3
  4c:	01020000 	mrseq	r0, (UNDEF: 2)
  50:	000d0efb 	strdeq	r0, [sp], -fp
  54:	01010101 	tsteq	r1, r1, lsl #2
  58:	01000000 	mrseq	r0, (UNDEF: 0)
  5c:	2f010000 	svccs	0x00010000
  60:	2f727375 	svccs	0x00727375
  64:	61636f6c 	cmnvs	r3, ip, ror #30
  68:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  6c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  70:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  74:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  78:	61652d65 	cmnvs	r5, r5, ror #26
  7c:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  80:	2f747365 	svccs	0x00747365
  84:	30322d39 	eorscc	r2, r2, r9, lsr sp
  88:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  8c:	3173632d 	cmncc	r3, sp, lsr #6
  90:	2f653730 	svccs	0x00653730
  94:	2f62696c 	svccs	0x0062696c
  98:	2f636367 	svccs	0x00636367
  9c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  a0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  a4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  a8:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  ac:	2f312e32 	svccs	0x00312e32
  b0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  b4:	00656475 	rsbeq	r6, r5, r5, ror r4
  b8:	74736300 	ldrbtvc	r6, [r3], #-768	; 0xfffffd00
  bc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  c0:	00000063 	andeq	r0, r0, r3, rrx
  c4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  c8:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  cc:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  d0:	00010068 	andeq	r0, r1, r8, rrx
  d4:	0e050000 	cdpeq	0, 0, cr0, cr5, cr0, {0}
  d8:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
  dc:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
  e0:	0505012b 	streq	r0, [r5, #-299]	; 0xfffffed5
  e4:	052e0c03 	streq	r0, [lr, #-3075]!	; 0xfffff3fd
  e8:	28055c0d 	stmdacs	r5, {r0, r2, r3, sl, fp, ip, lr}
  ec:	2e0b0558 	cfrshl32cs	mvfx11, mvfx8, r0
  f0:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
  f4:	77762405 	ldrbvc	r2, [r6, -r5, lsl #8]!
  f8:	0009055b 	andeq	r0, r9, fp, asr r5
  fc:	78010402 	stmdavc	r1, {r1, sl}
 100:	01040200 	mrseq	r0, R12_usr
 104:	04020075 	streq	r0, [r2], #-117	; 0xffffff8b
 108:	02005a01 	andeq	r5, r0, #4096	; 0x1000
 10c:	00750104 	rsbseq	r0, r5, r4, lsl #2
 110:	54010402 	strpl	r0, [r1], #-1026	; 0xfffffbfe
 114:	09030f05 	stmdbeq	r3, {r0, r2, r8, r9, sl, fp}
 118:	052f40e4 	streq	r4, [pc, #-228]!	; 3c <STACK_SIZE-0x26d4>
 11c:	0d052f0b 	stceq	15, cr2, [r5, #-44]	; 0xffffffd4
 120:	3c100521 	cfldr32cc	mvfx0, [r0], {33}	; 0x21
 124:	052d0b05 	streq	r0, [sp, #-2821]!	; 0xfffff4fb
 128:	01054e05 	tsteq	r5, r5, lsl #28
 12c:	0009022f 	andeq	r0, r9, pc, lsr #4
 130:	00d10101 	sbcseq	r0, r1, r1, lsl #2
 134:	00030000 	andeq	r0, r3, r0
 138:	00000086 	andeq	r0, r0, r6, lsl #1
 13c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 140:	0101000d 	tsteq	r1, sp
 144:	00000101 	andeq	r0, r0, r1, lsl #2
 148:	00000100 	andeq	r0, r0, r0, lsl #2
 14c:	73752f01 	cmnvc	r5, #1, 30
 150:	6f6c2f72 	svcvs	0x006c2f72
 154:	2f6c6163 	svccs	0x006c6163
 158:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
 15c:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
 160:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 164:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 168:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 16c:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
 170:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
 174:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 178:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
 17c:	37303173 			; <UNDEFINED> instruction: 0x37303173
 180:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 184:	63672f62 	cmnvs	r7, #392	; 0x188
 188:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 18c:	6f6e2d6d 	svcvs	0x006e2d6d
 190:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 194:	2f696261 	svccs	0x00696261
 198:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 19c:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 1a0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 1a4:	67000065 	strvs	r0, [r0, -r5, rrx]
 1a8:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
 1ac:	00000063 	andeq	r0, r0, r3, rrx
 1b0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 1b4:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
 1b8:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
 1bc:	00010068 	andeq	r0, r1, r8, rrx
 1c0:	24050000 	strcs	r0, [r5], #-0
 1c4:	f8020500 			; <UNDEFINED> instruction: 0xf8020500
 1c8:	15200000 	strne	r0, [r0, #-0]!
 1cc:	054b0805 	strbeq	r0, [fp, #-2053]	; 0xfffff7fb
 1d0:	053d3f0e 	ldreq	r3, [sp, #-3854]!	; 0xfffff0f2
 1d4:	09053d05 	stmdbeq	r5, {r0, r2, r8, sl, fp, ip, sp}
 1d8:	2501059a 	strcs	r0, [r1, #-1434]	; 0xfffffa66
 1dc:	05682005 	strbeq	r2, [r8, #-5]!
 1e0:	0e054b08 	vmlaeq.f64	d4, d5, d8
 1e4:	05053d3f 	streq	r3, [r5, #-3391]	; 0xfffff2c1
 1e8:	9a09053d 	bls	2416e4 <STACK_SIZE+0x23efd4>
 1ec:	05250105 	streq	r0, [r5, #-261]!	; 0xfffffefb
 1f0:	08056821 	stmdaeq	r5, {r0, r5, fp, sp, lr}
 1f4:	3f0e054b 	svccc	0x000e054b
 1f8:	3d05053d 	cfstr32cc	mvfx0, [r5, #-244]	; 0xffffff0c
 1fc:	059a0905 	ldreq	r0, [sl, #2309]	; 0x905
 200:	06022501 	streq	r2, [r2], -r1, lsl #10
 204:	Address 0x0000000000000204 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	20000000 	andcs	r0, r0, r0
  14:	2000001c 	andcs	r0, r0, ip, lsl r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000008 	andeq	r0, r0, r8
  20:	00000047 	andeq	r0, r0, r7, asr #32
  24:	00dd8001 	sbcseq	r8, sp, r1
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	006b0104 	rsbeq	r0, fp, r4, lsl #2
  34:	390c0000 	stmdbcc	ip, {}	; <UNPREDICTABLE>
  38:	08000001 	stmdaeq	r0, {r0}
  3c:	1c000000 	stcne	0, cr0, [r0], {-0}
  40:	dc200000 	stcle	0, cr0, [r0], #-0
  44:	44000000 	strmi	r0, [r0], #-0
  48:	02000000 	andeq	r0, r0, #0, 0
  4c:	00fc0601 	rscseq	r0, ip, r1, lsl #12
  50:	02020000 	andeq	r0, r2, #0, 0
  54:	00015c05 	andeq	r5, r1, r5, lsl #24
  58:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  5c:	00000147 	andeq	r0, r0, r7, asr #2
  60:	42050802 	andmi	r0, r5, #131072	; 0x20000
  64:	02000001 	andeq	r0, r0, #1, 0
  68:	00fa0801 	rscseq	r0, sl, r1, lsl #16
  6c:	02020000 	andeq	r0, r2, #0, 0
  70:	00010807 	andeq	r0, r1, r7, lsl #16
  74:	01660300 	cmneq	r6, r0, lsl #6
  78:	34020000 	strcc	r0, [r2], #-0
  7c:	00005b19 	andeq	r5, r0, r9, lsl fp
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	00000120 	andeq	r0, r0, r0, lsr #2
  88:	1b070802 	blne	1c2098 <STACK_SIZE+0x1bf988>
  8c:	04000001 	streq	r0, [r0], #-1
  90:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  94:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
  98:	00012507 	andeq	r2, r1, r7, lsl #10
  9c:	016f0500 	cmneq	pc, r0, lsl #10
  a0:	55010000 	strpl	r0, [r1, #-0]
  a4:	0000c006 	andeq	ip, r0, r6
  a8:	00003820 	andeq	r3, r0, r0, lsr #16
  ac:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
  b0:	06000000 	streq	r0, [r0], -r0
  b4:	00000055 	andeq	r0, r0, r5, asr r0
  b8:	4f155601 	svcmi	0x00155601
  bc:	06000000 	streq	r0, [r0], -r0
  c0:	00000150 	andeq	r0, r0, r0, asr r1
  c4:	4f235601 	svcmi	0x00235601
  c8:	07000000 	streq	r0, [r0, -r0]
  cc:	00000063 	andeq	r0, r0, r3, rrx
  d0:	c40f5901 	strgt	r5, [pc], #-2305	; d8 <STACK_SIZE-0x2638>
  d4:	02000000 	andeq	r0, r0, #0, 0
  d8:	62087091 	andvs	r7, r8, #145, 0	; 0x91
  dc:	01007373 	tsteq	r0, r3, ror r3
  e0:	00c40f5a 	sbceq	r0, r4, sl, asr pc
  e4:	91020000 	mrsls	r0, (UNDEF: 2)
  e8:	04090074 	streq	r0, [r9], #-116	; 0xffffff8c
  ec:	0000004f 	andeq	r0, r0, pc, asr #32
  f0:	0001320a 	andeq	r3, r1, sl, lsl #4
  f4:	052c0100 	streq	r0, [ip, #-256]!	; 0xffffff00
  f8:	00000069 	andeq	r0, r0, r9, rrx
  fc:	2000001c 	andcs	r0, r0, ip, lsl r0
 100:	000000a4 	andeq	r0, r0, r4, lsr #1
 104:	3c009c01 	stccc	12, cr9, [r0], {1}
 108:	04000001 	streq	r0, [r0], #-1
 10c:	0000bf00 	andeq	fp, r0, r0, lsl #30
 110:	6b010400 	blvs	41118 <STACK_SIZE+0x3ea08>
 114:	0c000000 	stceq	0, cr0, [r0], {-0}
 118:	0000019a 	muleq	r0, sl, r1
 11c:	00000008 	andeq	r0, r0, r8
 120:	200000f8 	strdcs	r0, [r0], -r8
 124:	000000b4 	strheq	r0, [r0], -r4
 128:	00000132 	andeq	r0, r0, r2, lsr r1
 12c:	fc060102 	stc2	1, cr0, [r6], {2}
 130:	02000000 	andeq	r0, r0, #0, 0
 134:	015c0502 	cmpeq	ip, r2, lsl #10
 138:	04020000 	streq	r0, [r2], #-0
 13c:	00014705 	andeq	r4, r1, r5, lsl #14
 140:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
 144:	00000142 	andeq	r0, r0, r2, asr #2
 148:	fa080102 	blx	200558 <STACK_SIZE+0x1fde48>
 14c:	02000000 	andeq	r0, r0, #0, 0
 150:	01080702 	tsteq	r8, r2, lsl #14
 154:	66030000 	strvs	r0, [r3], -r0
 158:	02000001 	andeq	r0, r0, #1, 0
 15c:	005b1934 	subseq	r1, fp, r4, lsr r9
 160:	04020000 	streq	r0, [r2], #-0
 164:	00012007 	andeq	r2, r1, r7
 168:	07080200 	streq	r0, [r8, -r0, lsl #4]
 16c:	0000011b 	andeq	r0, r0, fp, lsl r1
 170:	69050404 	stmdbvs	r5, {r2, sl}
 174:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
 178:	01250704 			; <UNDEFINED> instruction: 0x01250704
 17c:	76050000 	strvc	r0, [r5], -r0
 180:	01000001 	tsteq	r0, r1
 184:	01700616 	cmneq	r0, r6, lsl r6
 188:	003c2000 	eorseq	r2, ip, r0
 18c:	9c010000 	stcls	0, cr0, [r1], {-0}
 190:	000000bb 	strheq	r0, [r0], -fp
 194:	6e697006 	cdpvs	0, 6, cr7, cr9, cr6, {0}
 198:	1c160100 	ldfnes	f0, [r6], {-0}
 19c:	0000004f 	andeq	r0, r0, pc, asr #32
 1a0:	076c9102 	strbeq	r9, [ip, -r2, lsl #2]!
 1a4:	00000193 	muleq	r0, r3, r1
 1a8:	4f0e1a01 	svcmi	0x000e1a01
 1ac:	02000000 	andeq	r0, r0, #0, 0
 1b0:	76087491 			; <UNDEFINED> instruction: 0x76087491
 1b4:	01006c61 	tsteq	r0, r1, ror #24
 1b8:	004f0e1b 	subeq	r0, pc, fp, lsl lr	; <UNPREDICTABLE>
 1bc:	91020000 	mrsls	r0, (UNDEF: 2)
 1c0:	a1050070 	tstge	r5, r0, ror r0
 1c4:	01000001 	tsteq	r0, r1
 1c8:	0134060d 	teqeq	r4, sp, lsl #12
 1cc:	003c2000 	eorseq	r2, ip, r0
 1d0:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 1d8:	6e697006 	cdpvs	0, 6, cr7, cr9, cr6, {0}
 1dc:	1b0d0100 	blne	3405e4 <STACK_SIZE+0x33ded4>
 1e0:	0000004f 	andeq	r0, r0, pc, asr #32
 1e4:	076c9102 	strbeq	r9, [ip, -r2, lsl #2]!
 1e8:	00000193 	muleq	r0, r3, r1
 1ec:	4f0e1101 	svcmi	0x000e1101
 1f0:	02000000 	andeq	r0, r0, #0, 0
 1f4:	76087491 			; <UNDEFINED> instruction: 0x76087491
 1f8:	01006c61 	tsteq	r0, r1, ror #24
 1fc:	004f0e12 	subeq	r0, pc, r2, lsl lr	; <UNPREDICTABLE>
 200:	91020000 	mrsls	r0, (UNDEF: 2)
 204:	83090070 	movwhi	r0, #36976	; 0x9070
 208:	01000001 	tsteq	r0, r1
 20c:	00f80604 	rscseq	r0, r8, r4, lsl #12
 210:	003c2000 	eorseq	r2, ip, r0
 214:	9c010000 	stcls	0, cr0, [r1], {-0}
 218:	6e697006 	cdpvs	0, 6, cr7, cr9, cr6, {0}
 21c:	1f040100 	svcne	0x00040100
 220:	0000004f 	andeq	r0, r0, pc, asr #32
 224:	076c9102 	strbeq	r9, [ip, -r2, lsl #2]!
 228:	00000193 	muleq	r0, r3, r1
 22c:	4f0e0801 	svcmi	0x000e0801
 230:	02000000 	andeq	r0, r0, #0, 0
 234:	76087491 			; <UNDEFINED> instruction: 0x76087491
 238:	01006c61 	tsteq	r0, r1, ror #24
 23c:	004f0e09 	subeq	r0, pc, r9, lsl #28
 240:	91020000 	mrsls	r0, (UNDEF: 2)
 244:	Address 0x0000000000000244 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <STACK_SIZE+0x37e504>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23, 0
  28:	0b0b0024 	bleq	2c00c0 <STACK_SIZE+0x2bd9b0>
  2c:	0e030b3e 	vmoveq.16	d3[0], r0
  30:	16030000 	strne	r0, [r3], -r0
  34:	3a0e0300 	bcc	380c3c <STACK_SIZE+0x37e52c>
  38:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  3c:	0013490b 	andseq	r4, r3, fp, lsl #18
  40:	00240400 	eoreq	r0, r4, r0, lsl #8
  44:	0b3e0b0b 	bleq	f82c78 <STACK_SIZE+0xf80568>
  48:	00000803 	andeq	r0, r0, r3, lsl #16
  4c:	3f012e05 	svccc	0x00012e05
  50:	3a0e0319 	bcc	380cbc <STACK_SIZE+0x37e5ac>
  54:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  58:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
  5c:	96184006 	ldrls	r4, [r8], -r6
  60:	13011942 	movwne	r1, #6466	; 0x1942
  64:	34060000 	strcc	r0, [r6], #-0
  68:	3a0e0300 	bcc	380c70 <STACK_SIZE+0x37e560>
  6c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	3f13490b 	svccc	0x0013490b
  74:	00193c19 	andseq	r3, r9, r9, lsl ip
  78:	00340700 	eorseq	r0, r4, r0, lsl #14
  7c:	0b3a0e03 	bleq	e83890 <STACK_SIZE+0xe81180>
  80:	0b390b3b 	bleq	e42d74 <STACK_SIZE+0xe40664>
  84:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  88:	34080000 	strcc	r0, [r8], #-0
  8c:	3a080300 	bcc	200c94 <STACK_SIZE+0x1fe584>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  98:	09000018 	stmdbeq	r0, {r3, r4}
  9c:	0b0b000f 	bleq	2c00e0 <STACK_SIZE+0x2bd9d0>
  a0:	00001349 	andeq	r1, r0, r9, asr #6
  a4:	3f002e0a 	svccc	0x00002e0a
  a8:	3a0e0319 	bcc	380d14 <STACK_SIZE+0x37e604>
  ac:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b0:	1113490b 	tstne	r3, fp, lsl #18
  b4:	40061201 	andmi	r1, r6, r1, lsl #4
  b8:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
  bc:	01000000 	mrseq	r0, (UNDEF: 0)
  c0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  c4:	0e030b13 	vmoveq.32	d3[0], r0
  c8:	01110e1b 	tsteq	r1, fp, lsl lr
  cc:	17100612 			; <UNDEFINED> instruction: 0x17100612
  d0:	24020000 	strcs	r0, [r2], #-0
  d4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  d8:	000e030b 	andeq	r0, lr, fp, lsl #6
  dc:	00160300 	andseq	r0, r6, r0, lsl #6
  e0:	0b3a0e03 	bleq	e838f4 <STACK_SIZE+0xe811e4>
  e4:	0b390b3b 	bleq	e42dd8 <STACK_SIZE+0xe406c8>
  e8:	00001349 	andeq	r1, r0, r9, asr #6
  ec:	0b002404 	bleq	9104 <STACK_SIZE+0x69f4>
  f0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  f4:	05000008 	streq	r0, [r0, #-8]
  f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  fc:	0b3a0e03 	bleq	e83910 <STACK_SIZE+0xe81200>
 100:	0b390b3b 	bleq	e42df4 <STACK_SIZE+0xe406e4>
 104:	01111927 	tsteq	r1, r7, lsr #18
 108:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 10c:	01194296 			; <UNDEFINED> instruction: 0x01194296
 110:	06000013 			; <UNDEFINED> instruction: 0x06000013
 114:	08030005 	stmdaeq	r3, {r0, r2}
 118:	0b3b0b3a 	bleq	ec2e08 <STACK_SIZE+0xec06f8>
 11c:	13490b39 	movtne	r0, #39737	; 0x9b39
 120:	00001802 	andeq	r1, r0, r2, lsl #16
 124:	03003407 	movweq	r3, #1031	; 0x407
 128:	3b0b3a0e 	blcc	2ce968 <STACK_SIZE+0x2cc258>
 12c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 130:	00180213 	andseq	r0, r8, r3, lsl r2
 134:	00340800 	eorseq	r0, r4, r0, lsl #16
 138:	0b3a0803 	bleq	e8214c <STACK_SIZE+0xe7fa3c>
 13c:	0b390b3b 	bleq	e42e30 <STACK_SIZE+0xe40720>
 140:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 144:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
 148:	03193f01 	tsteq	r9, #1, 30
 14c:	3b0b3a0e 	blcc	2ce98c <STACK_SIZE+0x2cc27c>
 150:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 154:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 158:	96184006 	ldrls	r4, [r8], -r6
 15c:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000000 	andcs	r0, r0, r0
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00260002 	eoreq	r0, r6, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	2000001c 	andcs	r0, r0, ip, lsl r0
  34:	000000dc 	ldrdeq	r0, [r0], -ip
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	01070002 	tsteq	r7, r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	200000f8 	strdcs	r0, [r0], -r8
  54:	000000b4 	strheq	r0, [r0], -r4
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
   4:	00532e74 	subseq	r2, r3, r4, ror lr
   8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   c:	652f7372 	strvs	r7, [pc, #-882]!	; fffffca2 <__data_end__+0xdffffaf2>
  10:	736e6176 	cmnvc	lr, #-2147483619	; 0x8000001d
  14:	63617261 	cmnvs	r1, #268435462	; 0x10000006
  18:	442f7961 	strtmi	r7, [pc], #-2401	; 20 <STACK_SIZE-0x26f0>
  1c:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
  20:	502f706f 	eorpl	r7, pc, pc, rrx
  24:	2f6f6369 	svccs	0x006f6369
  28:	6f636970 	svcvs	0x00636970
  2c:	6f72702d 	svcvs	0x0072702d
  30:	72702f6a 	rsbsvc	r2, r0, #424	; 0x1a8
  34:	6172676f 	cmnvs	r2, pc, ror #14
  38:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
  3c:	6b6e696c 	blvs	1b9a5f4 <STACK_SIZE+0x1b97ee4>
  40:	722d7265 	eorvc	r7, sp, #1342177286	; 0x50000006
  44:	47006d61 	strmi	r6, [r0, -r1, ror #26]
  48:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  4c:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  50:	312e3333 			; <UNDEFINED> instruction: 0x312e3333
  54:	625f5f00 	subsvs	r5, pc, #0, 30
  58:	735f7373 	cmpvc	pc, #-872415231	; 0xcc000001
  5c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  60:	62005f5f 	andvs	r5, r0, #380	; 0x17c
  64:	655f7373 	ldrbvs	r7, [pc, #-883]	; fffffcf9 <__data_end__+0xdffffb49>
  68:	4700646e 	strmi	r6, [r0, -lr, ror #8]
  6c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  70:	39203731 	stmdbcc	r0!, {r0, r4, r5, r8, r9, sl, ip, sp}
  74:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  78:	31303220 	teqcc	r0, r0, lsr #4
  7c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  80:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  84:	61656c65 	cmnvs	r5, r5, ror #24
  88:	20296573 	eorcs	r6, r9, r3, ror r5
  8c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  90:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  94:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  98:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  9c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  a0:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  a4:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  a8:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  ac:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  b0:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
  b4:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
  b8:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  bc:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
  c0:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  c4:	2d20306d 	stccs	0, cr3, [r0, #-436]!	; 0xfffffe4c
  c8:	6f6c666d 	svcvs	0x006c666d
  cc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  d0:	733d6962 	teqvc	sp, #1605632	; 0x188000
  d4:	2074666f 	rsbscs	r6, r4, pc, ror #12
  d8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  dc:	613d6863 	teqvs	sp, r3, ror #16
  e0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  e4:	206d2d73 	rsbcs	r2, sp, r3, ror sp
  e8:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  ec:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
  f0:	61747365 	cmnvs	r4, r5, ror #6
  f4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  f8:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
  fc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 100:	63206465 			; <UNDEFINED> instruction: 0x63206465
 104:	00726168 	rsbseq	r6, r2, r8, ror #2
 108:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 10c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 110:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 114:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 118:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 11c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 120:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 124:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	796d0074 	stmdbvc	sp!, {r2, r4, r5, r6}^
 134:	6e69616d 	powvsez	f6, f1, #5.0
 138:	74736300 	ldrbtvc	r6, [r3], #-768	; 0xfffffd00
 13c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 140:	6f6c0063 	svcvs	0x006c0063
 144:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 148:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	73625f5f 	cmnvc	r2, #380	; 0x17c
 154:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
 158:	005f5f64 	subseq	r5, pc, r4, ror #30
 15c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 160:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 164:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 168:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 16c:	6300745f 	movwvs	r7, #1119	; 0x45f
 170:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 174:	70670074 	rsbvc	r0, r7, r4, ror r0
 178:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 17c:	6f5f7465 	svcvs	0x005f7465
 180:	67006666 	strvs	r6, [r0, -r6, ror #12]
 184:	5f6f6970 	svcpl	0x006f6970
 188:	5f746573 	svcpl	0x00746573
 18c:	7074756f 	rsbsvc	r7, r4, pc, ror #10
 190:	6f007475 	svcvs	0x00007475
 194:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
 198:	70670074 	rsbvc	r0, r7, r4, ror r0
 19c:	632e6f69 			; <UNDEFINED> instruction: 0x632e6f69
 1a0:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 1a4:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 1a8:	6e6f5f74 	mcrvs	15, 3, r5, cr15, cr4, {3}
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	2000001c 	andcs	r0, r0, ip, lsl r0
  1c:	000000a4 	andeq	r0, r0, r4, lsr #1
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0000070d 	andeq	r0, r0, sp, lsl #14
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	200000c0 	andcs	r0, r0, r0, asr #1
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  40:	41018e02 	tstmi	r1, r2, lsl #28
  44:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  48:	00000007 	andeq	r0, r0, r7
  4c:	0000000c 	andeq	r0, r0, ip
  50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  54:	7c020001 	stcvc	0, cr0, [r2], {1}
  58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  5c:	0000001c 	andeq	r0, r0, ip, lsl r0
  60:	0000004c 	andeq	r0, r0, ip, asr #32
  64:	200000f8 	strdcs	r0, [r0], -r8
  68:	0000003c 	andeq	r0, r0, ip, lsr r0
  6c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  70:	41018e02 	tstmi	r1, r2, lsl #28
  74:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  78:	00000007 	andeq	r0, r0, r7
  7c:	0000001c 	andeq	r0, r0, ip, lsl r0
  80:	0000004c 	andeq	r0, r0, ip, asr #32
  84:	20000134 	andcs	r0, r0, r4, lsr r1
  88:	0000003c 	andeq	r0, r0, ip, lsr r0
  8c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  90:	41018e02 	tstmi	r1, r2, lsl #28
  94:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  98:	00000007 	andeq	r0, r0, r7
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	0000004c 	andeq	r0, r0, ip, asr #32
  a4:	20000170 	andcs	r0, r0, r0, ror r1
  a8:	0000003c 	andeq	r0, r0, ip, lsr r0
  ac:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  b0:	41018e02 	tstmi	r1, r2, lsl #28
  b4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  b8:	00000007 	andeq	r0, r0, r7
