// Seed: 239471268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_6;
  wire id_7, id_8, id_9;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_2,
      id_9,
      id_6,
      id_6
  );
  always @(posedge 1 or id_1) begin : LABEL_0
    id_6 = 1;
  end
endmodule
