0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/hi/Desktop/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/hi/Desktop/VLSI/RV32IM/RV32IM.srcs/sources_1/new/RAM_Module.v,1601547622,verilog,,,,RAM_Module,,,,,,,,
C:/Users/hi/Desktop/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ROM_Module.v,1601547106,verilog,,,,ROM_Module,,,,,,,,
C:/Users/hi/Desktop/VLSI/RV32IM/RV32IM.srcs/sources_1/new/Registers_Module.v,1601492165,verilog,,,,Registers_Module,,,,,,,,
