Mazhar Alidina , JosÃ© Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.426-436, Dec. 1994[doi>10.1109/92.335011]
Bowen Alpern , Larry Carter , Kang Su Gatlin, Microparallelism and high-performance protein matching, Proceedings of the 1995 ACM/IEEE conference on Supercomputing, p.24-es, December 04-08, 1995, San Diego, California, USA[doi>10.1145/224170.224222]
ASANOVIC, K., KINGSBURY, B., IRISSOU, B., BECK, J., AND WAWRZYNEK, J. 1996. TO: A single-chip vector micropocessor with reconfigurable pipelines. In Proceedings of the 22nd European Solid-State Circuits Conference,
Mir Azam , Paul Franzon , Wentai Liu, Low power data processing by elimination of redundant computations, Proceedings of the 1997 international symposium on Low power electronics and design, p.259-264, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263348]
Dileep P. Bhandarkar, Alpha implementations and architecture: complete reference and guide, Digital Press, Newton, MA, 1996
M. Borah , R. M. Owens , M. J. Irwin, Transistor sizing for low power CMOS circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.6, p.665-671, November 2006[doi>10.1109/43.503935]
William J. Bowhill , Shane L. Bell , Bradley J. Benschneider , Andrew J. Black , Sharon M. Britton , Ruben W. Castelino , Dale R. Donchin , John H. Edmondson , Harry R. Fair , Paul E. Gronowski , Anil K. Jain , Patricia L. Kroesen , Marc E. Lamere , Bruce J. Loughlin , Shekhar Mehata , Sribalan Santhanam , Timothy A. Shedd , Stephen C. Thierauf , Robert O. Mueller , Ronald P. Preston , Michael J. Smith, Circuit implementation of a 300-MHz 64-bit second-generation CMOS Alpha CPU, Digital Technical Journal, v.7 n.1, p.100-118, Jan. 1995
David Brooks , Margaret Martonosi, Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.13, January 09-12, 1999
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Thomas K. Callaway , Earl E. Swartzlander, Jr., Power-Delay Characteristics of CMOS Multipliers, Proceedings of the 13th Symposium on Computer Arithmetic (ARITH '97), p.26, March 06-09, 1997
Trung A. Diep , Christopher Nelson , John Paul Shen, Performance evaluation of the PowerPC 620 microarchitecture, Proceedings of the 22nd annual international symposium on Computer architecture, p.163-174, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224417]
Carole Dulong, The IA-64 Architecture at Work, Computer, v.31 n.7, p.24-32, July 1998[doi>10.1109/2.689674]
GADDIS, N., BUTLER, J. R., KUMAR, A., AND QUEEN, W. J. 1996. A 56-entry instruction reorder buffer. In Proceedings of the 1996 International Solid State Circuits Conference Digest on Technical Papers,
GEROSA, G. 1994. A 2.2W, 80 MHz superscalar RISC microprocessor. IEEE J. Solid-State Circuits 29, 12, 1440-1454.
GONZALEZ, R. AND HOROWITZ, M. 1996. Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits 31, 9 (Sept.), 1277-1284.
Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual Design Automation Conference, p.726-731, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277226]
John L. Hennessy , David A. Patterson, Computer Architecture; A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1992
D. Hunt, Advanced performance features of the 64-bit PA-8000, Proceedings of the 40th IEEE Computer Society International Conference, p.123, March 05-09, 1995
IEEE STANDARDS BOARD. 1985. IEEE Standards for Binary Floating-Point Arithmetic. ANSI/IEEE Std. 754-1985. IEEE Standards Office, New York, NY.
KOJIMA, H., GORNY, D., NITTA, K., SHRIDHAR, A., AND SASAKI, K. 1996. Power analysis of a programmable DSP for architecture and program optimization. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E79-C, 12, 1686-1692.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Ruby B. Lee, Subword Parallelism with MAX-2, IEEE Micro, v.16 n.4, p.51-59, August 1996[doi>10.1109/40.526925]
Mikko H. Lipasti , Christopher B. Wilkerson , John Paul Shen, Value locality and load value prediction, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.138-147, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237173]
NAGENDRA, C., IRWIN, M., AND OWENS, R. 1996. Area-time-power tradeoffs in parallel adders. IEEE Trans. Circ. Syst. 43, 10, 689-702.
NG, P., BALSARA, P., AND STEISS, D. 1996. Performance of CMOS differential circuits. IEEE J. Solid-State Circuits 31, 6, 841-846.
Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264201]
Alex Peleg , Uri Weiser, MMX Technology Extension to the Intel Architecture, IEEE Micro, v.16 n.4, p.42-50, August 1996[doi>10.1109/40.526924]
Val Popescu , Merle Schultz , John Spracklen , Gary Gibson , Bruce Lightner , David Isaman, The Metaflow Architecture, IEEE Micro, v.11 n.3, p.10-13, 63-73, May 1991[doi>10.1109/40.87564]
Rahul Razdan , Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192749]
Stephen E. Richardson, Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation, Sun Microsystems, Inc., Mountain View, CA, 1992
Hector Sanchez , Belli Kuttanna , Tim Olson , Mike Alexander , Gian Gerosa , Ross Philip , Jose Alvarez, Thermal Management System for High Performance PowerPCTM Microprocessors, Proceedings of the 42nd IEEE International Computer Conference, p.325, February 23-26, 1997
Kevin Skadron , Pritpal S. Ahuja , Margaret Martonosi , Douglas W. Clark, Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation Techniques, IEEE Transactions on Computers, v.48 n.11, p.1260-1281, November 1999[doi>10.1109/12.811115]
G. S. Sohi , S. Vajapeyam, Instruction issue logic for high-performance, interruptable pipelined processors, Proceedings of the 14th annual international symposium on Computer architecture, p.27-34, June 02-05, 1987, Pittsburgh, Pennsylvania, USA[doi>10.1145/30350.30354]
V. Tiwari , S. Malik , P. Ashar, Guarded evaluation: pushing power management to logic synthesis/design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.1051-1060, November 2006[doi>10.1109/43.728924]
Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual Design Automation Conference, p.732-737, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277227]
TONG, Y., RUTENBAR, R., AND NAGLE, D. 1998. Minimizing floating-point power dissipation via bit-width reduction. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA '98, Barcelona, Spain, June 27-July 1), M. Valero, G. S. Sohi, and D. DeGroot, Eds. IEEE Press, Piscataway, NJ.
Marc Tremblay , J. Michael O'Connor , Venkatesh Narayanan , Liang He, VIS Speeds New Media Processing, IEEE Micro, v.16 n.4, p.10-20, August 1996[doi>10.1109/40.526921]
VASSEGHI, N. 1996. 200MHz superscalar RISC processor circuit design issues. In Proceedings of the 1996 International Solid State Circuits Conference Digest on Technical Papers.
ZIMMERMANN, R. AND FICHTNER, W. 1997. Low-power logic styles: CMOS versus passtransistor logic. IEEE J. Solid-State Circuits 32, 7, 1079-1090.
