

================================================================
== Vivado HLS Report for 'mergesort'
================================================================
* Date:           Wed Feb 28 22:51:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_mergesort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   61|  1269|   62|  1270|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_merge_fu_73  |merge  |    9|   59|    9|   59|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+-------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+------+----------+-----------+-----------+-------+----------+
        |- FOR1    |   60|  1268| 15 ~ 317 |          -|          -|      4|    no    |
        | + FOR2   |   13|   315|  13 ~ 63 |          -|          -| 1 ~ 5 |    no    |
        +----------+-----+------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     788|    436|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     619|    547|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     58|
|Register         |        -|      -|     462|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1869|   1041|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+-----+-----+
    |     Instance    | Module| BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+-------+---------+-------+-----+-----+
    |grp_merge_fu_73  |merge  |        0|      0|  619|  547|
    +-----------------+-------+---------+-------+-----+-----+
    |Total            |       |        0|      0|  619|  547|
    +-----------------+-------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+-----+----+------------+------------+
    |     Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+-----+----+------------+------------+
    |c_assign_fu_118_p2    |     +    |      0|  197|  69|          64|          64|
    |tmp1_fu_106_p2        |     +    |      0|  197|  69|           2|          64|
    |tmp_6_fu_112_p2       |     +    |      0|  197|  69|          64|          64|
    |x_1_fu_123_p2         |     +    |      0|  197|  69|          64|          64|
    |tmp_3_fu_96_p2        |   icmp   |      0|    0|  32|          64|           4|
    |tmp_fu_84_p2          |   icmp   |      0|    0|  32|          64|           4|
    |tmp_i_fu_128_p2       |   icmp   |      0|    0|  32|          64|           4|
    |c_assign_1_fu_133_p3  |  select  |      0|    0|  64|           1|          64|
    +----------------------+----------+-------+-----+----+------------+------------+
    |Total                 |          |      0|  788| 436|         387|         332|
    +----------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  40|          7|    1|          7|
    |m_reg_50   |   9|          2|   64|        128|
    |x_reg_62   |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  58|         11|  129|        263|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_reg_grp_merge_fu_73_ap_start  |   1|   0|    1|          0|
    |c_assign_1_reg_174               |  64|   0|   64|          0|
    |c_assign_reg_163                 |  64|   0|   64|          0|
    |m_1_reg_143                      |  63|   0|   64|          1|
    |m_reg_50                         |  64|   0|   64|          0|
    |tmp_5_reg_153                    |   8|   0|    8|          0|
    |tmp_6_reg_158                    |  64|   0|   64|          0|
    |x_1_reg_169                      |  64|   0|   64|          0|
    |x_reg_62                         |  64|   0|   64|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 462|   0|  463|          1|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   mergesort  | return value |
|arr_address0  | out |    4|  ap_memory |      arr     |     array    |
|arr_ce0       | out |    1|  ap_memory |      arr     |     array    |
|arr_q0        |  in |   64|  ap_memory |      arr     |     array    |
|arr_address1  | out |    4|  ap_memory |      arr     |     array    |
|arr_ce1       | out |    1|  ap_memory |      arr     |     array    |
|arr_we1       | out |    1|  ap_memory |      arr     |     array    |
|arr_d1        | out |   64|  ap_memory |      arr     |     array    |
|arr_q1        |  in |   64|  ap_memory |      arr     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

