#! /nix/store/pmwa4vkmdcz5madc47icc2j9zdvwg2gk-iverilog-s20250103-60-gdb82380ce/bin/vvp
:ivl_version "13.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/pmwa4vkmdcz5madc47icc2j9zdvwg2gk-iverilog-s20250103-60-gdb82380ce/lib/ivl/system.vpi";
:vpi_module "/nix/store/pmwa4vkmdcz5madc47icc2j9zdvwg2gk-iverilog-s20250103-60-gdb82380ce/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/pmwa4vkmdcz5madc47icc2j9zdvwg2gk-iverilog-s20250103-60-gdb82380ce/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/pmwa4vkmdcz5madc47icc2j9zdvwg2gk-iverilog-s20250103-60-gdb82380ce/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/pmwa4vkmdcz5madc47icc2j9zdvwg2gk-iverilog-s20250103-60-gdb82380ce/lib/ivl/va_math.vpi";
:vpi_module "/nix/store/pmwa4vkmdcz5madc47icc2j9zdvwg2gk-iverilog-s20250103-60-gdb82380ce/lib/ivl/v2009.vpi";
S_0x18e43ef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18e419d0 .scope module, "sklansky_adder_tb" "sklansky_adder_tb" 3 3;
 .timescale 0 0;
P_0x18cfa050 .param/l "SIZE" 0 3 5, +C4<00000000000000000000000000100000>;
v0x18cf8b50_0 .var "a", 31 0;
v0x18cf87c0_0 .var "b", 31 0;
v0x18cf8860_0 .var "cin", 0 0;
v0x18cf74f0_0 .net "cout", 0 0, v0x18cfb8b0_0;  1 drivers
v0x18cf7590_0 .var/2s "errors", 31 0;
v0x18cf7160_0 .var "expected", 31 0;
v0x18cf7200_0 .var/2s "tests", 31 0;
v0x18cf5e90_0 .net "y", 31 0, L_0x18eb9370;  1 drivers
S_0x18e42c60 .scope task, "check_result" "check_result" 3 26, 3 26 0, S_0x18e419d0;
 .timescale 0 0;
v0x18e459e0_0 .var "a_val", 31 0;
v0x18e444d0_0 .var "b_val", 31 0;
v0x18e43240_0 .var "expected_val", 31 0;
TD_sklansky_adder_tb.check_result ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18cf7200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18cf7200_0, 0, 32;
    %load/vec4 v0x18cf5e90_0;
    %load/vec4 v0x18e43240_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18cf7590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18cf7590_0, 0, 32;
    %vpi_call/w 3 30 "$display", "ERROR at time %0t: a=%h, b=%h, y=%h, expected=%h", $time, v0x18e459e0_0, v0x18e444d0_0, v0x18cf5e90_0, v0x18e43240_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 33 "$display", "PASS at time %0t: a=%h, b=%h, y=%h", $time, v0x18e459e0_0, v0x18e444d0_0, v0x18cf5e90_0 {0 0 0};
T_0.1 ;
    %end;
S_0x18de1ae0 .scope module, "dut" "sklansky_adder" 3 17, 4 6 0, S_0x18e419d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 32 "y";
P_0x18e66ff0 .param/l "SIZE" 0 4 6, +C4<00000000000000000000000000100000>;
P_0x18e67030 .param/l "num_steps" 1 4 16, +C4<00000000000000000000000000000101>;
v0x18cfce70_0 .net "a", 31 0, v0x18cf8b50_0;  1 drivers
v0x18cfcae0_0 .net "b", 31 0, v0x18cf87c0_0;  1 drivers
v0x18cfb810_0 .net "cin", 0 0, v0x18cf8860_0;  1 drivers
v0x18cfb8b0_0 .var "cout", 0 0;
v0x18cfb480 .array "generates", 0 5;
v0x18cfb480_0 .net v0x18cfb480 0, 31 0, L_0x18e7fe60; 1 drivers
v0x18cfb480_1 .net v0x18cfb480 1, 31 0, L_0x18e88610; 1 drivers
v0x18cfb480_2 .net v0x18cfb480 2, 31 0, L_0x18e90e10; 1 drivers
v0x18cfb480_3 .net v0x18cfb480 3, 31 0, L_0x18e99490; 1 drivers
v0x18cfb480_4 .net v0x18cfb480 4, 31 0, L_0x18ea17c0; 1 drivers
v0x18cfb480_5 .net v0x18cfb480 5, 31 0, L_0x18ea89b0; 1 drivers
v0x18cfa1b0 .array "propagates", 0 5;
v0x18cfa1b0_0 .net v0x18cfa1b0 0, 31 0, L_0x18d14ad0; 1 drivers
v0x18cfa1b0_1 .net v0x18cfa1b0 1, 31 0, L_0x18e87b70; 1 drivers
v0x18cfa1b0_2 .net v0x18cfa1b0 2, 31 0, L_0x18e90370; 1 drivers
v0x18cfa1b0_3 .net v0x18cfa1b0 3, 31 0, L_0x18e989f0; 1 drivers
v0x18cfa1b0_4 .net v0x18cfa1b0 4, 31 0, L_0x18ea0d20; 1 drivers
v0x18cfa1b0_5 .net v0x18cfa1b0 5, 31 0, L_0x18ea9450; 1 drivers
v0x18cf9e20_0 .net "y", 31 0, L_0x18eb9370;  alias, 1 drivers
L_0x18cf5b00 .part v0x18cf8b50_0, 0, 1;
L_0x18cf4830 .part v0x18cf87c0_0, 0, 1;
L_0x18cf44a0 .part v0x18cf8b50_0, 1, 1;
L_0x18cf4540 .part v0x18cf87c0_0, 1, 1;
L_0x18cf31d0 .part v0x18cf8b50_0, 2, 1;
L_0x18cf3270 .part v0x18cf87c0_0, 2, 1;
L_0x18cf2e40 .part v0x18cf8b50_0, 3, 1;
L_0x18cf2ee0 .part v0x18cf87c0_0, 3, 1;
L_0x18cf1b70 .part v0x18cf8b50_0, 4, 1;
L_0x18cf1c10 .part v0x18cf87c0_0, 4, 1;
L_0x18cf17e0 .part v0x18cf8b50_0, 5, 1;
L_0x18cf1880 .part v0x18cf87c0_0, 5, 1;
L_0x18cf0510 .part v0x18cf8b50_0, 6, 1;
L_0x18cf05b0 .part v0x18cf87c0_0, 6, 1;
L_0x18ceeb20 .part v0x18cf8b50_0, 7, 1;
L_0x18ceebc0 .part v0x18cf87c0_0, 7, 1;
L_0x18ced850 .part v0x18cf8b50_0, 8, 1;
L_0x18ced8f0 .part v0x18cf87c0_0, 8, 1;
L_0x18ced560 .part v0x18cf8b50_0, 9, 1;
L_0x18cec1f0 .part v0x18cf87c0_0, 9, 1;
L_0x18ced4c0 .part v0x18cf8b50_0, 10, 1;
L_0x18cebe60 .part v0x18cf87c0_0, 10, 1;
L_0x18ceab90 .part v0x18cf8b50_0, 11, 1;
L_0x18ceac30 .part v0x18cf87c0_0, 11, 1;
L_0x18cea800 .part v0x18cf8b50_0, 12, 1;
L_0x18cea8a0 .part v0x18cf87c0_0, 12, 1;
L_0x18ce91a0 .part v0x18cf8b50_0, 13, 1;
L_0x18ce9240 .part v0x18cf87c0_0, 13, 1;
L_0x18ce7ed0 .part v0x18cf8b50_0, 14, 1;
L_0x18ce7f70 .part v0x18cf87c0_0, 14, 1;
L_0x18ce6870 .part v0x18cf8b50_0, 15, 1;
L_0x18ce6910 .part v0x18cf87c0_0, 15, 1;
L_0x18ce5210 .part v0x18cf8b50_0, 16, 1;
L_0x18ce52b0 .part v0x18cf87c0_0, 16, 1;
L_0x18ce3bb0 .part v0x18cf8b50_0, 17, 1;
L_0x18ce3c50 .part v0x18cf87c0_0, 17, 1;
L_0x18d49e50 .part v0x18cf8b50_0, 18, 1;
L_0x18d49ef0 .part v0x18cf87c0_0, 18, 1;
L_0x18d4abb0 .part v0x18cf8b50_0, 19, 1;
L_0x18d4ac50 .part v0x18cf87c0_0, 19, 1;
L_0x18d46a30 .part v0x18cf8b50_0, 20, 1;
L_0x18d46ad0 .part v0x18cf87c0_0, 20, 1;
L_0x18d41bf0 .part v0x18cf8b50_0, 21, 1;
L_0x18d428b0 .part v0x18cf87c0_0, 21, 1;
L_0x18d3e730 .part v0x18cf8b50_0, 22, 1;
L_0x18d3e7d0 .part v0x18cf87c0_0, 22, 1;
L_0x18d3a5b0 .part v0x18cf8b50_0, 23, 1;
L_0x18d3a650 .part v0x18cf87c0_0, 23, 1;
L_0x18d36430 .part v0x18cf8b50_0, 24, 1;
L_0x18d364d0 .part v0x18cf87c0_0, 24, 1;
L_0x18d32300 .part v0x18cf8b50_0, 25, 1;
L_0x18d2d3d0 .part v0x18cf87c0_0, 25, 1;
L_0x18d2e180 .part v0x18cf8b50_0, 26, 1;
L_0x18d29250 .part v0x18cf87c0_0, 26, 1;
L_0x18d2a000 .part v0x18cf8b50_0, 27, 1;
L_0x18d250d0 .part v0x18cf87c0_0, 27, 1;
L_0x18d25e80 .part v0x18cf8b50_0, 28, 1;
L_0x18d20f50 .part v0x18cf87c0_0, 28, 1;
L_0x18d21d00 .part v0x18cf8b50_0, 29, 1;
L_0x18d1cdd0 .part v0x18cf87c0_0, 29, 1;
L_0x18d1db80 .part v0x18cf8b50_0, 30, 1;
L_0x18d18c50 .part v0x18cf87c0_0, 30, 1;
L_0x18d199b0 .part v0x18cf8b50_0, 31, 1;
L_0x18d19a50 .part v0x18cf87c0_0, 31, 1;
L_0x18eaa0c0 .part v0x18cf8b50_0, 0, 1;
L_0x18eaa1b0 .part v0x18cf87c0_0, 0, 1;
L_0x18eaa730 .part v0x18cf8b50_0, 1, 1;
L_0x18eaa820 .part v0x18cf87c0_0, 1, 1;
L_0x18eaad60 .part v0x18cf8b50_0, 2, 1;
L_0x18eaae50 .part v0x18cf87c0_0, 2, 1;
L_0x18eab350 .part v0x18cf8b50_0, 3, 1;
L_0x18eab440 .part v0x18cf87c0_0, 3, 1;
L_0x18eab9a0 .part v0x18cf8b50_0, 4, 1;
L_0x18eaba90 .part v0x18cf87c0_0, 4, 1;
L_0x18eac000 .part v0x18cf8b50_0, 5, 1;
L_0x18eac0f0 .part v0x18cf87c0_0, 5, 1;
L_0x18eac670 .part v0x18cf8b50_0, 6, 1;
L_0x18eac760 .part v0x18cf87c0_0, 6, 1;
L_0x18eace00 .part v0x18cf8b50_0, 7, 1;
L_0x18eacef0 .part v0x18cf87c0_0, 7, 1;
L_0x18ead490 .part v0x18cf8b50_0, 8, 1;
L_0x18ead580 .part v0x18cf87c0_0, 8, 1;
L_0x18eadb30 .part v0x18cf8b50_0, 9, 1;
L_0x18eadc20 .part v0x18cf87c0_0, 9, 1;
L_0x18eae1e0 .part v0x18cf8b50_0, 10, 1;
L_0x18eae2d0 .part v0x18cf87c0_0, 10, 1;
L_0x18eae8a0 .part v0x18cf8b50_0, 11, 1;
L_0x18eae990 .part v0x18cf87c0_0, 11, 1;
L_0x18eaef70 .part v0x18cf8b50_0, 12, 1;
L_0x18eaf060 .part v0x18cf87c0_0, 12, 1;
L_0x18eaf650 .part v0x18cf8b50_0, 13, 1;
L_0x18eaf740 .part v0x18cf87c0_0, 13, 1;
L_0x18eafd40 .part v0x18cf8b50_0, 14, 1;
L_0x18eafe30 .part v0x18cf87c0_0, 14, 1;
L_0x18eb0440 .part v0x18cf8b50_0, 15, 1;
L_0x18eb0530 .part v0x18cf87c0_0, 15, 1;
L_0x18eb0b50 .part v0x18cf8b50_0, 16, 1;
L_0x18eb0c40 .part v0x18cf87c0_0, 16, 1;
L_0x18eb1270 .part v0x18cf8b50_0, 17, 1;
L_0x18eb1360 .part v0x18cf87c0_0, 17, 1;
L_0x18eb19a0 .part v0x18cf8b50_0, 18, 1;
L_0x18eb1a90 .part v0x18cf87c0_0, 18, 1;
L_0x18eb20e0 .part v0x18cf8b50_0, 19, 1;
L_0x18eb21d0 .part v0x18cf87c0_0, 19, 1;
L_0x18eb2830 .part v0x18cf8b50_0, 20, 1;
L_0x18eb2920 .part v0x18cf87c0_0, 20, 1;
L_0x18eb2f90 .part v0x18cf8b50_0, 21, 1;
L_0x18eb3080 .part v0x18cf87c0_0, 21, 1;
L_0x18eb3700 .part v0x18cf8b50_0, 22, 1;
L_0x18eb37f0 .part v0x18cf87c0_0, 22, 1;
L_0x18eb3e80 .part v0x18cf8b50_0, 23, 1;
L_0x18eb3f70 .part v0x18cf87c0_0, 23, 1;
L_0x18eb4610 .part v0x18cf8b50_0, 24, 1;
L_0x18eb4700 .part v0x18cf87c0_0, 24, 1;
L_0x18eb4db0 .part v0x18cf8b50_0, 25, 1;
L_0x18eb4ea0 .part v0x18cf87c0_0, 25, 1;
L_0x18eb5560 .part v0x18cf8b50_0, 26, 1;
L_0x18eb5650 .part v0x18cf87c0_0, 26, 1;
L_0x18eb5d20 .part v0x18cf8b50_0, 27, 1;
L_0x18eb5e10 .part v0x18cf87c0_0, 27, 1;
L_0x18eb64f0 .part v0x18cf8b50_0, 28, 1;
L_0x18eb65e0 .part v0x18cf87c0_0, 28, 1;
L_0x18eb6cd0 .part v0x18cf8b50_0, 29, 1;
L_0x18eb6dc0 .part v0x18cf87c0_0, 29, 1;
L_0x18eb74c0 .part v0x18cf8b50_0, 30, 1;
L_0x18eb7dc0 .part v0x18cf87c0_0, 30, 1;
L_0x18eb8c90 .part v0x18cf8b50_0, 31, 1;
L_0x18eb8d80 .part v0x18cf87c0_0, 31, 1;
LS_0x18eb9370_0_0 .concat8 [ 1 1 1 1], L_0x18eaa000, L_0x18eaa670, L_0x18eaaca0, L_0x18eab2e0;
LS_0x18eb9370_0_4 .concat8 [ 1 1 1 1], L_0x18eab8e0, L_0x18eabf40, L_0x18eac5b0, L_0x18eacd40;
LS_0x18eb9370_0_8 .concat8 [ 1 1 1 1], L_0x18ead3d0, L_0x18eada70, L_0x18eae120, L_0x18eae7e0;
LS_0x18eb9370_0_12 .concat8 [ 1 1 1 1], L_0x18eaeeb0, L_0x18eaf590, L_0x18eafc80, L_0x18eb0380;
LS_0x18eb9370_0_16 .concat8 [ 1 1 1 1], L_0x18eb0a90, L_0x18eb11b0, L_0x18eb18e0, L_0x18eb2020;
LS_0x18eb9370_0_20 .concat8 [ 1 1 1 1], L_0x18eb2770, L_0x18eb2ed0, L_0x18eb3640, L_0x18eb3dc0;
LS_0x18eb9370_0_24 .concat8 [ 1 1 1 1], L_0x18eb4550, L_0x18eb4cf0, L_0x18eb54a0, L_0x18eb5c60;
LS_0x18eb9370_0_28 .concat8 [ 1 1 1 1], L_0x18eb6430, L_0x18eb6c10, L_0x18eb7400, L_0x18eb8bd0;
LS_0x18eb9370_1_0 .concat8 [ 4 4 4 4], LS_0x18eb9370_0_0, LS_0x18eb9370_0_4, LS_0x18eb9370_0_8, LS_0x18eb9370_0_12;
LS_0x18eb9370_1_4 .concat8 [ 4 4 4 4], LS_0x18eb9370_0_16, LS_0x18eb9370_0_20, LS_0x18eb9370_0_24, LS_0x18eb9370_0_28;
L_0x18eb9370 .concat8 [ 16 16 0 0], LS_0x18eb9370_1_0, LS_0x18eb9370_1_4;
S_0x18d94600 .scope generate, "entry[0]" "entry[0]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18de59a0 .param/l "i" 1 4 23, +C4<00>;
S_0x18d4ee30 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d94600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e2aac0 .functor OR 1, L_0x18cf5b00, L_0x18cf4830, C4<0>, C4<0>;
L_0x18e2d300 .functor AND 1, L_0x18cf5b00, L_0x18cf4830, C4<1>, C4<1>;
v0x18e41fb0_0 .net "a", 0 0, L_0x18cf5b00;  1 drivers
v0x18e34390_0 .net "b", 0 0, L_0x18cf4830;  1 drivers
v0x18e06d10_0 .net "g", 0 0, L_0x18e2d300;  1 drivers
v0x18e18bf0_0 .net "p", 0 0, L_0x18e2aac0;  1 drivers
S_0x18e65190 .scope generate, "entry[1]" "entry[1]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e113d0 .param/l "i" 1 4 23, +C4<01>;
S_0x18e63c80 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e65190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e2fb40 .functor OR 1, L_0x18cf44a0, L_0x18cf4540, C4<0>, C4<0>;
L_0x18e32380 .functor AND 1, L_0x18cf44a0, L_0x18cf4540, C4<1>, C4<1>;
v0x18e039a0_0 .net "a", 0 0, L_0x18cf44a0;  1 drivers
v0x18dee6f0_0 .net "b", 0 0, L_0x18cf4540;  1 drivers
v0x18ddcfa0_0 .net "g", 0 0, L_0x18e32380;  1 drivers
v0x18e0c530_0 .net "p", 0 0, L_0x18e2fb40;  1 drivers
S_0x18e62770 .scope generate, "entry[2]" "entry[2]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18dcc5d0 .param/l "i" 1 4 23, +C4<010>;
S_0x18e61260 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e62770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e34bc0 .functor OR 1, L_0x18cf31d0, L_0x18cf3270, C4<0>, C4<0>;
L_0x18e37400 .functor AND 1, L_0x18cf31d0, L_0x18cf3270, C4<1>, C4<1>;
v0x18e14b70_0 .net "a", 0 0, L_0x18cf31d0;  1 drivers
v0x18d4af20_0 .net "b", 0 0, L_0x18cf3270;  1 drivers
v0x18d88fa0_0 .net "g", 0 0, L_0x18e37400;  1 drivers
v0x18dc6ac0_0 .net "p", 0 0, L_0x18e34bc0;  1 drivers
S_0x18e5fd50 .scope generate, "entry[3]" "entry[3]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18daa100 .param/l "i" 1 4 23, +C4<011>;
S_0x18e5e840 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e5fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e39c40 .functor OR 1, L_0x18cf2e40, L_0x18cf2ee0, C4<0>, C4<0>;
L_0x18cf2250 .functor AND 1, L_0x18cf2e40, L_0x18cf2ee0, C4<1>, C4<1>;
v0x18da4c10_0 .net "a", 0 0, L_0x18cf2e40;  1 drivers
v0x18d73d70_0 .net "b", 0 0, L_0x18cf2ee0;  1 drivers
v0x18d7c070_0 .net "g", 0 0, L_0x18cf2250;  1 drivers
v0x18d84370_0 .net "p", 0 0, L_0x18e39c40;  1 drivers
S_0x18e5d330 .scope generate, "entry[4]" "entry[4]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18db7820 .param/l "i" 1 4 23, +C4<0100>;
S_0x18e5be20 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e5d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e46140 .functor OR 1, L_0x18cf1b70, L_0x18cf1c10, C4<0>, C4<0>;
L_0x18e44240 .functor AND 1, L_0x18cf1b70, L_0x18cf1c10, C4<1>, C4<1>;
v0x18d8ba50_0 .net "a", 0 0, L_0x18cf1b70;  1 drivers
v0x18d9b890_0 .net "b", 0 0, L_0x18cf1c10;  1 drivers
v0x18dabe90_0 .net "g", 0 0, L_0x18e44240;  1 drivers
v0x18dbc490_0 .net "p", 0 0, L_0x18e46140;  1 drivers
S_0x18e5a910 .scope generate, "entry[5]" "entry[5]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18da7c10 .param/l "i" 1 4 23, +C4<0101>;
S_0x18e59400 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e5a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e41d20 .functor OR 1, L_0x18cf17e0, L_0x18cf1880, C4<0>, C4<0>;
L_0x18e41390 .functor AND 1, L_0x18cf17e0, L_0x18cf1880, C4<1>, C4<1>;
v0x18d6ba70_0 .net "a", 0 0, L_0x18cf17e0;  1 drivers
v0x18d3c990_0 .net "b", 0 0, L_0x18cf1880;  1 drivers
v0x18d40b10_0 .net "g", 0 0, L_0x18e41390;  1 drivers
v0x18d44c90_0 .net "p", 0 0, L_0x18e41d20;  1 drivers
S_0x18e57ef0 .scope generate, "entry[6]" "entry[6]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d97610 .param/l "i" 1 4 23, +C4<0110>;
S_0x18e569e0 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e57ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e360f0 .functor OR 1, L_0x18cf0510, L_0x18cf05b0, C4<0>, C4<0>;
L_0x18e338b0 .functor AND 1, L_0x18cf0510, L_0x18cf05b0, C4<1>, C4<1>;
v0x18d48e10_0 .net "a", 0 0, L_0x18cf0510;  1 drivers
v0x18d53170_0 .net "b", 0 0, L_0x18cf05b0;  1 drivers
v0x18d5b470_0 .net "g", 0 0, L_0x18e338b0;  1 drivers
v0x18d63770_0 .net "p", 0 0, L_0x18e360f0;  1 drivers
S_0x18e554d0 .scope generate, "entry[7]" "entry[7]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d81ab0 .param/l "i" 1 4 23, +C4<0111>;
S_0x18e53fc0 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e554d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e2bff0 .functor OR 1, L_0x18ceeb20, L_0x18ceebc0, C4<0>, C4<0>;
L_0x18e26f70 .functor AND 1, L_0x18ceeb20, L_0x18ceebc0, C4<1>, C4<1>;
v0x18d38810_0 .net "a", 0 0, L_0x18ceeb20;  1 drivers
v0x18d1bd90_0 .net "b", 0 0, L_0x18ceebc0;  1 drivers
v0x18d1ff10_0 .net "g", 0 0, L_0x18e26f70;  1 drivers
v0x18d24090_0 .net "p", 0 0, L_0x18e2bff0;  1 drivers
S_0x18e52ab0 .scope generate, "entry[8]" "entry[8]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18db8210 .param/l "i" 1 4 23, +C4<01000>;
S_0x18e515a0 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e52ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18e21ef0 .functor OR 1, L_0x18ced850, L_0x18ced8f0, C4<0>, C4<0>;
L_0x18e1ce70 .functor AND 1, L_0x18ced850, L_0x18ced8f0, C4<1>, C4<1>;
v0x18d28210_0 .net "a", 0 0, L_0x18ced850;  1 drivers
v0x18d2c390_0 .net "b", 0 0, L_0x18ced8f0;  1 drivers
v0x18d30510_0 .net "g", 0 0, L_0x18e1ce70;  1 drivers
v0x18d34690_0 .net "p", 0 0, L_0x18e21ef0;  1 drivers
S_0x18e50090 .scope generate, "entry[9]" "entry[9]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d59eb0 .param/l "i" 1 4 23, +C4<01001>;
S_0x18e4eb80 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e50090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18df9ec0 .functor OR 1, L_0x18ced560, L_0x18cec1f0, C4<0>, C4<0>;
L_0x18df4880 .functor AND 1, L_0x18ced560, L_0x18cec1f0, C4<1>, C4<1>;
v0x18d17c10_0 .net "a", 0 0, L_0x18ced560;  1 drivers
v0x18bc07b0_0 .net "b", 0 0, L_0x18cec1f0;  1 drivers
v0x18d0cbb0_0 .net "g", 0 0, L_0x18df4880;  1 drivers
v0x18cfdb60_0 .net "p", 0 0, L_0x18df9ec0;  1 drivers
S_0x18e4d670 .scope generate, "entry[10]" "entry[10]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d3c230 .param/l "i" 1 4 23, +C4<01010>;
S_0x18e4c160 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e4d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18dd7ac0 .functor OR 1, L_0x18ced4c0, L_0x18cebe60, C4<0>, C4<0>;
L_0x18dd2a40 .functor AND 1, L_0x18ced4c0, L_0x18cebe60, C4<1>, C4<1>;
v0x18ce48a0_0 .net "a", 0 0, L_0x18ced4c0;  1 drivers
v0x18d00820_0 .net "b", 0 0, L_0x18cebe60;  1 drivers
v0x18d0fc50_0 .net "g", 0 0, L_0x18dd2a40;  1 drivers
v0x18d13b30_0 .net "p", 0 0, L_0x18dd7ac0;  1 drivers
S_0x18e4ac50 .scope generate, "entry[11]" "entry[11]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18cfec20 .param/l "i" 1 4 23, +C4<01011>;
S_0x18e49740 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e4ac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18cebf00 .functor OR 1, L_0x18ceab90, L_0x18ceac30, C4<0>, C4<0>;
L_0x18db5bc0 .functor AND 1, L_0x18ceab90, L_0x18ceac30, C4<1>, C4<1>;
v0x18bb3fa0_0 .net "a", 0 0, L_0x18ceab90;  1 drivers
v0x18d2acb0_0 .net "b", 0 0, L_0x18ceac30;  1 drivers
v0x18d6a7b0_0 .net "g", 0 0, L_0x18db5bc0;  1 drivers
v0x18d32fa0_0 .net "p", 0 0, L_0x18cebf00;  1 drivers
S_0x18e48230 .scope generate, "entry[12]" "entry[12]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e3e2b0 .param/l "i" 1 4 23, +C4<01100>;
S_0x18e46d20 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e48230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18da55c0 .functor OR 1, L_0x18cea800, L_0x18cea8a0, C4<0>, C4<0>;
L_0x18da1a20 .functor AND 1, L_0x18cea800, L_0x18cea8a0, C4<1>, C4<1>;
v0x18d0a7e0_0 .net "a", 0 0, L_0x18cea800;  1 drivers
v0x18d09180_0 .net "b", 0 0, L_0x18cea8a0;  1 drivers
v0x18d07b20_0 .net "g", 0 0, L_0x18da1a20;  1 drivers
v0x18d064c0_0 .net "p", 0 0, L_0x18da55c0;  1 drivers
S_0x18e45810 .scope generate, "entry[13]" "entry[13]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e3ba70 .param/l "i" 1 4 23, +C4<01101>;
S_0x18e44300 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e45810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d8f100 .functor OR 1, L_0x18ce91a0, L_0x18ce9240, C4<0>, C4<0>;
L_0x18d88740 .functor AND 1, L_0x18ce91a0, L_0x18ce9240, C4<1>, C4<1>;
v0x18d04e60_0 .net "a", 0 0, L_0x18ce91a0;  1 drivers
v0x18d03800_0 .net "b", 0 0, L_0x18ce9240;  1 drivers
v0x18d021a0_0 .net "g", 0 0, L_0x18d88740;  1 drivers
v0x18d00b40_0 .net "p", 0 0, L_0x18d8f100;  1 drivers
S_0x18e43070 .scope generate, "entry[14]" "entry[14]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e36360 .param/l "i" 1 4 23, +C4<01110>;
S_0x18e41de0 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e43070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d773e0 .functor OR 1, L_0x18ce7ed0, L_0x18ce7f70, C4<0>, C4<0>;
L_0x18d6fe40 .functor AND 1, L_0x18ce7ed0, L_0x18ce7f70, C4<1>, C4<1>;
v0x18cff4e0_0 .net "a", 0 0, L_0x18ce7ed0;  1 drivers
v0x18cfde80_0 .net "b", 0 0, L_0x18ce7f70;  1 drivers
v0x18cfc820_0 .net "g", 0 0, L_0x18d6fe40;  1 drivers
v0x18cfb1c0_0 .net "p", 0 0, L_0x18d773e0;  1 drivers
S_0x18e02d80 .scope generate, "entry[15]" "entry[15]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e33b20 .param/l "i" 1 4 23, +C4<01111>;
S_0x18e00260 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18e02d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18ce7c40 .functor OR 1, L_0x18ce6870, L_0x18ce6910, C4<0>, C4<0>;
L_0x18d5eae0 .functor AND 1, L_0x18ce6870, L_0x18ce6910, C4<1>, C4<1>;
v0x18cf9b60_0 .net "a", 0 0, L_0x18ce6870;  1 drivers
v0x18cf8500_0 .net "b", 0 0, L_0x18ce6910;  1 drivers
v0x18cf6ea0_0 .net "g", 0 0, L_0x18d5eae0;  1 drivers
v0x18cf5840_0 .net "p", 0 0, L_0x18ce7c40;  1 drivers
S_0x18dfd740 .scope generate, "entry[16]" "entry[16]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e312e0 .param/l "i" 1 4 23, +C4<010000>;
S_0x18dfac20 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18dfd740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d49960 .functor OR 1, L_0x18ce5210, L_0x18ce52b0, C4<0>, C4<0>;
L_0x18d423c0 .functor AND 1, L_0x18ce5210, L_0x18ce52b0, C4<1>, C4<1>;
v0x18cf41e0_0 .net "a", 0 0, L_0x18ce5210;  1 drivers
v0x18cf2b80_0 .net "b", 0 0, L_0x18ce52b0;  1 drivers
v0x18cf1520_0 .net "g", 0 0, L_0x18d423c0;  1 drivers
v0x18cefec0_0 .net "p", 0 0, L_0x18d49960;  1 drivers
S_0x18df8100 .scope generate, "entry[17]" "entry[17]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e2e5f0 .param/l "i" 1 4 23, +C4<010001>;
S_0x18df55e0 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18df8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d35f40 .functor OR 1, L_0x18ce3bb0, L_0x18ce3c50, C4<0>, C4<0>;
L_0x18d31060 .functor AND 1, L_0x18ce3bb0, L_0x18ce3c50, C4<1>, C4<1>;
v0x18cee860_0 .net "a", 0 0, L_0x18ce3bb0;  1 drivers
v0x18ced200_0 .net "b", 0 0, L_0x18ce3c50;  1 drivers
v0x18cebba0_0 .net "g", 0 0, L_0x18d31060;  1 drivers
v0x18cea540_0 .net "p", 0 0, L_0x18d35f40;  1 drivers
S_0x18df2ac0 .scope generate, "entry[18]" "entry[18]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e2bdb0 .param/l "i" 1 4 23, +C4<010010>;
S_0x18deffa0 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18df2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d24be0 .functor OR 1, L_0x18d49e50, L_0x18d49ef0, C4<0>, C4<0>;
L_0x18d1d640 .functor AND 1, L_0x18d49e50, L_0x18d49ef0, C4<1>, C4<1>;
v0x18ce8ee0_0 .net "a", 0 0, L_0x18d49e50;  1 drivers
v0x18ce7880_0 .net "b", 0 0, L_0x18d49ef0;  1 drivers
v0x18ce6220_0 .net "g", 0 0, L_0x18d1d640;  1 drivers
v0x18ce4bc0_0 .net "p", 0 0, L_0x18d24be0;  1 drivers
S_0x18dc5ea0 .scope generate, "entry[19]" "entry[19]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e29570 .param/l "i" 1 4 23, +C4<010011>;
S_0x18dc3380 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18dc5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d0c1e0 .functor OR 1, L_0x18d4abb0, L_0x18d4ac50, C4<0>, C4<0>;
L_0x18d098b0 .functor AND 1, L_0x18d4abb0, L_0x18d4ac50, C4<1>, C4<1>;
v0x18ce3560_0 .net "a", 0 0, L_0x18d4abb0;  1 drivers
v0x18ce1f90_0 .net "b", 0 0, L_0x18d4ac50;  1 drivers
v0x18d0f070_0 .net "g", 0 0, L_0x18d098b0;  1 drivers
v0x18d0eca0_0 .net "p", 0 0, L_0x18d0c1e0;  1 drivers
S_0x18dc0860 .scope generate, "entry[20]" "entry[20]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e271e0 .param/l "i" 1 4 23, +C4<010100>;
S_0x18dbdd40 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18dc0860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d03ba0 .functor OR 1, L_0x18d46a30, L_0x18d46ad0, C4<0>, C4<0>;
L_0x18d01270 .functor AND 1, L_0x18d46a30, L_0x18d46ad0, C4<1>, C4<1>;
v0x18d0f8d0_0 .net "a", 0 0, L_0x18d46a30;  1 drivers
v0x18d11d70_0 .net "b", 0 0, L_0x18d46ad0;  1 drivers
v0x18d10f30_0 .net "g", 0 0, L_0x18d01270;  1 drivers
v0x18d12e10_0 .net "p", 0 0, L_0x18d03ba0;  1 drivers
S_0x18db58a0 .scope generate, "entry[21]" "entry[21]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d11e30 .param/l "i" 1 4 23, +C4<010101>;
S_0x18db2d80 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18db58a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18cf8c30 .functor OR 1, L_0x18d41bf0, L_0x18d428b0, C4<0>, C4<0>;
L_0x18e38930 .functor AND 1, L_0x18d41bf0, L_0x18d428b0, C4<1>, C4<1>;
v0x18d137b0_0 .net "a", 0 0, L_0x18d41bf0;  1 drivers
v0x18d15a40_0 .net "b", 0 0, L_0x18d428b0;  1 drivers
v0x18d16d10_0 .net "g", 0 0, L_0x18e38930;  1 drivers
v0x18d17840_0 .net "p", 0 0, L_0x18cf8c30;  1 drivers
S_0x18db0260 .scope generate, "entry[22]" "entry[22]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d15b00 .param/l "i" 1 4 23, +C4<010110>;
S_0x18dad740 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18db0260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d42950 .functor OR 1, L_0x18d3e730, L_0x18d3e7d0, C4<0>, C4<0>;
L_0x18d3d9d0 .functor AND 1, L_0x18d3e730, L_0x18d3e7d0, C4<1>, C4<1>;
v0x18d17330_0 .net "a", 0 0, L_0x18d3e730;  1 drivers
v0x18d19bc0_0 .net "b", 0 0, L_0x18d3e7d0;  1 drivers
v0x18d1ae90_0 .net "g", 0 0, L_0x18d3d9d0;  1 drivers
v0x18d1b9c0_0 .net "p", 0 0, L_0x18d42950;  1 drivers
S_0x18da52a0 .scope generate, "entry[23]" "entry[23]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d19c80 .param/l "i" 1 4 23, +C4<010111>;
S_0x18da2780 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18da52a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d39850 .functor OR 1, L_0x18d3a5b0, L_0x18d3a650, C4<0>, C4<0>;
L_0x18d398c0 .functor AND 1, L_0x18d3a5b0, L_0x18d3a650, C4<1>, C4<1>;
v0x18d1b4b0_0 .net "a", 0 0, L_0x18d3a5b0;  1 drivers
v0x18d1dd40_0 .net "b", 0 0, L_0x18d3a650;  1 drivers
v0x18d1f010_0 .net "g", 0 0, L_0x18d398c0;  1 drivers
v0x18d1fb40_0 .net "p", 0 0, L_0x18d39850;  1 drivers
S_0x18d9fc60 .scope generate, "entry[24]" "entry[24]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d1de00 .param/l "i" 1 4 23, +C4<011000>;
S_0x18d9d140 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d356d0 .functor OR 1, L_0x18d36430, L_0x18d364d0, C4<0>, C4<0>;
L_0x18d35740 .functor AND 1, L_0x18d36430, L_0x18d364d0, C4<1>, C4<1>;
v0x18d1f630_0 .net "a", 0 0, L_0x18d36430;  1 drivers
v0x18d21ec0_0 .net "b", 0 0, L_0x18d364d0;  1 drivers
v0x18d23190_0 .net "g", 0 0, L_0x18d35740;  1 drivers
v0x18d23cc0_0 .net "p", 0 0, L_0x18d356d0;  1 drivers
S_0x18d8cd00 .scope generate, "entry[25]" "entry[25]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d21f80 .param/l "i" 1 4 23, +C4<011001>;
S_0x18d88380 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d8cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d31550 .functor OR 1, L_0x18d32300, L_0x18d2d3d0, C4<0>, C4<0>;
L_0x18d315c0 .functor AND 1, L_0x18d32300, L_0x18d2d3d0, C4<1>, C4<1>;
v0x18d237b0_0 .net "a", 0 0, L_0x18d32300;  1 drivers
v0x18d26040_0 .net "b", 0 0, L_0x18d2d3d0;  1 drivers
v0x18d27310_0 .net "g", 0 0, L_0x18d315c0;  1 drivers
v0x18d27e40_0 .net "p", 0 0, L_0x18d31550;  1 drivers
S_0x18d85860 .scope generate, "entry[26]" "entry[26]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d26100 .param/l "i" 1 4 23, +C4<011010>;
S_0x18d80080 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d85860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d2d470 .functor OR 1, L_0x18d2e180, L_0x18d29250, C4<0>, C4<0>;
L_0x18d323a0 .functor AND 1, L_0x18d2e180, L_0x18d29250, C4<1>, C4<1>;
v0x18d27930_0 .net "a", 0 0, L_0x18d2e180;  1 drivers
v0x18d2a1c0_0 .net "b", 0 0, L_0x18d29250;  1 drivers
v0x18d2b490_0 .net "g", 0 0, L_0x18d323a0;  1 drivers
v0x18d2bfc0_0 .net "p", 0 0, L_0x18d2d470;  1 drivers
S_0x18d7d560 .scope generate, "entry[27]" "entry[27]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d2a280 .param/l "i" 1 4 23, +C4<011011>;
S_0x18d77d80 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d7d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d292f0 .functor OR 1, L_0x18d2a000, L_0x18d250d0, C4<0>, C4<0>;
L_0x18d2e220 .functor AND 1, L_0x18d2a000, L_0x18d250d0, C4<1>, C4<1>;
v0x18d2bab0_0 .net "a", 0 0, L_0x18d2a000;  1 drivers
v0x18d2e340_0 .net "b", 0 0, L_0x18d250d0;  1 drivers
v0x18d2f610_0 .net "g", 0 0, L_0x18d2e220;  1 drivers
v0x18d30140_0 .net "p", 0 0, L_0x18d292f0;  1 drivers
S_0x18d75260 .scope generate, "entry[28]" "entry[28]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d2e400 .param/l "i" 1 4 23, +C4<011100>;
S_0x18d6fa80 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d75260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d25170 .functor OR 1, L_0x18d25e80, L_0x18d20f50, C4<0>, C4<0>;
L_0x18d2a0a0 .functor AND 1, L_0x18d25e80, L_0x18d20f50, C4<1>, C4<1>;
v0x18d2fc30_0 .net "a", 0 0, L_0x18d25e80;  1 drivers
v0x18d324c0_0 .net "b", 0 0, L_0x18d20f50;  1 drivers
v0x18d33790_0 .net "g", 0 0, L_0x18d2a0a0;  1 drivers
v0x18d342c0_0 .net "p", 0 0, L_0x18d25170;  1 drivers
S_0x18d6cf60 .scope generate, "entry[29]" "entry[29]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d32580 .param/l "i" 1 4 23, +C4<011101>;
S_0x18d67780 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d6cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d20ff0 .functor OR 1, L_0x18d21d00, L_0x18d1cdd0, C4<0>, C4<0>;
L_0x18d25f20 .functor AND 1, L_0x18d21d00, L_0x18d1cdd0, C4<1>, C4<1>;
v0x18d33db0_0 .net "a", 0 0, L_0x18d21d00;  1 drivers
v0x18d36640_0 .net "b", 0 0, L_0x18d1cdd0;  1 drivers
v0x18d37910_0 .net "g", 0 0, L_0x18d25f20;  1 drivers
v0x18d38440_0 .net "p", 0 0, L_0x18d20ff0;  1 drivers
S_0x18d64c60 .scope generate, "entry[30]" "entry[30]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d36700 .param/l "i" 1 4 23, +C4<011110>;
S_0x18d5f480 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d64c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d1ce70 .functor OR 1, L_0x18d1db80, L_0x18d18c50, C4<0>, C4<0>;
L_0x18d21da0 .functor AND 1, L_0x18d1db80, L_0x18d18c50, C4<1>, C4<1>;
v0x18d37f30_0 .net "a", 0 0, L_0x18d1db80;  1 drivers
v0x18d3a7c0_0 .net "b", 0 0, L_0x18d18c50;  1 drivers
v0x18d3ba90_0 .net "g", 0 0, L_0x18d21da0;  1 drivers
v0x18d3c5c0_0 .net "p", 0 0, L_0x18d1ce70;  1 drivers
S_0x18d5c960 .scope generate, "entry[31]" "entry[31]" 4 23, 4 23 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d3a880 .param/l "i" 1 4 23, +C4<011111>;
LS_0x18d14ad0_0_0 .concat8 [ 1 1 1 1], L_0x18e2aac0, L_0x18e2fb40, L_0x18e34bc0, L_0x18e39c40;
LS_0x18d14ad0_0_4 .concat8 [ 1 1 1 1], L_0x18e46140, L_0x18e41d20, L_0x18e360f0, L_0x18e2bff0;
LS_0x18d14ad0_0_8 .concat8 [ 1 1 1 1], L_0x18e21ef0, L_0x18df9ec0, L_0x18dd7ac0, L_0x18cebf00;
LS_0x18d14ad0_0_12 .concat8 [ 1 1 1 1], L_0x18da55c0, L_0x18d8f100, L_0x18d773e0, L_0x18ce7c40;
LS_0x18d14ad0_0_16 .concat8 [ 1 1 1 1], L_0x18d49960, L_0x18d35f40, L_0x18d24be0, L_0x18d0c1e0;
LS_0x18d14ad0_0_20 .concat8 [ 1 1 1 1], L_0x18d03ba0, L_0x18cf8c30, L_0x18d42950, L_0x18d39850;
LS_0x18d14ad0_0_24 .concat8 [ 1 1 1 1], L_0x18d356d0, L_0x18d31550, L_0x18d2d470, L_0x18d292f0;
LS_0x18d14ad0_0_28 .concat8 [ 1 1 1 1], L_0x18d25170, L_0x18d20ff0, L_0x18d1ce70, L_0x18d1dc20;
LS_0x18d14ad0_1_0 .concat8 [ 4 4 4 4], LS_0x18d14ad0_0_0, LS_0x18d14ad0_0_4, LS_0x18d14ad0_0_8, LS_0x18d14ad0_0_12;
LS_0x18d14ad0_1_4 .concat8 [ 4 4 4 4], LS_0x18d14ad0_0_16, LS_0x18d14ad0_0_20, LS_0x18d14ad0_0_24, LS_0x18d14ad0_0_28;
L_0x18d14ad0 .concat8 [ 16 16 0 0], LS_0x18d14ad0_1_0, LS_0x18d14ad0_1_4;
LS_0x18e7fe60_0_0 .concat8 [ 1 1 1 1], L_0x18e2d300, L_0x18e32380, L_0x18e37400, L_0x18cf2250;
LS_0x18e7fe60_0_4 .concat8 [ 1 1 1 1], L_0x18e44240, L_0x18e41390, L_0x18e338b0, L_0x18e26f70;
LS_0x18e7fe60_0_8 .concat8 [ 1 1 1 1], L_0x18e1ce70, L_0x18df4880, L_0x18dd2a40, L_0x18db5bc0;
LS_0x18e7fe60_0_12 .concat8 [ 1 1 1 1], L_0x18da1a20, L_0x18d88740, L_0x18d6fe40, L_0x18d5eae0;
LS_0x18e7fe60_0_16 .concat8 [ 1 1 1 1], L_0x18d423c0, L_0x18d31060, L_0x18d1d640, L_0x18d098b0;
LS_0x18e7fe60_0_20 .concat8 [ 1 1 1 1], L_0x18d01270, L_0x18e38930, L_0x18d3d9d0, L_0x18d398c0;
LS_0x18e7fe60_0_24 .concat8 [ 1 1 1 1], L_0x18d35740, L_0x18d315c0, L_0x18d323a0, L_0x18d2e220;
LS_0x18e7fe60_0_28 .concat8 [ 1 1 1 1], L_0x18d2a0a0, L_0x18d25f20, L_0x18d21da0, L_0x18ce9620;
LS_0x18e7fe60_1_0 .concat8 [ 4 4 4 4], LS_0x18e7fe60_0_0, LS_0x18e7fe60_0_4, LS_0x18e7fe60_0_8, LS_0x18e7fe60_0_12;
LS_0x18e7fe60_1_4 .concat8 [ 4 4 4 4], LS_0x18e7fe60_0_16, LS_0x18e7fe60_0_20, LS_0x18e7fe60_0_24, LS_0x18e7fe60_0_28;
L_0x18e7fe60 .concat8 [ 16 16 0 0], LS_0x18e7fe60_1_0, LS_0x18e7fe60_1_4;
S_0x18d57180 .scope module, "pg_generate" "incell" 4 24, 5 1 0, S_0x18d5c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
L_0x18d1dc20 .functor OR 1, L_0x18d199b0, L_0x18d19a50, C4<0>, C4<0>;
L_0x18ce9620 .functor AND 1, L_0x18d199b0, L_0x18d19a50, C4<1>, C4<1>;
v0x18d3c0b0_0 .net "a", 0 0, L_0x18d199b0;  1 drivers
v0x18d3e940_0 .net "b", 0 0, L_0x18d19a50;  1 drivers
v0x18d3fc10_0 .net "g", 0 0, L_0x18ce9620;  1 drivers
v0x18d40740_0 .net "p", 0 0, L_0x18d1dc20;  1 drivers
S_0x18d54660 .scope generate, "genblk2[1]" "genblk2[1]" 4 32, 4 32 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d3ea00 .param/l "k" 1 4 32, +C4<01>;
S_0x18d4eba0 .scope generate, "genblk1[0]" "genblk1[0]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18e186f0 .param/l "i" 1 4 33, +C4<00>;
S_0x18d4a300 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d4eba0;
 .timescale 0 0;
v0x18d40230_0 .net *"_ivl_11", 0 0, L_0x18e809f0;  1 drivers
v0x18d42ac0_0 .net *"_ivl_5", 0 0, L_0x18e80900;  1 drivers
L_0x18e80900 .part L_0x18d14ad0, 0, 1;
L_0x18e809f0 .part L_0x18e7fe60, 0, 1;
S_0x18d46180 .scope generate, "genblk1[1]" "genblk1[1]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18e03310 .param/l "i" 1 4 33, +C4<01>;
S_0x18d42000 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d46180;
 .timescale 0 0;
S_0x18d3de80 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d42000;
 .timescale 0 0;
v0x18d48a40_0 .net *"_ivl_17", 0 0, L_0x18e80ee0;  1 drivers
L_0x18e80c10 .part L_0x18d14ad0, 1, 1;
L_0x18e80d00 .part L_0x18e7fe60, 1, 1;
L_0x18e80df0 .part L_0x18e7fe60, 0, 1;
L_0x18e80ee0 .part L_0x18d14ad0, 1, 1;
S_0x18d39d00 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18d3de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e80ae0 .functor AND 1, L_0x18e80c10, L_0x18e80df0, C4<1>, C4<1>;
L_0x18e80b50 .functor OR 1, L_0x18e80ae0, L_0x18e80d00, C4<0>, C4<0>;
v0x18d43d90_0 .net "g", 0 0, L_0x18e80d00;  1 drivers
v0x18d448c0_0 .net "g_next", 0 0, L_0x18e80b50;  1 drivers
v0x18d443b0_0 .net "g_or", 0 0, L_0x18e80ae0;  1 drivers
v0x18d46c40_0 .net "g_prev", 0 0, L_0x18e80df0;  1 drivers
v0x18d47f10_0 .net "p", 0 0, L_0x18e80c10;  1 drivers
S_0x18d35b80 .scope generate, "genblk1[2]" "genblk1[2]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d44980 .param/l "i" 1 4 33, +C4<010>;
S_0x18d31a00 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d35b80;
 .timescale 0 0;
v0x18d48530_0 .net *"_ivl_11", 0 0, L_0x18e81020;  1 drivers
v0x18d4adc0_0 .net *"_ivl_5", 0 0, L_0x18e80f80;  1 drivers
L_0x18e80f80 .part L_0x18d14ad0, 2, 1;
L_0x18e81020 .part L_0x18e7fe60, 2, 1;
S_0x18d2d880 .scope generate, "genblk1[3]" "genblk1[3]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d4aea0 .param/l "i" 1 4 33, +C4<011>;
S_0x18d29700 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d2d880;
 .timescale 0 0;
S_0x18d25580 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d29700;
 .timescale 0 0;
L_0x18e81210 .part L_0x18d14ad0, 3, 1;
L_0x18e812b0 .part L_0x18d14ad0, 2, 1;
L_0x18e813a0 .part L_0x18e7fe60, 3, 1;
L_0x18e81490 .part L_0x18e7fe60, 2, 1;
S_0x18d21400 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d25580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e810c0 .functor AND 1, L_0x18e81210, L_0x18e812b0, C4<1>, C4<1>;
L_0x18e81130 .functor AND 1, L_0x18e81210, L_0x18e81490, C4<1>, C4<1>;
L_0x18e811a0 .functor OR 1, L_0x18e81130, L_0x18e813a0, C4<0>, C4<0>;
v0x18d50220_0 .net "g", 0 0, L_0x18e813a0;  1 drivers
v0x18d50c10_0 .net "g_next", 0 0, L_0x18e811a0;  1 drivers
v0x18d51740_0 .net "g_or", 0 0, L_0x18e81130;  1 drivers
v0x18d51230_0 .net "g_prev", 0 0, L_0x18e81490;  1 drivers
v0x18d52270_0 .net "p", 0 0, L_0x18e81210;  1 drivers
v0x18d51d60_0 .net "p_next", 0 0, L_0x18e810c0;  1 drivers
v0x18d52da0_0 .net "p_prev", 0 0, L_0x18e812b0;  1 drivers
S_0x18d1d280 .scope generate, "genblk1[4]" "genblk1[4]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d512f0 .param/l "i" 1 4 33, +C4<0100>;
S_0x18d19100 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d1d280;
 .timescale 0 0;
v0x18d52890_0 .net *"_ivl_11", 0 0, L_0x18e81620;  1 drivers
v0x18d564a0_0 .net *"_ivl_5", 0 0, L_0x18e81580;  1 drivers
L_0x18e81580 .part L_0x18d14ad0, 4, 1;
L_0x18e81620 .part L_0x18e7fe60, 4, 1;
S_0x18d14f80 .scope generate, "genblk1[5]" "genblk1[5]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18dfb1b0 .param/l "i" 1 4 33, +C4<0101>;
S_0x18d113a0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d14f80;
 .timescale 0 0;
S_0x18e6f590 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d113a0;
 .timescale 0 0;
L_0x18e819c0 .part L_0x18d14ad0, 5, 1;
L_0x18e81a60 .part L_0x18d14ad0, 4, 1;
L_0x18e81b50 .part L_0x18e7fe60, 5, 1;
L_0x18e81c40 .part L_0x18e7fe60, 4, 1;
S_0x18d0d0b0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18e6f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e817d0 .functor AND 1, L_0x18e819c0, L_0x18e81a60, C4<1>, C4<1>;
L_0x18e81840 .functor AND 1, L_0x18e819c0, L_0x18e81c40, C4<1>, C4<1>;
L_0x18e81900 .functor OR 1, L_0x18e81840, L_0x18e81b50, C4<0>, C4<0>;
v0x18d59a40_0 .net "g", 0 0, L_0x18e81b50;  1 drivers
v0x18d59530_0 .net "g_next", 0 0, L_0x18e81900;  1 drivers
v0x18d5a570_0 .net "g_or", 0 0, L_0x18e81840;  1 drivers
v0x18d5b0a0_0 .net "g_prev", 0 0, L_0x18e81c40;  1 drivers
v0x18d5ab90_0 .net "p", 0 0, L_0x18e819c0;  1 drivers
v0x18d5e7a0_0 .net "p_next", 0 0, L_0x18e817d0;  1 drivers
v0x18d61210_0 .net "p_prev", 0 0, L_0x18e81a60;  1 drivers
S_0x18d0dc00 .scope generate, "genblk1[6]" "genblk1[6]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d0d2b0 .param/l "i" 1 4 33, +C4<0110>;
S_0x18d12870 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d0dc00;
 .timescale 0 0;
v0x18d61d40_0 .net *"_ivl_11", 0 0, L_0x18e81dd0;  1 drivers
v0x18d61830_0 .net *"_ivl_5", 0 0, L_0x18e81d30;  1 drivers
L_0x18e81d30 .part L_0x18d14ad0, 6, 1;
L_0x18e81dd0 .part L_0x18e7fe60, 6, 1;
S_0x18d166d0 .scope generate, "genblk1[7]" "genblk1[7]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d16880 .param/l "i" 1 4 33, +C4<0111>;
S_0x18d1a850 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d166d0;
 .timescale 0 0;
S_0x18d1e9d0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d1a850;
 .timescale 0 0;
L_0x18e82060 .part L_0x18d14ad0, 7, 1;
L_0x18e82100 .part L_0x18d14ad0, 6, 1;
L_0x18e821f0 .part L_0x18e7fe60, 7, 1;
L_0x18e822e0 .part L_0x18e7fe60, 6, 1;
S_0x18d22b50 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d1e9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e81e70 .functor AND 1, L_0x18e82060, L_0x18e82100, C4<1>, C4<1>;
L_0x18e81ee0 .functor AND 1, L_0x18e82060, L_0x18e822e0, C4<1>, C4<1>;
L_0x18e81fa0 .functor OR 1, L_0x18e81ee0, L_0x18e821f0, C4<0>, C4<0>;
v0x18d62360_0 .net "g", 0 0, L_0x18e821f0;  1 drivers
v0x18d633a0_0 .net "g_next", 0 0, L_0x18e81fa0;  1 drivers
v0x18d62e90_0 .net "g_or", 0 0, L_0x18e81ee0;  1 drivers
v0x18d66aa0_0 .net "g_prev", 0 0, L_0x18e822e0;  1 drivers
v0x18d69510_0 .net "p", 0 0, L_0x18e82060;  1 drivers
v0x18d6a040_0 .net "p_next", 0 0, L_0x18e81e70;  1 drivers
v0x18d69b30_0 .net "p_prev", 0 0, L_0x18e82100;  1 drivers
S_0x18d26cd0 .scope generate, "genblk1[8]" "genblk1[8]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d50cd0 .param/l "i" 1 4 33, +C4<01000>;
S_0x18d2ae50 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d26cd0;
 .timescale 0 0;
v0x18d6ab70_0 .net *"_ivl_11", 0 0, L_0x18e82470;  1 drivers
v0x18d6a660_0 .net *"_ivl_5", 0 0, L_0x18e823d0;  1 drivers
L_0x18e823d0 .part L_0x18d14ad0, 8, 1;
L_0x18e82470 .part L_0x18e7fe60, 8, 1;
S_0x18d2efd0 .scope generate, "genblk1[9]" "genblk1[9]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d2f180 .param/l "i" 1 4 33, +C4<01001>;
S_0x18d33150 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d2efd0;
 .timescale 0 0;
S_0x18d372d0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d33150;
 .timescale 0 0;
L_0x18e82700 .part L_0x18d14ad0, 9, 1;
L_0x18e827a0 .part L_0x18d14ad0, 8, 1;
L_0x18e82890 .part L_0x18e7fe60, 9, 1;
L_0x18e82980 .part L_0x18e7fe60, 8, 1;
S_0x18d3b450 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d372d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e82510 .functor AND 1, L_0x18e82700, L_0x18e827a0, C4<1>, C4<1>;
L_0x18e82580 .functor AND 1, L_0x18e82700, L_0x18e82980, C4<1>, C4<1>;
L_0x18e82640 .functor OR 1, L_0x18e82580, L_0x18e82890, C4<0>, C4<0>;
v0x18d6b190_0 .net "g", 0 0, L_0x18e82890;  1 drivers
v0x18d6eda0_0 .net "g_next", 0 0, L_0x18e82640;  1 drivers
v0x18d71810_0 .net "g_or", 0 0, L_0x18e82580;  1 drivers
v0x18d72340_0 .net "g_prev", 0 0, L_0x18e82980;  1 drivers
v0x18d71e30_0 .net "p", 0 0, L_0x18e82700;  1 drivers
v0x18d72e70_0 .net "p_next", 0 0, L_0x18e82510;  1 drivers
v0x18d72960_0 .net "p_prev", 0 0, L_0x18e827a0;  1 drivers
S_0x18d43750 .scope generate, "genblk1[10]" "genblk1[10]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d43930 .param/l "i" 1 4 33, +C4<01010>;
S_0x18d4b800 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d43750;
 .timescale 0 0;
v0x18d739a0_0 .net *"_ivl_11", 0 0, L_0x18e82b10;  1 drivers
v0x18d73490_0 .net *"_ivl_5", 0 0, L_0x18e82a70;  1 drivers
L_0x18e82a70 .part L_0x18d14ad0, 10, 1;
L_0x18e82b10 .part L_0x18e7fe60, 10, 1;
S_0x18d4c350 .scope generate, "genblk1[11]" "genblk1[11]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d4c500 .param/l "i" 1 4 33, +C4<01011>;
S_0x18d4c6e0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d4c350;
 .timescale 0 0;
S_0x18d4ca70 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d4c6e0;
 .timescale 0 0;
L_0x18e82da0 .part L_0x18d14ad0, 11, 1;
L_0x18e82e40 .part L_0x18d14ad0, 10, 1;
L_0x18e82f30 .part L_0x18e7fe60, 11, 1;
L_0x18e83020 .part L_0x18e7fe60, 10, 1;
S_0x18d4d340 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d4ca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e82bb0 .functor AND 1, L_0x18e82da0, L_0x18e82e40, C4<1>, C4<1>;
L_0x18e82c20 .functor AND 1, L_0x18e82da0, L_0x18e83020, C4<1>, C4<1>;
L_0x18e82ce0 .functor OR 1, L_0x18e82c20, L_0x18e82f30, C4<0>, C4<0>;
v0x18d79b10_0 .net "g", 0 0, L_0x18e82f30;  1 drivers
v0x18d7a640_0 .net "g_next", 0 0, L_0x18e82ce0;  1 drivers
v0x18d7a130_0 .net "g_or", 0 0, L_0x18e82c20;  1 drivers
v0x18d7b170_0 .net "g_prev", 0 0, L_0x18e83020;  1 drivers
v0x18d7ac60_0 .net "p", 0 0, L_0x18e82da0;  1 drivers
v0x18d7bca0_0 .net "p_next", 0 0, L_0x18e82bb0;  1 drivers
v0x18d7b790_0 .net "p_prev", 0 0, L_0x18e82e40;  1 drivers
S_0x18d4fc80 .scope generate, "genblk1[12]" "genblk1[12]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d4fe60 .param/l "i" 1 4 33, +C4<01100>;
S_0x18d54ff0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d4fc80;
 .timescale 0 0;
v0x18d7f3a0_0 .net *"_ivl_11", 0 0, L_0x18e831b0;  1 drivers
v0x18d81e10_0 .net *"_ivl_5", 0 0, L_0x18e83110;  1 drivers
L_0x18e83110 .part L_0x18d14ad0, 12, 1;
L_0x18e831b0 .part L_0x18e7fe60, 12, 1;
S_0x18d57b10 .scope generate, "genblk1[13]" "genblk1[13]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d57cc0 .param/l "i" 1 4 33, +C4<01101>;
S_0x18d588d0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d57b10;
 .timescale 0 0;
S_0x18d5d2f0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d588d0;
 .timescale 0 0;
L_0x18e83440 .part L_0x18d14ad0, 13, 1;
L_0x18e834e0 .part L_0x18d14ad0, 12, 1;
L_0x18e835d0 .part L_0x18e7fe60, 13, 1;
L_0x18e836c0 .part L_0x18e7fe60, 12, 1;
S_0x18d5fe10 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d5d2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e83250 .functor AND 1, L_0x18e83440, L_0x18e834e0, C4<1>, C4<1>;
L_0x18e832c0 .functor AND 1, L_0x18e83440, L_0x18e836c0, C4<1>, C4<1>;
L_0x18e83380 .functor OR 1, L_0x18e832c0, L_0x18e835d0, C4<0>, C4<0>;
v0x18d82430_0 .net "g", 0 0, L_0x18e835d0;  1 drivers
v0x18d83470_0 .net "g_next", 0 0, L_0x18e83380;  1 drivers
v0x18d82f60_0 .net "g_or", 0 0, L_0x18e832c0;  1 drivers
v0x18d83fa0_0 .net "g_prev", 0 0, L_0x18e836c0;  1 drivers
v0x18d83a90_0 .net "p", 0 0, L_0x18e83440;  1 drivers
v0x18d876a0_0 .net "p_next", 0 0, L_0x18e83250;  1 drivers
v0x18d8b710_0 .net "p_prev", 0 0, L_0x18e834e0;  1 drivers
S_0x18d60bd0 .scope generate, "genblk1[14]" "genblk1[14]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d60db0 .param/l "i" 1 4 33, +C4<01110>;
S_0x18d655f0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d60bd0;
 .timescale 0 0;
v0x18d8b5a0_0 .net *"_ivl_11", 0 0, L_0x18e83850;  1 drivers
v0x18d8bf00_0 .net *"_ivl_5", 0 0, L_0x18e837b0;  1 drivers
L_0x18e837b0 .part L_0x18d14ad0, 14, 1;
L_0x18e83850 .part L_0x18e7fe60, 14, 1;
S_0x18d68110 .scope generate, "genblk1[15]" "genblk1[15]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d682c0 .param/l "i" 1 4 33, +C4<01111>;
S_0x18d68ed0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d68110;
 .timescale 0 0;
S_0x18d6d8f0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d68ed0;
 .timescale 0 0;
L_0x18e83ae0 .part L_0x18d14ad0, 15, 1;
L_0x18e83b80 .part L_0x18d14ad0, 14, 1;
L_0x18e83c70 .part L_0x18e7fe60, 15, 1;
L_0x18e83d60 .part L_0x18e7fe60, 14, 1;
S_0x18d70410 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d6d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e838f0 .functor AND 1, L_0x18e83ae0, L_0x18e83b80, C4<1>, C4<1>;
L_0x18e83960 .functor AND 1, L_0x18e83ae0, L_0x18e83d60, C4<1>, C4<1>;
L_0x18e83a20 .functor OR 1, L_0x18e83960, L_0x18e83c70, C4<0>, C4<0>;
v0x18d90e60_0 .net "g", 0 0, L_0x18e83c70;  1 drivers
v0x18d93610_0 .net "g_next", 0 0, L_0x18e83a20;  1 drivers
v0x18d95dc0_0 .net "g_or", 0 0, L_0x18e83960;  1 drivers
v0x18d967b0_0 .net "g_prev", 0 0, L_0x18e83d60;  1 drivers
v0x18d96340_0 .net "p", 0 0, L_0x18e83ae0;  1 drivers
v0x18d971a0_0 .net "p_next", 0 0, L_0x18e838f0;  1 drivers
v0x18d96d30_0 .net "p_prev", 0 0, L_0x18e83b80;  1 drivers
S_0x18d711d0 .scope generate, "genblk1[16]" "genblk1[16]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d4c550 .param/l "i" 1 4 33, +C4<010000>;
S_0x18d75bf0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d711d0;
 .timescale 0 0;
v0x18d97cd0_0 .net *"_ivl_11", 0 0, L_0x18e83ef0;  1 drivers
v0x18d98800_0 .net *"_ivl_5", 0 0, L_0x18e83e50;  1 drivers
L_0x18e83e50 .part L_0x18d14ad0, 16, 1;
L_0x18e83ef0 .part L_0x18e7fe60, 16, 1;
S_0x18d78710 .scope generate, "genblk1[17]" "genblk1[17]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d988e0 .param/l "i" 1 4 33, +C4<010001>;
S_0x18d794d0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d78710;
 .timescale 0 0;
S_0x18d7def0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d794d0;
 .timescale 0 0;
L_0x18e84180 .part L_0x18d14ad0, 17, 1;
L_0x18e84220 .part L_0x18d14ad0, 16, 1;
L_0x18e84310 .part L_0x18e7fe60, 17, 1;
L_0x18e84400 .part L_0x18e7fe60, 16, 1;
S_0x18d80a10 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d7def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e83f90 .functor AND 1, L_0x18e84180, L_0x18e84220, C4<1>, C4<1>;
L_0x18e84000 .functor AND 1, L_0x18e84180, L_0x18e84400, C4<1>, C4<1>;
L_0x18e840c0 .functor OR 1, L_0x18e84000, L_0x18e84310, C4<0>, C4<0>;
v0x18d99330_0 .net "g", 0 0, L_0x18e84310;  1 drivers
v0x18d98e20_0 .net "g_next", 0 0, L_0x18e840c0;  1 drivers
v0x18d99e60_0 .net "g_or", 0 0, L_0x18e84000;  1 drivers
v0x18d99950_0 .net "g_prev", 0 0, L_0x18e84400;  1 drivers
v0x18d9a990_0 .net "p", 0 0, L_0x18e84180;  1 drivers
v0x18d9a480_0 .net "p_next", 0 0, L_0x18e83f90;  1 drivers
v0x18d9b4c0_0 .net "p_prev", 0 0, L_0x18e84220;  1 drivers
S_0x18d817d0 .scope generate, "genblk1[18]" "genblk1[18]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d819b0 .param/l "i" 1 4 33, +C4<010010>;
S_0x18d861f0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d817d0;
 .timescale 0 0;
v0x18d9afb0_0 .net *"_ivl_11", 0 0, L_0x18e84590;  1 drivers
v0x18d9ec60_0 .net *"_ivl_5", 0 0, L_0x18e844f0;  1 drivers
L_0x18e844f0 .part L_0x18d14ad0, 18, 1;
L_0x18e84590 .part L_0x18e7fe60, 18, 1;
S_0x18d89880 .scope generate, "genblk1[19]" "genblk1[19]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d89a30 .param/l "i" 1 4 33, +C4<010011>;
S_0x18d88d10 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d89880;
 .timescale 0 0;
S_0x18d8a3d0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d88d10;
 .timescale 0 0;
L_0x18e84820 .part L_0x18d14ad0, 19, 1;
L_0x18e848c0 .part L_0x18d14ad0, 18, 1;
L_0x18e849b0 .part L_0x18e7fe60, 19, 1;
L_0x18e84aa0 .part L_0x18e7fe60, 18, 1;
S_0x18d8a760 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d8a3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e84630 .functor AND 1, L_0x18e84820, L_0x18e848c0, C4<1>, C4<1>;
L_0x18e846a0 .functor AND 1, L_0x18e84820, L_0x18e84aa0, C4<1>, C4<1>;
L_0x18e84760 .functor OR 1, L_0x18e846a0, L_0x18e849b0, C4<0>, C4<0>;
v0x18da42a0_0 .net "g", 0 0, L_0x18e849b0;  1 drivers
v0x18da6e50_0 .net "g_next", 0 0, L_0x18e84760;  1 drivers
v0x18da7840_0 .net "g_or", 0 0, L_0x18e846a0;  1 drivers
v0x18da73d0_0 .net "g_prev", 0 0, L_0x18e84aa0;  1 drivers
v0x18da82d0_0 .net "p", 0 0, L_0x18e84820;  1 drivers
v0x18da7dc0_0 .net "p_next", 0 0, L_0x18e84630;  1 drivers
v0x18da8e00_0 .net "p_prev", 0 0, L_0x18e848c0;  1 drivers
S_0x18d8aaf0 .scope generate, "genblk1[20]" "genblk1[20]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d8acd0 .param/l "i" 1 4 33, +C4<010100>;
S_0x18d8ae80 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d8aaf0;
 .timescale 0 0;
v0x18da88f0_0 .net *"_ivl_11", 0 0, L_0x18e85040;  1 drivers
v0x18da9930_0 .net *"_ivl_5", 0 0, L_0x18e84b90;  1 drivers
L_0x18e84b90 .part L_0x18d14ad0, 20, 1;
L_0x18e85040 .part L_0x18e7fe60, 20, 1;
S_0x18d8b210 .scope generate, "genblk1[21]" "genblk1[21]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d8b3c0 .param/l "i" 1 4 33, +C4<010101>;
S_0x18d8e110 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d8b210;
 .timescale 0 0;
S_0x18d908c0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d8e110;
 .timescale 0 0;
L_0x18e856e0 .part L_0x18d14ad0, 21, 1;
L_0x18e85780 .part L_0x18d14ad0, 20, 1;
L_0x18e85870 .part L_0x18e7fe60, 21, 1;
L_0x18e85960 .part L_0x18e7fe60, 20, 1;
S_0x18d93070 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d908c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e854f0 .functor AND 1, L_0x18e856e0, L_0x18e85780, C4<1>, C4<1>;
L_0x18e85560 .functor AND 1, L_0x18e856e0, L_0x18e85960, C4<1>, C4<1>;
L_0x18e85620 .functor OR 1, L_0x18e85560, L_0x18e85870, C4<0>, C4<0>;
v0x18daa460_0 .net "g", 0 0, L_0x18e85870;  1 drivers
v0x18da9f50_0 .net "g_next", 0 0, L_0x18e85620;  1 drivers
v0x18daaf90_0 .net "g_or", 0 0, L_0x18e85560;  1 drivers
v0x18daaa80_0 .net "g_prev", 0 0, L_0x18e85960;  1 drivers
v0x18dabac0_0 .net "p", 0 0, L_0x18e856e0;  1 drivers
v0x18dab5b0_0 .net "p_next", 0 0, L_0x18e854f0;  1 drivers
v0x18daf260_0 .net "p_prev", 0 0, L_0x18e85780;  1 drivers
S_0x18d95820 .scope generate, "genblk1[22]" "genblk1[22]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18d95a00 .param/l "i" 1 4 33, +C4<010110>;
S_0x18d9dad0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d95820;
 .timescale 0 0;
v0x18db1d80_0 .net *"_ivl_11", 0 0, L_0x18e85af0;  1 drivers
v0x18db48a0_0 .net *"_ivl_5", 0 0, L_0x18e85a50;  1 drivers
L_0x18e85a50 .part L_0x18d14ad0, 22, 1;
L_0x18e85af0 .part L_0x18e7fe60, 22, 1;
S_0x18da05f0 .scope generate, "genblk1[23]" "genblk1[23]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18da07a0 .param/l "i" 1 4 33, +C4<010111>;
S_0x18da3110 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18da05f0;
 .timescale 0 0;
S_0x18da5c30 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18da3110;
 .timescale 0 0;
L_0x18e85d80 .part L_0x18d14ad0, 23, 1;
L_0x18e85e20 .part L_0x18d14ad0, 22, 1;
L_0x18e85f10 .part L_0x18e7fe60, 23, 1;
L_0x18e86000 .part L_0x18e7fe60, 22, 1;
S_0x18da68b0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18da5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e85b90 .functor AND 1, L_0x18e85d80, L_0x18e85e20, C4<1>, C4<1>;
L_0x18e85c00 .functor AND 1, L_0x18e85d80, L_0x18e86000, C4<1>, C4<1>;
L_0x18e85cc0 .functor OR 1, L_0x18e85c00, L_0x18e85f10, C4<0>, C4<0>;
v0x18db7e40_0 .net "g", 0 0, L_0x18e85f10;  1 drivers
v0x18db79d0_0 .net "g_next", 0 0, L_0x18e85cc0;  1 drivers
v0x18db88d0_0 .net "g_or", 0 0, L_0x18e85c00;  1 drivers
v0x18db83c0_0 .net "g_prev", 0 0, L_0x18e86000;  1 drivers
v0x18db9400_0 .net "p", 0 0, L_0x18e85d80;  1 drivers
v0x18db8ef0_0 .net "p_next", 0 0, L_0x18e85b90;  1 drivers
v0x18db9f30_0 .net "p_prev", 0 0, L_0x18e85e20;  1 drivers
S_0x18dae0d0 .scope generate, "genblk1[24]" "genblk1[24]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18dae2b0 .param/l "i" 1 4 33, +C4<011000>;
S_0x18db0bf0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dae0d0;
 .timescale 0 0;
v0x18dbaa60_0 .net *"_ivl_11", 0 0, L_0x18e86190;  1 drivers
v0x18dba550_0 .net *"_ivl_5", 0 0, L_0x18e860f0;  1 drivers
L_0x18e860f0 .part L_0x18d14ad0, 24, 1;
L_0x18e86190 .part L_0x18e7fe60, 24, 1;
S_0x18db3710 .scope generate, "genblk1[25]" "genblk1[25]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18db38c0 .param/l "i" 1 4 33, +C4<011001>;
S_0x18db6eb0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18db3710;
 .timescale 0 0;
S_0x18dbe6d0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18db6eb0;
 .timescale 0 0;
L_0x18e86420 .part L_0x18d14ad0, 25, 1;
L_0x18e864c0 .part L_0x18d14ad0, 24, 1;
L_0x18e865b0 .part L_0x18e7fe60, 25, 1;
L_0x18e866a0 .part L_0x18e7fe60, 24, 1;
S_0x18dc11f0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18dbe6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e86230 .functor AND 1, L_0x18e86420, L_0x18e864c0, C4<1>, C4<1>;
L_0x18e862a0 .functor AND 1, L_0x18e86420, L_0x18e866a0, C4<1>, C4<1>;
L_0x18e86360 .functor OR 1, L_0x18e862a0, L_0x18e865b0, C4<0>, C4<0>;
v0x18dbb080_0 .net "g", 0 0, L_0x18e865b0;  1 drivers
v0x18dbc0c0_0 .net "g_next", 0 0, L_0x18e86360;  1 drivers
v0x18dbbbb0_0 .net "g_or", 0 0, L_0x18e862a0;  1 drivers
v0x18dbf860_0 .net "g_prev", 0 0, L_0x18e866a0;  1 drivers
v0x18dc2380_0 .net "p", 0 0, L_0x18e86420;  1 drivers
v0x18dc4ea0_0 .net "p_next", 0 0, L_0x18e86230;  1 drivers
v0x18dc7300_0 .net "p_prev", 0 0, L_0x18e864c0;  1 drivers
S_0x18dc3d10 .scope generate, "genblk1[26]" "genblk1[26]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18dc3ef0 .param/l "i" 1 4 33, +C4<011010>;
S_0x18dc6830 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dc3d10;
 .timescale 0 0;
v0x18dc8f30_0 .net *"_ivl_11", 0 0, L_0x18e86830;  1 drivers
v0x18dc8dc0_0 .net *"_ivl_5", 0 0, L_0x18e86790;  1 drivers
L_0x18e86790 .part L_0x18d14ad0, 26, 1;
L_0x18e86830 .part L_0x18e7fe60, 26, 1;
S_0x18dc7860 .scope generate, "genblk1[27]" "genblk1[27]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18dc7a10 .param/l "i" 1 4 33, +C4<011011>;
S_0x18dc7bf0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18dc7860;
 .timescale 0 0;
S_0x18dc7f80 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18dc7bf0;
 .timescale 0 0;
L_0x18e86ac0 .part L_0x18d14ad0, 27, 1;
L_0x18e86b60 .part L_0x18d14ad0, 26, 1;
L_0x18e86c50 .part L_0x18e7fe60, 27, 1;
L_0x18e86d40 .part L_0x18e7fe60, 26, 1;
S_0x18dc8310 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18dc7f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e868d0 .functor AND 1, L_0x18e86ac0, L_0x18e86b60, C4<1>, C4<1>;
L_0x18e86940 .functor AND 1, L_0x18e86ac0, L_0x18e86d40, C4<1>, C4<1>;
L_0x18e86a00 .functor OR 1, L_0x18e86940, L_0x18e86c50, C4<0>, C4<0>;
v0x18dca0c0_0 .net "g", 0 0, L_0x18e86c50;  1 drivers
v0x18dcab00_0 .net "g_next", 0 0, L_0x18e86a00;  1 drivers
v0x18dcb630_0 .net "g_or", 0 0, L_0x18e86940;  1 drivers
v0x18dcb120_0 .net "g_prev", 0 0, L_0x18e86d40;  1 drivers
v0x18dcc160_0 .net "p", 0 0, L_0x18e86ac0;  1 drivers
v0x18dcbc50_0 .net "p_next", 0 0, L_0x18e868d0;  1 drivers
v0x18dccc90_0 .net "p_prev", 0 0, L_0x18e86b60;  1 drivers
S_0x18dc86a0 .scope generate, "genblk1[28]" "genblk1[28]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18dc8880 .param/l "i" 1 4 33, +C4<011100>;
S_0x18dc8a30 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dc86a0;
 .timescale 0 0;
v0x18dcc780_0 .net *"_ivl_11", 0 0, L_0x18e86ed0;  1 drivers
v0x18dcd7c0_0 .net *"_ivl_5", 0 0, L_0x18e86e30;  1 drivers
L_0x18e86e30 .part L_0x18d14ad0, 28, 1;
L_0x18e86ed0 .part L_0x18e7fe60, 28, 1;
S_0x18dd1340 .scope generate, "genblk1[29]" "genblk1[29]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18dd14f0 .param/l "i" 1 4 33, +C4<011101>;
S_0x18dd63c0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18dd1340;
 .timescale 0 0;
S_0x18dd8c00 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18dd63c0;
 .timescale 0 0;
L_0x18e87160 .part L_0x18d14ad0, 29, 1;
L_0x18e87200 .part L_0x18d14ad0, 28, 1;
L_0x18e872f0 .part L_0x18e7fe60, 29, 1;
L_0x18e873e0 .part L_0x18e7fe60, 28, 1;
S_0x18ddb440 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18dd8c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e86f70 .functor AND 1, L_0x18e87160, L_0x18e87200, C4<1>, C4<1>;
L_0x18e86fe0 .functor AND 1, L_0x18e87160, L_0x18e873e0, C4<1>, C4<1>;
L_0x18e870a0 .functor OR 1, L_0x18e86fe0, L_0x18e872f0, C4<0>, C4<0>;
v0x18dce2f0_0 .net "g", 0 0, L_0x18e872f0;  1 drivers
v0x18dcdde0_0 .net "g_next", 0 0, L_0x18e870a0;  1 drivers
v0x18dcee20_0 .net "g_or", 0 0, L_0x18e86fe0;  1 drivers
v0x18dce910_0 .net "g_prev", 0 0, L_0x18e873e0;  1 drivers
v0x18dd18e0_0 .net "p", 0 0, L_0x18e87160;  1 drivers
v0x18dd4120_0 .net "p_next", 0 0, L_0x18e86f70;  1 drivers
v0x18dd6960_0 .net "p_prev", 0 0, L_0x18e87200;  1 drivers
S_0x18dddc80 .scope generate, "genblk1[30]" "genblk1[30]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18ddde60 .param/l "i" 1 4 33, +C4<011110>;
S_0x18de04c0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dddc80;
 .timescale 0 0;
v0x18dd91a0_0 .net *"_ivl_11", 0 0, L_0x18e87570;  1 drivers
v0x18ddb9e0_0 .net *"_ivl_5", 0 0, L_0x18e874d0;  1 drivers
L_0x18e874d0 .part L_0x18d14ad0, 30, 1;
L_0x18e87570 .part L_0x18e7fe60, 30, 1;
S_0x18de2d00 .scope generate, "genblk1[31]" "genblk1[31]" 4 33, 4 33 0, S_0x18d54660;
 .timescale 0 0;
P_0x18de2eb0 .param/l "i" 1 4 33, +C4<011111>;
S_0x18df0930 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18de2d00;
 .timescale 0 0;
S_0x18df3450 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18df0930;
 .timescale 0 0;
L_0x18e87800 .part L_0x18d14ad0, 31, 1;
L_0x18e878a0 .part L_0x18d14ad0, 30, 1;
L_0x18e87990 .part L_0x18e7fe60, 31, 1;
L_0x18e87a80 .part L_0x18e7fe60, 30, 1;
LS_0x18e87b70_0_0 .concat8 [ 1 1 1 1], L_0x18e80900, L_0x18e80ee0, L_0x18e80f80, L_0x18e810c0;
LS_0x18e87b70_0_4 .concat8 [ 1 1 1 1], L_0x18e81580, L_0x18e817d0, L_0x18e81d30, L_0x18e81e70;
LS_0x18e87b70_0_8 .concat8 [ 1 1 1 1], L_0x18e823d0, L_0x18e82510, L_0x18e82a70, L_0x18e82bb0;
LS_0x18e87b70_0_12 .concat8 [ 1 1 1 1], L_0x18e83110, L_0x18e83250, L_0x18e837b0, L_0x18e838f0;
LS_0x18e87b70_0_16 .concat8 [ 1 1 1 1], L_0x18e83e50, L_0x18e83f90, L_0x18e844f0, L_0x18e84630;
LS_0x18e87b70_0_20 .concat8 [ 1 1 1 1], L_0x18e84b90, L_0x18e854f0, L_0x18e85a50, L_0x18e85b90;
LS_0x18e87b70_0_24 .concat8 [ 1 1 1 1], L_0x18e860f0, L_0x18e86230, L_0x18e86790, L_0x18e868d0;
LS_0x18e87b70_0_28 .concat8 [ 1 1 1 1], L_0x18e86e30, L_0x18e86f70, L_0x18e874d0, L_0x18e87610;
LS_0x18e87b70_1_0 .concat8 [ 4 4 4 4], LS_0x18e87b70_0_0, LS_0x18e87b70_0_4, LS_0x18e87b70_0_8, LS_0x18e87b70_0_12;
LS_0x18e87b70_1_4 .concat8 [ 4 4 4 4], LS_0x18e87b70_0_16, LS_0x18e87b70_0_20, LS_0x18e87b70_0_24, LS_0x18e87b70_0_28;
L_0x18e87b70 .concat8 [ 16 16 0 0], LS_0x18e87b70_1_0, LS_0x18e87b70_1_4;
LS_0x18e88610_0_0 .concat8 [ 1 1 1 1], L_0x18e809f0, L_0x18e80b50, L_0x18e81020, L_0x18e811a0;
LS_0x18e88610_0_4 .concat8 [ 1 1 1 1], L_0x18e81620, L_0x18e81900, L_0x18e81dd0, L_0x18e81fa0;
LS_0x18e88610_0_8 .concat8 [ 1 1 1 1], L_0x18e82470, L_0x18e82640, L_0x18e82b10, L_0x18e82ce0;
LS_0x18e88610_0_12 .concat8 [ 1 1 1 1], L_0x18e831b0, L_0x18e83380, L_0x18e83850, L_0x18e83a20;
LS_0x18e88610_0_16 .concat8 [ 1 1 1 1], L_0x18e83ef0, L_0x18e840c0, L_0x18e84590, L_0x18e84760;
LS_0x18e88610_0_20 .concat8 [ 1 1 1 1], L_0x18e85040, L_0x18e85620, L_0x18e85af0, L_0x18e85cc0;
LS_0x18e88610_0_24 .concat8 [ 1 1 1 1], L_0x18e86190, L_0x18e86360, L_0x18e86830, L_0x18e86a00;
LS_0x18e88610_0_28 .concat8 [ 1 1 1 1], L_0x18e86ed0, L_0x18e870a0, L_0x18e87570, L_0x18e87740;
LS_0x18e88610_1_0 .concat8 [ 4 4 4 4], LS_0x18e88610_0_0, LS_0x18e88610_0_4, LS_0x18e88610_0_8, LS_0x18e88610_0_12;
LS_0x18e88610_1_4 .concat8 [ 4 4 4 4], LS_0x18e88610_0_16, LS_0x18e88610_0_20, LS_0x18e88610_0_24, LS_0x18e88610_0_28;
L_0x18e88610 .concat8 [ 16 16 0 0], LS_0x18e88610_1_0, LS_0x18e88610_1_4;
S_0x18df5f70 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18df3450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e87610 .functor AND 1, L_0x18e87800, L_0x18e878a0, C4<1>, C4<1>;
L_0x18e87680 .functor AND 1, L_0x18e87800, L_0x18e87a80, C4<1>, C4<1>;
L_0x18e87740 .functor OR 1, L_0x18e87680, L_0x18e87990, C4<0>, C4<0>;
v0x18de0a60_0 .net "g", 0 0, L_0x18e87990;  1 drivers
v0x18de32a0_0 .net "g_next", 0 0, L_0x18e87740;  1 drivers
v0x18de3c90_0 .net "g_or", 0 0, L_0x18e87680;  1 drivers
v0x18de3820_0 .net "g_prev", 0 0, L_0x18e87a80;  1 drivers
v0x18de4680_0 .net "p", 0 0, L_0x18e87800;  1 drivers
v0x18de4210_0 .net "p_next", 0 0, L_0x18e87610;  1 drivers
v0x18de51b0_0 .net "p_prev", 0 0, L_0x18e878a0;  1 drivers
S_0x18df8a90 .scope generate, "genblk2[2]" "genblk2[2]" 4 32, 4 32 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18df8c70 .param/l "k" 1 4 32, +C4<010>;
S_0x18dfb5b0 .scope generate, "genblk1[0]" "genblk1[0]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18dd8e00 .param/l "i" 1 4 33, +C4<00>;
S_0x18dfe0d0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dfb5b0;
 .timescale 0 0;
v0x18de4ca0_0 .net *"_ivl_11", 0 0, L_0x18e891a0;  1 drivers
v0x18de5ce0_0 .net *"_ivl_5", 0 0, L_0x18e890b0;  1 drivers
L_0x18e890b0 .part L_0x18e87b70, 0, 1;
L_0x18e891a0 .part L_0x18e88610, 0, 1;
S_0x18e00bf0 .scope generate, "genblk1[1]" "genblk1[1]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e00dc0 .param/l "i" 1 4 33, +C4<01>;
S_0x18e03710 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e00bf0;
 .timescale 0 0;
v0x18de57d0_0 .net *"_ivl_11", 0 0, L_0x18e89330;  1 drivers
v0x18de6810_0 .net *"_ivl_5", 0 0, L_0x18e89290;  1 drivers
L_0x18e89290 .part L_0x18e87b70, 1, 1;
L_0x18e89330 .part L_0x18e88610, 1, 1;
S_0x18e047d0 .scope generate, "genblk1[2]" "genblk1[2]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e04980 .param/l "i" 1 4 33, +C4<010>;
S_0x18e04b60 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e047d0;
 .timescale 0 0;
S_0x18e04ef0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e04b60;
 .timescale 0 0;
v0x18de89a0_0 .net *"_ivl_17", 0 0, L_0x18e89730;  1 drivers
L_0x18e89500 .part L_0x18e87b70, 2, 1;
L_0x18e895f0 .part L_0x18e88610, 2, 1;
L_0x18e89690 .part L_0x18e88610, 0, 1;
L_0x18e89730 .part L_0x18e87b70, 2, 1;
S_0x18e05280 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e04ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e893d0 .functor AND 1, L_0x18e89500, L_0x18e89690, C4<1>, C4<1>;
L_0x18e89440 .functor OR 1, L_0x18e893d0, L_0x18e895f0, C4<0>, C4<0>;
v0x18de6300_0 .net "g", 0 0, L_0x18e895f0;  1 drivers
v0x18de7340_0 .net "g_next", 0 0, L_0x18e89440;  1 drivers
v0x18de6e30_0 .net "g_or", 0 0, L_0x18e893d0;  1 drivers
v0x18de7e70_0 .net "g_prev", 0 0, L_0x18e89690;  1 drivers
v0x18de7960_0 .net "p", 0 0, L_0x18e89500;  1 drivers
S_0x18e05610 .scope generate, "genblk1[3]" "genblk1[3]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e057c0 .param/l "i" 1 4 33, +C4<011>;
S_0x18e059a0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e05610;
 .timescale 0 0;
S_0x18e195b0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e059a0;
 .timescale 0 0;
v0x18deab30_0 .net *"_ivl_17", 0 0, L_0x18e89bd0;  1 drivers
L_0x18e89900 .part L_0x18e87b70, 3, 1;
L_0x18e899f0 .part L_0x18e88610, 3, 1;
L_0x18e89ae0 .part L_0x18e88610, 1, 1;
L_0x18e89bd0 .part L_0x18e87b70, 3, 1;
S_0x18e1bdf0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e195b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e897d0 .functor AND 1, L_0x18e89900, L_0x18e89ae0, C4<1>, C4<1>;
L_0x18e89840 .functor OR 1, L_0x18e897d0, L_0x18e899f0, C4<0>, C4<0>;
v0x18de8490_0 .net "g", 0 0, L_0x18e899f0;  1 drivers
v0x18de94d0_0 .net "g_next", 0 0, L_0x18e89840;  1 drivers
v0x18de8fc0_0 .net "g_or", 0 0, L_0x18e897d0;  1 drivers
v0x18dea000_0 .net "g_prev", 0 0, L_0x18e89ae0;  1 drivers
v0x18de9af0_0 .net "p", 0 0, L_0x18e89900;  1 drivers
S_0x18e1e630 .scope generate, "genblk1[4]" "genblk1[4]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18dde2f0 .param/l "i" 1 4 33, +C4<0100>;
S_0x18e20e70 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e1e630;
 .timescale 0 0;
v0x18dea620_0 .net *"_ivl_11", 0 0, L_0x18e89e20;  1 drivers
v0x18deb660_0 .net *"_ivl_5", 0 0, L_0x18e89c70;  1 drivers
L_0x18e89c70 .part L_0x18e87b70, 4, 1;
L_0x18e89e20 .part L_0x18e88610, 4, 1;
S_0x18e236b0 .scope generate, "genblk1[5]" "genblk1[5]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e23860 .param/l "i" 1 4 33, +C4<0101>;
S_0x18e25ef0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e236b0;
 .timescale 0 0;
v0x18deb150_0 .net *"_ivl_11", 0 0, L_0x18e8a070;  1 drivers
v0x18dec190_0 .net *"_ivl_5", 0 0, L_0x18e89fd0;  1 drivers
L_0x18e89fd0 .part L_0x18e87b70, 5, 1;
L_0x18e8a070 .part L_0x18e88610, 5, 1;
S_0x18e28730 .scope generate, "genblk1[6]" "genblk1[6]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e288e0 .param/l "i" 1 4 33, +C4<0110>;
S_0x18e2af70 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e28730;
 .timescale 0 0;
S_0x18e2d7b0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e2af70;
 .timescale 0 0;
L_0x18e8a300 .part L_0x18e87b70, 6, 1;
L_0x18e8a3a0 .part L_0x18e87b70, 4, 1;
L_0x18e8a490 .part L_0x18e88610, 6, 1;
L_0x18e8a580 .part L_0x18e88610, 4, 1;
S_0x18e2fff0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18e2d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8a110 .functor AND 1, L_0x18e8a300, L_0x18e8a3a0, C4<1>, C4<1>;
L_0x18e8a180 .functor AND 1, L_0x18e8a300, L_0x18e8a580, C4<1>, C4<1>;
L_0x18e8a240 .functor OR 1, L_0x18e8a180, L_0x18e8a490, C4<0>, C4<0>;
v0x18deccc0_0 .net "g", 0 0, L_0x18e8a490;  1 drivers
v0x18dec7b0_0 .net "g_next", 0 0, L_0x18e8a240;  1 drivers
v0x18ded7f0_0 .net "g_or", 0 0, L_0x18e8a180;  1 drivers
v0x18ded2e0_0 .net "g_prev", 0 0, L_0x18e8a580;  1 drivers
v0x18dee320_0 .net "p", 0 0, L_0x18e8a300;  1 drivers
v0x18dede10_0 .net "p_next", 0 0, L_0x18e8a110;  1 drivers
v0x18df1ac0_0 .net "p_prev", 0 0, L_0x18e8a3a0;  1 drivers
S_0x18e32830 .scope generate, "genblk1[7]" "genblk1[7]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e32a10 .param/l "i" 1 4 33, +C4<0111>;
S_0x18e35070 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e32830;
 .timescale 0 0;
S_0x18e378b0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e35070;
 .timescale 0 0;
L_0x18e8a860 .part L_0x18e87b70, 7, 1;
L_0x18e8a900 .part L_0x18e87b70, 5, 1;
L_0x18e8a9f0 .part L_0x18e88610, 7, 1;
L_0x18e8aae0 .part L_0x18e88610, 5, 1;
S_0x18e3a0f0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18e378b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8a670 .functor AND 1, L_0x18e8a860, L_0x18e8a900, C4<1>, C4<1>;
L_0x18e8a6e0 .functor AND 1, L_0x18e8a860, L_0x18e8aae0, C4<1>, C4<1>;
L_0x18e8a7a0 .functor OR 1, L_0x18e8a6e0, L_0x18e8a9f0, C4<0>, C4<0>;
v0x18df7100_0 .net "g", 0 0, L_0x18e8a9f0;  1 drivers
v0x18df9c20_0 .net "g_next", 0 0, L_0x18e8a7a0;  1 drivers
v0x18dfc740_0 .net "g_or", 0 0, L_0x18e8a6e0;  1 drivers
v0x18dff260_0 .net "g_prev", 0 0, L_0x18e8aae0;  1 drivers
v0x18e01d80_0 .net "p", 0 0, L_0x18e8a860;  1 drivers
v0x18e04270_0 .net "p_next", 0 0, L_0x18e8a670;  1 drivers
v0x18e05ea0_0 .net "p_prev", 0 0, L_0x18e8a900;  1 drivers
S_0x18e3c930 .scope generate, "genblk1[8]" "genblk1[8]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e28930 .param/l "i" 1 4 33, +C4<01000>;
S_0x18e3f510 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e3c930;
 .timescale 0 0;
v0x18e05d30_0 .net *"_ivl_11", 0 0, L_0x18e8ac70;  1 drivers
v0x18e06690_0 .net *"_ivl_5", 0 0, L_0x18e8abd0;  1 drivers
L_0x18e8abd0 .part L_0x18e87b70, 8, 1;
L_0x18e8ac70 .part L_0x18e88610, 8, 1;
S_0x18dd3b60 .scope generate, "genblk1[9]" "genblk1[9]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e06770 .param/l "i" 1 4 33, +C4<01001>;
S_0x18db6210 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dd3b60;
 .timescale 0 0;
v0x18db63f0_0 .net *"_ivl_11", 0 0, L_0x18e8adb0;  1 drivers
v0x18e07030_0 .net *"_ivl_5", 0 0, L_0x18e8ad10;  1 drivers
L_0x18e8ad10 .part L_0x18e87b70, 9, 1;
L_0x18e8adb0 .part L_0x18e88610, 9, 1;
S_0x18d890d0 .scope generate, "genblk1[10]" "genblk1[10]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d89280 .param/l "i" 1 4 33, +C4<01010>;
S_0x18d86b20 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d890d0;
 .timescale 0 0;
S_0x18d81340 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d86b20;
 .timescale 0 0;
L_0x18e8b040 .part L_0x18e87b70, 10, 1;
L_0x18e8b0e0 .part L_0x18e87b70, 8, 1;
L_0x18e8b1d0 .part L_0x18e88610, 10, 1;
L_0x18e8b2c0 .part L_0x18e88610, 8, 1;
S_0x18d80dd0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d81340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8ae50 .functor AND 1, L_0x18e8b040, L_0x18e8b0e0, C4<1>, C4<1>;
L_0x18e8aec0 .functor AND 1, L_0x18e8b040, L_0x18e8b2c0, C4<1>, C4<1>;
L_0x18e8af80 .functor OR 1, L_0x18e8aec0, L_0x18e8b1d0, C4<0>, C4<0>;
v0x18d86d00_0 .net "g", 0 0, L_0x18e8b1d0;  1 drivers
v0x18e085a0_0 .net "g_next", 0 0, L_0x18e8af80;  1 drivers
v0x18e08090_0 .net "g_or", 0 0, L_0x18e8aec0;  1 drivers
v0x18e090d0_0 .net "g_prev", 0 0, L_0x18e8b2c0;  1 drivers
v0x18e08bc0_0 .net "p", 0 0, L_0x18e8b040;  1 drivers
v0x18e09c00_0 .net "p_next", 0 0, L_0x18e8ae50;  1 drivers
v0x18e096f0_0 .net "p_prev", 0 0, L_0x18e8b0e0;  1 drivers
S_0x18d7e820 .scope generate, "genblk1[11]" "genblk1[11]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d7ea00 .param/l "i" 1 4 33, +C4<01011>;
S_0x18d79040 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d7e820;
 .timescale 0 0;
S_0x18d78ad0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d79040;
 .timescale 0 0;
L_0x18e8b5a0 .part L_0x18e87b70, 11, 1;
L_0x18e8b640 .part L_0x18e87b70, 9, 1;
L_0x18e8b730 .part L_0x18e88610, 11, 1;
L_0x18e8b820 .part L_0x18e88610, 9, 1;
S_0x18d76520 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d78ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8b3b0 .functor AND 1, L_0x18e8b5a0, L_0x18e8b640, C4<1>, C4<1>;
L_0x18e8b420 .functor AND 1, L_0x18e8b5a0, L_0x18e8b820, C4<1>, C4<1>;
L_0x18e8b4e0 .functor OR 1, L_0x18e8b420, L_0x18e8b730, C4<0>, C4<0>;
v0x18d79220_0 .net "g", 0 0, L_0x18e8b730;  1 drivers
v0x18d78cb0_0 .net "g_next", 0 0, L_0x18e8b4e0;  1 drivers
v0x18e0a220_0 .net "g_or", 0 0, L_0x18e8b420;  1 drivers
v0x18e0b260_0 .net "g_prev", 0 0, L_0x18e8b820;  1 drivers
v0x18e0ad50_0 .net "p", 0 0, L_0x18e8b5a0;  1 drivers
v0x18e0bd90_0 .net "p_next", 0 0, L_0x18e8b3b0;  1 drivers
v0x18e0b880_0 .net "p_prev", 0 0, L_0x18e8b640;  1 drivers
S_0x18d75fb0 .scope generate, "genblk1[12]" "genblk1[12]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d76190 .param/l "i" 1 4 33, +C4<01100>;
S_0x18d70d40 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d75fb0;
 .timescale 0 0;
v0x18d70f20_0 .net *"_ivl_11", 0 0, L_0x18e8b9b0;  1 drivers
v0x18e0c8c0_0 .net *"_ivl_5", 0 0, L_0x18e8b910;  1 drivers
L_0x18e8b910 .part L_0x18e87b70, 12, 1;
L_0x18e8b9b0 .part L_0x18e88610, 12, 1;
S_0x18d707d0 .scope generate, "genblk1[13]" "genblk1[13]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d709d0 .param/l "i" 1 4 33, +C4<01101>;
S_0x18d6dcb0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d707d0;
 .timescale 0 0;
v0x18d6de90_0 .net *"_ivl_11", 0 0, L_0x18e8baf0;  1 drivers
v0x18e0c3b0_0 .net *"_ivl_5", 0 0, L_0x18e8ba50;  1 drivers
L_0x18e8ba50 .part L_0x18e87b70, 13, 1;
L_0x18e8baf0 .part L_0x18e88610, 13, 1;
S_0x18d68a40 .scope generate, "genblk1[14]" "genblk1[14]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d68bf0 .param/l "i" 1 4 33, +C4<01110>;
S_0x18d684d0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d68a40;
 .timescale 0 0;
S_0x18d65f20 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d684d0;
 .timescale 0 0;
L_0x18e8bd80 .part L_0x18e87b70, 14, 1;
L_0x18e8be20 .part L_0x18e87b70, 12, 1;
L_0x18e8bf10 .part L_0x18e88610, 14, 1;
L_0x18e8c000 .part L_0x18e88610, 12, 1;
S_0x18d601d0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d65f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8bb90 .functor AND 1, L_0x18e8bd80, L_0x18e8be20, C4<1>, C4<1>;
L_0x18e8bc00 .functor AND 1, L_0x18e8bd80, L_0x18e8c000, C4<1>, C4<1>;
L_0x18e8bcc0 .functor OR 1, L_0x18e8bc00, L_0x18e8bf10, C4<0>, C4<0>;
v0x18e0cee0_0 .net "g", 0 0, L_0x18e8bf10;  1 drivers
v0x18e0df20_0 .net "g_next", 0 0, L_0x18e8bcc0;  1 drivers
v0x18e0da10_0 .net "g_or", 0 0, L_0x18e8bc00;  1 drivers
v0x18e0ea50_0 .net "g_prev", 0 0, L_0x18e8c000;  1 drivers
v0x18e0e540_0 .net "p", 0 0, L_0x18e8bd80;  1 drivers
v0x18e0f580_0 .net "p_next", 0 0, L_0x18e8bb90;  1 drivers
v0x18e0f070_0 .net "p_prev", 0 0, L_0x18e8be20;  1 drivers
S_0x18d5dc20 .scope generate, "genblk1[15]" "genblk1[15]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d5de20 .param/l "i" 1 4 33, +C4<01111>;
S_0x18d5d6b0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d5dc20;
 .timescale 0 0;
S_0x18d58440 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d5d6b0;
 .timescale 0 0;
L_0x18e8c2e0 .part L_0x18e87b70, 15, 1;
L_0x18e8c380 .part L_0x18e87b70, 13, 1;
L_0x18e8c470 .part L_0x18e88610, 15, 1;
L_0x18e8c560 .part L_0x18e88610, 13, 1;
S_0x18d55920 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d58440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8c0f0 .functor AND 1, L_0x18e8c2e0, L_0x18e8c380, C4<1>, C4<1>;
L_0x18e8c160 .functor AND 1, L_0x18e8c2e0, L_0x18e8c560, C4<1>, C4<1>;
L_0x18e8c220 .functor OR 1, L_0x18e8c160, L_0x18e8c470, C4<0>, C4<0>;
v0x18d5d890_0 .net "g", 0 0, L_0x18e8c470;  1 drivers
v0x18e0fba0_0 .net "g_next", 0 0, L_0x18e8c220;  1 drivers
v0x18e10be0_0 .net "g_or", 0 0, L_0x18e8c160;  1 drivers
v0x18e106d0_0 .net "g_prev", 0 0, L_0x18e8c560;  1 drivers
v0x18e11710_0 .net "p", 0 0, L_0x18e8c2e0;  1 drivers
v0x18e11200_0 .net "p_next", 0 0, L_0x18e8c0f0;  1 drivers
v0x18e12240_0 .net "p_prev", 0 0, L_0x18e8c380;  1 drivers
S_0x18d553b0 .scope generate, "genblk1[16]" "genblk1[16]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d555b0 .param/l "i" 1 4 33, +C4<010000>;
S_0x18d3f5b0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d553b0;
 .timescale 0 0;
v0x18d3f790_0 .net *"_ivl_11", 0 0, L_0x18e8c6f0;  1 drivers
v0x18e11d30_0 .net *"_ivl_5", 0 0, L_0x18e8c650;  1 drivers
L_0x18e8c650 .part L_0x18e87b70, 16, 1;
L_0x18e8c6f0 .part L_0x18e88610, 16, 1;
S_0x18d4b050 .scope generate, "genblk1[17]" "genblk1[17]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d4b200 .param/l "i" 1 4 33, +C4<010001>;
S_0x18d47440 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d4b050;
 .timescale 0 0;
v0x18d475f0_0 .net *"_ivl_11", 0 0, L_0x18e8c830;  1 drivers
v0x18e12d70_0 .net *"_ivl_5", 0 0, L_0x18e8c790;  1 drivers
L_0x18e8c790 .part L_0x18e87b70, 17, 1;
L_0x18e8c830 .part L_0x18e88610, 17, 1;
S_0x18d46ed0 .scope generate, "genblk1[18]" "genblk1[18]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d470d0 .param/l "i" 1 4 33, +C4<010010>;
S_0x18d432c0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d46ed0;
 .timescale 0 0;
S_0x18d42d50 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d432c0;
 .timescale 0 0;
L_0x18e8cac0 .part L_0x18e87b70, 18, 1;
L_0x18e8cb60 .part L_0x18e87b70, 16, 1;
L_0x18e8cc50 .part L_0x18e88610, 18, 1;
L_0x18e8cd40 .part L_0x18e88610, 16, 1;
S_0x18d3ebd0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d42d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8c8d0 .functor AND 1, L_0x18e8cac0, L_0x18e8cb60, C4<1>, C4<1>;
L_0x18e8c940 .functor AND 1, L_0x18e8cac0, L_0x18e8cd40, C4<1>, C4<1>;
L_0x18e8ca00 .functor OR 1, L_0x18e8c940, L_0x18e8cc50, C4<0>, C4<0>;
v0x18d434a0_0 .net "g", 0 0, L_0x18e8cc50;  1 drivers
v0x18e138a0_0 .net "g_next", 0 0, L_0x18e8ca00;  1 drivers
v0x18e13390_0 .net "g_or", 0 0, L_0x18e8c940;  1 drivers
v0x18e143d0_0 .net "g_prev", 0 0, L_0x18e8cd40;  1 drivers
v0x18e14f00_0 .net "p", 0 0, L_0x18e8cac0;  1 drivers
v0x18e149f0_0 .net "p_next", 0 0, L_0x18e8c8d0;  1 drivers
v0x18e15a30_0 .net "p_prev", 0 0, L_0x18e8cb60;  1 drivers
S_0x18d3afc0 .scope generate, "genblk1[19]" "genblk1[19]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d3b1c0 .param/l "i" 1 4 33, +C4<010011>;
S_0x18d3aa50 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d3afc0;
 .timescale 0 0;
S_0x18d36e40 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d3aa50;
 .timescale 0 0;
L_0x18e8d020 .part L_0x18e87b70, 19, 1;
L_0x18e8d0c0 .part L_0x18e87b70, 17, 1;
L_0x18e8d1b0 .part L_0x18e88610, 19, 1;
L_0x18e8d2a0 .part L_0x18e88610, 17, 1;
S_0x18d368d0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d36e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8ce30 .functor AND 1, L_0x18e8d020, L_0x18e8d0c0, C4<1>, C4<1>;
L_0x18e8cea0 .functor AND 1, L_0x18e8d020, L_0x18e8d2a0, C4<1>, C4<1>;
L_0x18e8cf60 .functor OR 1, L_0x18e8cea0, L_0x18e8d1b0, C4<0>, C4<0>;
v0x18d3ac30_0 .net "g", 0 0, L_0x18e8d1b0;  1 drivers
v0x18e16560_0 .net "g_next", 0 0, L_0x18e8cf60;  1 drivers
v0x18e16050_0 .net "g_or", 0 0, L_0x18e8cea0;  1 drivers
v0x18e17090_0 .net "g_prev", 0 0, L_0x18e8d2a0;  1 drivers
v0x18e16b80_0 .net "p", 0 0, L_0x18e8d020;  1 drivers
v0x18e19b50_0 .net "p_next", 0 0, L_0x18e8ce30;  1 drivers
v0x18e1c390_0 .net "p_prev", 0 0, L_0x18e8d0c0;  1 drivers
S_0x18d32750 .scope generate, "genblk1[20]" "genblk1[20]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d32950 .param/l "i" 1 4 33, +C4<010100>;
S_0x18d2a9c0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d32750;
 .timescale 0 0;
v0x18d2aba0_0 .net *"_ivl_11", 0 0, L_0x18e8d840;  1 drivers
v0x18e1ebd0_0 .net *"_ivl_5", 0 0, L_0x18e8d390;  1 drivers
L_0x18e8d390 .part L_0x18e87b70, 20, 1;
L_0x18e8d840 .part L_0x18e88610, 20, 1;
S_0x18d2a450 .scope generate, "genblk1[21]" "genblk1[21]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d2a600 .param/l "i" 1 4 33, +C4<010101>;
S_0x18d262d0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d2a450;
 .timescale 0 0;
v0x18d26480_0 .net *"_ivl_11", 0 0, L_0x18e8dd90;  1 drivers
v0x18e21410_0 .net *"_ivl_5", 0 0, L_0x18e8dcf0;  1 drivers
L_0x18e8dcf0 .part L_0x18e87b70, 21, 1;
L_0x18e8dd90 .part L_0x18e88610, 21, 1;
S_0x18d226c0 .scope generate, "genblk1[22]" "genblk1[22]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d228c0 .param/l "i" 1 4 33, +C4<010110>;
S_0x18d22150 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d226c0;
 .timescale 0 0;
S_0x18d1e540 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d22150;
 .timescale 0 0;
L_0x18e8e020 .part L_0x18e87b70, 22, 1;
L_0x18e8e0c0 .part L_0x18e87b70, 20, 1;
L_0x18e8e1b0 .part L_0x18e88610, 22, 1;
L_0x18e8e2a0 .part L_0x18e88610, 20, 1;
S_0x18d1a3c0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d1e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8de30 .functor AND 1, L_0x18e8e020, L_0x18e8e0c0, C4<1>, C4<1>;
L_0x18e8dea0 .functor AND 1, L_0x18e8e020, L_0x18e8e2a0, C4<1>, C4<1>;
L_0x18e8df60 .functor OR 1, L_0x18e8dea0, L_0x18e8e1b0, C4<0>, C4<0>;
v0x18d22330_0 .net "g", 0 0, L_0x18e8e1b0;  1 drivers
v0x18e26490_0 .net "g_next", 0 0, L_0x18e8df60;  1 drivers
v0x18e28cd0_0 .net "g_or", 0 0, L_0x18e8dea0;  1 drivers
v0x18e2b510_0 .net "g_prev", 0 0, L_0x18e8e2a0;  1 drivers
v0x18e2dd50_0 .net "p", 0 0, L_0x18e8e020;  1 drivers
v0x18e30590_0 .net "p_next", 0 0, L_0x18e8de30;  1 drivers
v0x18e32dd0_0 .net "p_prev", 0 0, L_0x18e8e0c0;  1 drivers
S_0x18d16240 .scope generate, "genblk1[23]" "genblk1[23]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d16440 .param/l "i" 1 4 33, +C4<010111>;
S_0x18d15cd0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d16240;
 .timescale 0 0;
S_0x18d0a210 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d15cd0;
 .timescale 0 0;
L_0x18e8e580 .part L_0x18e87b70, 23, 1;
L_0x18e8e620 .part L_0x18e87b70, 21, 1;
L_0x18e8e710 .part L_0x18e88610, 23, 1;
L_0x18e8e800 .part L_0x18e88610, 21, 1;
S_0x18d07550 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d0a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8e390 .functor AND 1, L_0x18e8e580, L_0x18e8e620, C4<1>, C4<1>;
L_0x18e8e400 .functor AND 1, L_0x18e8e580, L_0x18e8e800, C4<1>, C4<1>;
L_0x18e8e4c0 .functor OR 1, L_0x18e8e400, L_0x18e8e710, C4<0>, C4<0>;
v0x18d15eb0_0 .net "g", 0 0, L_0x18e8e710;  1 drivers
v0x18e37e50_0 .net "g_next", 0 0, L_0x18e8e4c0;  1 drivers
v0x18e3a690_0 .net "g_or", 0 0, L_0x18e8e400;  1 drivers
v0x18e3fba0_0 .net "g_prev", 0 0, L_0x18e8e800;  1 drivers
v0x18e45410_0 .net "p", 0 0, L_0x18e8e580;  1 drivers
v0x18e46920_0 .net "p_next", 0 0, L_0x18e8e390;  1 drivers
v0x18e47e30_0 .net "p_prev", 0 0, L_0x18e8e620;  1 drivers
S_0x18d04890 .scope generate, "genblk1[24]" "genblk1[24]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d04a90 .param/l "i" 1 4 33, +C4<011000>;
S_0x18d03230 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d04890;
 .timescale 0 0;
v0x18d03410_0 .net *"_ivl_11", 0 0, L_0x18e8e990;  1 drivers
v0x18e49340_0 .net *"_ivl_5", 0 0, L_0x18e8e8f0;  1 drivers
L_0x18e8e8f0 .part L_0x18e87b70, 24, 1;
L_0x18e8e990 .part L_0x18e88610, 24, 1;
S_0x18d01bd0 .scope generate, "genblk1[25]" "genblk1[25]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18d01d80 .param/l "i" 1 4 33, +C4<011001>;
S_0x18d00570 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d01bd0;
 .timescale 0 0;
v0x18d00720_0 .net *"_ivl_11", 0 0, L_0x18e8ead0;  1 drivers
v0x18e4a850_0 .net *"_ivl_5", 0 0, L_0x18e8ea30;  1 drivers
L_0x18e8ea30 .part L_0x18e87b70, 25, 1;
L_0x18e8ead0 .part L_0x18e88610, 25, 1;
S_0x18cfef10 .scope generate, "genblk1[26]" "genblk1[26]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18cff110 .param/l "i" 1 4 33, +C4<011010>;
S_0x18cfd8b0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18cfef10;
 .timescale 0 0;
S_0x18cf9590 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18cfd8b0;
 .timescale 0 0;
L_0x18e8ed60 .part L_0x18e87b70, 26, 1;
L_0x18e8ee00 .part L_0x18e87b70, 24, 1;
L_0x18e8eef0 .part L_0x18e88610, 26, 1;
L_0x18e8efe0 .part L_0x18e88610, 24, 1;
S_0x18cf7f30 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18cf9590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8eb70 .functor AND 1, L_0x18e8ed60, L_0x18e8ee00, C4<1>, C4<1>;
L_0x18e8ebe0 .functor AND 1, L_0x18e8ed60, L_0x18e8efe0, C4<1>, C4<1>;
L_0x18e8eca0 .functor OR 1, L_0x18e8ebe0, L_0x18e8eef0, C4<0>, C4<0>;
v0x18cfda90_0 .net "g", 0 0, L_0x18e8eef0;  1 drivers
v0x18e4d270_0 .net "g_next", 0 0, L_0x18e8eca0;  1 drivers
v0x18e4e780_0 .net "g_or", 0 0, L_0x18e8ebe0;  1 drivers
v0x18e4fc90_0 .net "g_prev", 0 0, L_0x18e8efe0;  1 drivers
v0x18e511a0_0 .net "p", 0 0, L_0x18e8ed60;  1 drivers
v0x18e526b0_0 .net "p_next", 0 0, L_0x18e8eb70;  1 drivers
v0x18e53bc0_0 .net "p_prev", 0 0, L_0x18e8ee00;  1 drivers
S_0x18cf68d0 .scope generate, "genblk1[27]" "genblk1[27]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18cf6ad0 .param/l "i" 1 4 33, +C4<011011>;
S_0x18cf3c10 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18cf68d0;
 .timescale 0 0;
S_0x18cf25b0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18cf3c10;
 .timescale 0 0;
L_0x18e8f2c0 .part L_0x18e87b70, 27, 1;
L_0x18e8f360 .part L_0x18e87b70, 25, 1;
L_0x18e8f450 .part L_0x18e88610, 27, 1;
L_0x18e8f540 .part L_0x18e88610, 25, 1;
S_0x18cf0f50 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18cf25b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8f0d0 .functor AND 1, L_0x18e8f2c0, L_0x18e8f360, C4<1>, C4<1>;
L_0x18e8f140 .functor AND 1, L_0x18e8f2c0, L_0x18e8f540, C4<1>, C4<1>;
L_0x18e8f200 .functor OR 1, L_0x18e8f140, L_0x18e8f450, C4<0>, C4<0>;
v0x18cf3df0_0 .net "g", 0 0, L_0x18e8f450;  1 drivers
v0x18e565e0_0 .net "g_next", 0 0, L_0x18e8f200;  1 drivers
v0x18e57af0_0 .net "g_or", 0 0, L_0x18e8f140;  1 drivers
v0x18e59000_0 .net "g_prev", 0 0, L_0x18e8f540;  1 drivers
v0x18e5a510_0 .net "p", 0 0, L_0x18e8f2c0;  1 drivers
v0x18e5ba20_0 .net "p_next", 0 0, L_0x18e8f0d0;  1 drivers
v0x18e5cf30_0 .net "p_prev", 0 0, L_0x18e8f360;  1 drivers
S_0x18cef8f0 .scope generate, "genblk1[28]" "genblk1[28]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18cefaf0 .param/l "i" 1 4 33, +C4<011100>;
S_0x18cee290 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18cef8f0;
 .timescale 0 0;
v0x18cee470_0 .net *"_ivl_11", 0 0, L_0x18e8f6d0;  1 drivers
v0x18e5e440_0 .net *"_ivl_5", 0 0, L_0x18e8f630;  1 drivers
L_0x18e8f630 .part L_0x18e87b70, 28, 1;
L_0x18e8f6d0 .part L_0x18e88610, 28, 1;
S_0x18cecc30 .scope generate, "genblk1[29]" "genblk1[29]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18cecde0 .param/l "i" 1 4 33, +C4<011101>;
S_0x18ceb5d0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18cecc30;
 .timescale 0 0;
v0x18ceb780_0 .net *"_ivl_11", 0 0, L_0x18e8f810;  1 drivers
v0x18e5f950_0 .net *"_ivl_5", 0 0, L_0x18e8f770;  1 drivers
L_0x18e8f770 .part L_0x18e87b70, 29, 1;
L_0x18e8f810 .part L_0x18e88610, 29, 1;
S_0x18ce9f70 .scope generate, "genblk1[30]" "genblk1[30]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18cea170 .param/l "i" 1 4 33, +C4<011110>;
S_0x18ce72b0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18ce9f70;
 .timescale 0 0;
S_0x18ce45f0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18ce72b0;
 .timescale 0 0;
L_0x18e8faa0 .part L_0x18e87b70, 30, 1;
L_0x18e8fb40 .part L_0x18e87b70, 28, 1;
L_0x18e8fc30 .part L_0x18e88610, 30, 1;
L_0x18e8fd20 .part L_0x18e88610, 28, 1;
S_0x18ce2f90 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18ce45f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8f8b0 .functor AND 1, L_0x18e8faa0, L_0x18e8fb40, C4<1>, C4<1>;
L_0x18e8f920 .functor AND 1, L_0x18e8faa0, L_0x18e8fd20, C4<1>, C4<1>;
L_0x18e8f9e0 .functor OR 1, L_0x18e8f920, L_0x18e8fc30, C4<0>, C4<0>;
v0x18ce7490_0 .net "g", 0 0, L_0x18e8fc30;  1 drivers
v0x18e62370_0 .net "g_next", 0 0, L_0x18e8f9e0;  1 drivers
v0x18e63880_0 .net "g_or", 0 0, L_0x18e8f920;  1 drivers
v0x18e64d90_0 .net "g_prev", 0 0, L_0x18e8fd20;  1 drivers
v0x18e662a0_0 .net "p", 0 0, L_0x18e8faa0;  1 drivers
v0x18e66720_0 .net "p_next", 0 0, L_0x18e8f8b0;  1 drivers
v0x18e3dcf0_0 .net "p_prev", 0 0, L_0x18e8fb40;  1 drivers
S_0x18e3e9d0 .scope generate, "genblk1[31]" "genblk1[31]" 4 33, 4 33 0, S_0x18df8a90;
 .timescale 0 0;
P_0x18e3ebd0 .param/l "i" 1 4 33, +C4<011111>;
S_0x18e3c190 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e3e9d0;
 .timescale 0 0;
S_0x18e39950 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e3c190;
 .timescale 0 0;
L_0x18e90000 .part L_0x18e87b70, 31, 1;
L_0x18e900a0 .part L_0x18e87b70, 29, 1;
L_0x18e90190 .part L_0x18e88610, 31, 1;
L_0x18e90280 .part L_0x18e88610, 29, 1;
LS_0x18e90370_0_0 .concat8 [ 1 1 1 1], L_0x18e890b0, L_0x18e89290, L_0x18e89730, L_0x18e89bd0;
LS_0x18e90370_0_4 .concat8 [ 1 1 1 1], L_0x18e89c70, L_0x18e89fd0, L_0x18e8a110, L_0x18e8a670;
LS_0x18e90370_0_8 .concat8 [ 1 1 1 1], L_0x18e8abd0, L_0x18e8ad10, L_0x18e8ae50, L_0x18e8b3b0;
LS_0x18e90370_0_12 .concat8 [ 1 1 1 1], L_0x18e8b910, L_0x18e8ba50, L_0x18e8bb90, L_0x18e8c0f0;
LS_0x18e90370_0_16 .concat8 [ 1 1 1 1], L_0x18e8c650, L_0x18e8c790, L_0x18e8c8d0, L_0x18e8ce30;
LS_0x18e90370_0_20 .concat8 [ 1 1 1 1], L_0x18e8d390, L_0x18e8dcf0, L_0x18e8de30, L_0x18e8e390;
LS_0x18e90370_0_24 .concat8 [ 1 1 1 1], L_0x18e8e8f0, L_0x18e8ea30, L_0x18e8eb70, L_0x18e8f0d0;
LS_0x18e90370_0_28 .concat8 [ 1 1 1 1], L_0x18e8f630, L_0x18e8f770, L_0x18e8f8b0, L_0x18e8fe10;
LS_0x18e90370_1_0 .concat8 [ 4 4 4 4], LS_0x18e90370_0_0, LS_0x18e90370_0_4, LS_0x18e90370_0_8, LS_0x18e90370_0_12;
LS_0x18e90370_1_4 .concat8 [ 4 4 4 4], LS_0x18e90370_0_16, LS_0x18e90370_0_20, LS_0x18e90370_0_24, LS_0x18e90370_0_28;
L_0x18e90370 .concat8 [ 16 16 0 0], LS_0x18e90370_1_0, LS_0x18e90370_1_4;
LS_0x18e90e10_0_0 .concat8 [ 1 1 1 1], L_0x18e891a0, L_0x18e89330, L_0x18e89440, L_0x18e89840;
LS_0x18e90e10_0_4 .concat8 [ 1 1 1 1], L_0x18e89e20, L_0x18e8a070, L_0x18e8a240, L_0x18e8a7a0;
LS_0x18e90e10_0_8 .concat8 [ 1 1 1 1], L_0x18e8ac70, L_0x18e8adb0, L_0x18e8af80, L_0x18e8b4e0;
LS_0x18e90e10_0_12 .concat8 [ 1 1 1 1], L_0x18e8b9b0, L_0x18e8baf0, L_0x18e8bcc0, L_0x18e8c220;
LS_0x18e90e10_0_16 .concat8 [ 1 1 1 1], L_0x18e8c6f0, L_0x18e8c830, L_0x18e8ca00, L_0x18e8cf60;
LS_0x18e90e10_0_20 .concat8 [ 1 1 1 1], L_0x18e8d840, L_0x18e8dd90, L_0x18e8df60, L_0x18e8e4c0;
LS_0x18e90e10_0_24 .concat8 [ 1 1 1 1], L_0x18e8e990, L_0x18e8ead0, L_0x18e8eca0, L_0x18e8f200;
LS_0x18e90e10_0_28 .concat8 [ 1 1 1 1], L_0x18e8f6d0, L_0x18e8f810, L_0x18e8f9e0, L_0x18e8ff40;
LS_0x18e90e10_1_0 .concat8 [ 4 4 4 4], LS_0x18e90e10_0_0, LS_0x18e90e10_0_4, LS_0x18e90e10_0_8, LS_0x18e90e10_0_12;
LS_0x18e90e10_1_4 .concat8 [ 4 4 4 4], LS_0x18e90e10_0_16, LS_0x18e90e10_0_20, LS_0x18e90e10_0_24, LS_0x18e90e10_0_28;
L_0x18e90e10 .concat8 [ 16 16 0 0], LS_0x18e90e10_1_0, LS_0x18e90e10_1_4;
S_0x18e37110 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18e39950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e8fe10 .functor AND 1, L_0x18e90000, L_0x18e900a0, C4<1>, C4<1>;
L_0x18e8fe80 .functor AND 1, L_0x18e90000, L_0x18e90280, C4<1>, C4<1>;
L_0x18e8ff40 .functor OR 1, L_0x18e8fe80, L_0x18e90190, C4<0>, C4<0>;
v0x18e3c370_0 .net "g", 0 0, L_0x18e90190;  1 drivers
v0x18e3b4b0_0 .net "g_next", 0 0, L_0x18e8ff40;  1 drivers
v0x18e38c70_0 .net "g_or", 0 0, L_0x18e8fe80;  1 drivers
v0x18e38d10_0 .net "g_prev", 0 0, L_0x18e90280;  1 drivers
v0x18e36430_0 .net "p", 0 0, L_0x18e90000;  1 drivers
v0x18e33bf0_0 .net "p_next", 0 0, L_0x18e8fe10;  1 drivers
v0x18e313b0_0 .net "p_prev", 0 0, L_0x18e900a0;  1 drivers
S_0x18e348d0 .scope generate, "genblk2[3]" "genblk2[3]" 4 32, 4 32 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e34ad0 .param/l "k" 1 4 32, +C4<011>;
S_0x18e32090 .scope generate, "genblk1[0]" "genblk1[0]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18e32290 .param/l "i" 1 4 33, +C4<00>;
S_0x18e2f850 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e32090;
 .timescale 0 0;
v0x18e2fa30_0 .net *"_ivl_11", 0 0, L_0x18e919a0;  1 drivers
v0x18e2eb70_0 .net *"_ivl_5", 0 0, L_0x18e918b0;  1 drivers
L_0x18e918b0 .part L_0x18e90370, 0, 1;
L_0x18e919a0 .part L_0x18e90e10, 0, 1;
S_0x18e2d010 .scope generate, "genblk1[1]" "genblk1[1]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dc2440 .param/l "i" 1 4 33, +C4<01>;
S_0x18e2a7d0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e2d010;
 .timescale 0 0;
v0x18e2a9b0_0 .net *"_ivl_11", 0 0, L_0x18e91b30;  1 drivers
v0x18e2c330_0 .net *"_ivl_5", 0 0, L_0x18e91a90;  1 drivers
L_0x18e91a90 .part L_0x18e90370, 1, 1;
L_0x18e91b30 .part L_0x18e90e10, 1, 1;
S_0x18e27f90 .scope generate, "genblk1[2]" "genblk1[2]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18e28190 .param/l "i" 1 4 33, +C4<010>;
S_0x18e25750 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e27f90;
 .timescale 0 0;
v0x18e25930_0 .net *"_ivl_11", 0 0, L_0x18e91c70;  1 drivers
v0x18e29af0_0 .net *"_ivl_5", 0 0, L_0x18e91bd0;  1 drivers
L_0x18e91bd0 .part L_0x18e90370, 2, 1;
L_0x18e91c70 .part L_0x18e90e10, 2, 1;
S_0x18e22f10 .scope generate, "genblk1[3]" "genblk1[3]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18e230c0 .param/l "i" 1 4 33, +C4<011>;
S_0x18e206d0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e22f10;
 .timescale 0 0;
v0x18e208b0_0 .net *"_ivl_11", 0 0, L_0x18e91db0;  1 drivers
v0x18e272b0_0 .net *"_ivl_5", 0 0, L_0x18e91d10;  1 drivers
L_0x18e91d10 .part L_0x18e90370, 3, 1;
L_0x18e91db0 .part L_0x18e90e10, 3, 1;
S_0x18e1de90 .scope generate, "genblk1[4]" "genblk1[4]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dcbd10 .param/l "i" 1 4 33, +C4<0100>;
S_0x18e1b650 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e1de90;
 .timescale 0 0;
S_0x18e18e10 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e1b650;
 .timescale 0 0;
v0x18e1d1b0_0 .net *"_ivl_17", 0 0, L_0x18e921b0;  1 drivers
L_0x18e91f30 .part L_0x18e90370, 4, 1;
L_0x18e91fd0 .part L_0x18e90e10, 4, 1;
L_0x18e920c0 .part L_0x18e90e10, 0, 1;
L_0x18e921b0 .part L_0x18e90370, 4, 1;
S_0x18dffe90 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e18e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e91e50 .functor AND 1, L_0x18e91f30, L_0x18e920c0, C4<1>, C4<1>;
L_0x18e91ec0 .functor OR 1, L_0x18e91e50, L_0x18e91fd0, C4<0>, C4<0>;
v0x18e1b830_0 .net "g", 0 0, L_0x18e91fd0;  1 drivers
v0x18e24a70_0 .net "g_next", 0 0, L_0x18e91ec0;  1 drivers
v0x18e22230_0 .net "g_or", 0 0, L_0x18e91e50;  1 drivers
v0x18e222d0_0 .net "g_prev", 0 0, L_0x18e920c0;  1 drivers
v0x18e1f9f0_0 .net "p", 0 0, L_0x18e91f30;  1 drivers
S_0x18dfd370 .scope generate, "genblk1[5]" "genblk1[5]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dfd520 .param/l "i" 1 4 33, +C4<0101>;
S_0x18dfa850 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18dfd370;
 .timescale 0 0;
S_0x18df7d30 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18dfa850;
 .timescale 0 0;
v0x18e06ba0_0 .net *"_ivl_17", 0 0, L_0x18e92870;  1 drivers
L_0x18e92380 .part L_0x18e90370, 5, 1;
L_0x18e92580 .part L_0x18e90e10, 5, 1;
L_0x18e92780 .part L_0x18e90e10, 1, 1;
L_0x18e92870 .part L_0x18e90370, 5, 1;
S_0x18df5210 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18df7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e92250 .functor AND 1, L_0x18e92380, L_0x18e92780, C4<1>, C4<1>;
L_0x18e922c0 .functor OR 1, L_0x18e92250, L_0x18e92580, C4<0>, C4<0>;
v0x18dfaa30_0 .net "g", 0 0, L_0x18e92580;  1 drivers
v0x18e1a970_0 .net "g_next", 0 0, L_0x18e922c0;  1 drivers
v0x18e18130_0 .net "g_or", 0 0, L_0x18e92250;  1 drivers
v0x18e181d0_0 .net "g_prev", 0 0, L_0x18e92780;  1 drivers
v0x18e07540_0 .net "p", 0 0, L_0x18e92380;  1 drivers
S_0x18df26f0 .scope generate, "genblk1[6]" "genblk1[6]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18df28a0 .param/l "i" 1 4 33, +C4<0110>;
S_0x18defbd0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18df26f0;
 .timescale 0 0;
S_0x18de2560 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18defbd0;
 .timescale 0 0;
v0x18ddc800_0 .net *"_ivl_17", 0 0, L_0x18e92d10;  1 drivers
L_0x18e92a40 .part L_0x18e90370, 6, 1;
L_0x18e92b30 .part L_0x18e90e10, 6, 1;
L_0x18e92c20 .part L_0x18e90e10, 2, 1;
L_0x18e92d10 .part L_0x18e90370, 6, 1;
S_0x18ddfd20 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18de2560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e92910 .functor AND 1, L_0x18e92a40, L_0x18e92c20, C4<1>, C4<1>;
L_0x18e92980 .functor OR 1, L_0x18e92910, L_0x18e92b30, C4<0>, C4<0>;
v0x18defdb0_0 .net "g", 0 0, L_0x18e92b30;  1 drivers
v0x18e062a0_0 .net "g_next", 0 0, L_0x18e92980;  1 drivers
v0x18de1880_0 .net "g_or", 0 0, L_0x18e92910;  1 drivers
v0x18de1920_0 .net "g_prev", 0 0, L_0x18e92c20;  1 drivers
v0x18ddf040_0 .net "p", 0 0, L_0x18e92a40;  1 drivers
S_0x18ddd4e0 .scope generate, "genblk1[7]" "genblk1[7]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18ddd690 .param/l "i" 1 4 33, +C4<0111>;
S_0x18ddaca0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18ddd4e0;
 .timescale 0 0;
S_0x18dd8460 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18ddaca0;
 .timescale 0 0;
v0x18dd2700_0 .net *"_ivl_17", 0 0, L_0x18e931b0;  1 drivers
L_0x18e92ee0 .part L_0x18e90370, 7, 1;
L_0x18e92fd0 .part L_0x18e90e10, 7, 1;
L_0x18e930c0 .part L_0x18e90e10, 3, 1;
L_0x18e931b0 .part L_0x18e90370, 7, 1;
S_0x18dd5c20 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18dd8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e92db0 .functor AND 1, L_0x18e92ee0, L_0x18e930c0, C4<1>, C4<1>;
L_0x18e92e20 .functor OR 1, L_0x18e92db0, L_0x18e92fd0, C4<0>, C4<0>;
v0x18ddae80_0 .net "g", 0 0, L_0x18e92fd0;  1 drivers
v0x18dd9fc0_0 .net "g_next", 0 0, L_0x18e92e20;  1 drivers
v0x18dd7780_0 .net "g_or", 0 0, L_0x18e92db0;  1 drivers
v0x18dd7820_0 .net "g_prev", 0 0, L_0x18e930c0;  1 drivers
v0x18dd4f40_0 .net "p", 0 0, L_0x18e92ee0;  1 drivers
S_0x18dd33e0 .scope generate, "genblk1[8]" "genblk1[8]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18e1e090 .param/l "i" 1 4 33, +C4<01000>;
S_0x18dd0ba0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dd33e0;
 .timescale 0 0;
v0x18dd0d30_0 .net *"_ivl_11", 0 0, L_0x18e932f0;  1 drivers
v0x18dcfec0_0 .net *"_ivl_5", 0 0, L_0x18e93250;  1 drivers
L_0x18e93250 .part L_0x18e90370, 8, 1;
L_0x18e932f0 .part L_0x18e90e10, 8, 1;
S_0x18dc2fb0 .scope generate, "genblk1[9]" "genblk1[9]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dc31b0 .param/l "i" 1 4 33, +C4<01001>;
S_0x18dc0490 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dc2fb0;
 .timescale 0 0;
v0x18dc0670_0 .net *"_ivl_11", 0 0, L_0x18e93430;  1 drivers
v0x18dca5d0_0 .net *"_ivl_5", 0 0, L_0x18e93390;  1 drivers
L_0x18e93390 .part L_0x18e90370, 9, 1;
L_0x18e93430 .part L_0x18e90e10, 9, 1;
S_0x18dbd970 .scope generate, "genblk1[10]" "genblk1[10]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dbdb70 .param/l "i" 1 4 33, +C4<01010>;
S_0x18db54d0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dbd970;
 .timescale 0 0;
v0x18db56b0_0 .net *"_ivl_11", 0 0, L_0x18e93570;  1 drivers
v0x18dc9c30_0 .net *"_ivl_5", 0 0, L_0x18e934d0;  1 drivers
L_0x18e934d0 .part L_0x18e90370, 10, 1;
L_0x18e93570 .part L_0x18e90e10, 10, 1;
S_0x18db29b0 .scope generate, "genblk1[11]" "genblk1[11]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18db2b60 .param/l "i" 1 4 33, +C4<01011>;
S_0x18dafe90 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18db29b0;
 .timescale 0 0;
v0x18db0070_0 .net *"_ivl_11", 0 0, L_0x18e936b0;  1 drivers
v0x18dc9330_0 .net *"_ivl_5", 0 0, L_0x18e93610;  1 drivers
L_0x18e93610 .part L_0x18e90370, 11, 1;
L_0x18e936b0 .part L_0x18e90e10, 11, 1;
S_0x18dad370 .scope generate, "genblk1[12]" "genblk1[12]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dad570 .param/l "i" 1 4 33, +C4<01100>;
S_0x18da4ed0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18dad370;
 .timescale 0 0;
S_0x18da23b0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18da4ed0;
 .timescale 0 0;
L_0x18e93940 .part L_0x18e90370, 12, 1;
L_0x18e939e0 .part L_0x18e90370, 8, 1;
L_0x18e93ad0 .part L_0x18e90e10, 12, 1;
L_0x18e93bc0 .part L_0x18e90e10, 8, 1;
S_0x18d9f890 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18da23b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e93750 .functor AND 1, L_0x18e93940, L_0x18e939e0, C4<1>, C4<1>;
L_0x18e937c0 .functor AND 1, L_0x18e93940, L_0x18e93bc0, C4<1>, C4<1>;
L_0x18e93880 .functor OR 1, L_0x18e937c0, L_0x18e93ad0, C4<0>, C4<0>;
v0x18da50b0_0 .net "g", 0 0, L_0x18e93ad0;  1 drivers
v0x18da2590_0 .net "g_next", 0 0, L_0x18e93880;  1 drivers
v0x18db9a00_0 .net "g_or", 0 0, L_0x18e937c0;  1 drivers
v0x18d943a0_0 .net "g_prev", 0 0, L_0x18e93bc0;  1 drivers
v0x18d91bf0_0 .net "p", 0 0, L_0x18e93940;  1 drivers
v0x18d8f440_0 .net "p_next", 0 0, L_0x18e93750;  1 drivers
v0x18d8bb10_0 .net "p_prev", 0 0, L_0x18e939e0;  1 drivers
S_0x18d9cd70 .scope generate, "genblk1[13]" "genblk1[13]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d9cf70 .param/l "i" 1 4 33, +C4<01101>;
S_0x18d95080 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d9cd70;
 .timescale 0 0;
S_0x18d928d0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d95080;
 .timescale 0 0;
L_0x18e93ea0 .part L_0x18e90370, 13, 1;
L_0x18e93f40 .part L_0x18e90370, 9, 1;
L_0x18e94030 .part L_0x18e90e10, 13, 1;
L_0x18e94120 .part L_0x18e90e10, 9, 1;
S_0x18d90120 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d928d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e93cb0 .functor AND 1, L_0x18e93ea0, L_0x18e93f40, C4<1>, C4<1>;
L_0x18e93d20 .functor AND 1, L_0x18e93ea0, L_0x18e94120, C4<1>, C4<1>;
L_0x18e93de0 .functor OR 1, L_0x18e93d20, L_0x18e94030, C4<0>, C4<0>;
v0x18d95260_0 .net "g", 0 0, L_0x18e94030;  1 drivers
v0x18d50730_0 .net "g_next", 0 0, L_0x18e93de0;  1 drivers
v0x18d13320_0 .net "g_or", 0 0, L_0x18e93d20;  1 drivers
v0x18d133c0_0 .net "g_prev", 0 0, L_0x18e94120;  1 drivers
v0x18d0f4e0_0 .net "p", 0 0, L_0x18e93ea0;  1 drivers
v0x18e13e90_0 .net "p_next", 0 0, L_0x18e93cb0;  1 drivers
v0x18e13f50_0 .net "p_prev", 0 0, L_0x18e93f40;  1 drivers
S_0x18d8d970 .scope generate, "genblk1[14]" "genblk1[14]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d8db70 .param/l "i" 1 4 33, +C4<01110>;
S_0x18d87fb0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d8d970;
 .timescale 0 0;
S_0x18d85490 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d87fb0;
 .timescale 0 0;
L_0x18e94400 .part L_0x18e90370, 14, 1;
L_0x18e944a0 .part L_0x18e90370, 10, 1;
L_0x18e94590 .part L_0x18e90e10, 14, 1;
L_0x18e94680 .part L_0x18e90e10, 10, 1;
S_0x18d7fcb0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d85490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e94210 .functor AND 1, L_0x18e94400, L_0x18e944a0, C4<1>, C4<1>;
L_0x18e94280 .functor AND 1, L_0x18e94400, L_0x18e94680, C4<1>, C4<1>;
L_0x18e94340 .functor OR 1, L_0x18e94280, L_0x18e94590, C4<0>, C4<0>;
v0x18d88190_0 .net "g", 0 0, L_0x18e94590;  1 drivers
v0x18d85670_0 .net "g_next", 0 0, L_0x18e94340;  1 drivers
v0x18d45ee0_0 .net "g_or", 0 0, L_0x18e94280;  1 drivers
v0x18d45fa0_0 .net "g_prev", 0 0, L_0x18e94680;  1 drivers
v0x18d41d60_0 .net "p", 0 0, L_0x18e94400;  1 drivers
v0x18d41e20_0 .net "p_next", 0 0, L_0x18e94210;  1 drivers
v0x18d3dbe0_0 .net "p_prev", 0 0, L_0x18e944a0;  1 drivers
S_0x18d7d190 .scope generate, "genblk1[15]" "genblk1[15]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d7d340 .param/l "i" 1 4 33, +C4<01111>;
S_0x18d779b0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d7d190;
 .timescale 0 0;
S_0x18d74e90 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d779b0;
 .timescale 0 0;
L_0x18e94960 .part L_0x18e90370, 15, 1;
L_0x18e94a00 .part L_0x18e90370, 11, 1;
L_0x18e94af0 .part L_0x18e90e10, 15, 1;
L_0x18e94be0 .part L_0x18e90e10, 11, 1;
S_0x18d6f6b0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d74e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e94770 .functor AND 1, L_0x18e94960, L_0x18e94a00, C4<1>, C4<1>;
L_0x18e947e0 .functor AND 1, L_0x18e94960, L_0x18e94be0, C4<1>, C4<1>;
L_0x18e948a0 .functor OR 1, L_0x18e947e0, L_0x18e94af0, C4<0>, C4<0>;
v0x18d77b90_0 .net "g", 0 0, L_0x18e94af0;  1 drivers
v0x18d358e0_0 .net "g_next", 0 0, L_0x18e948a0;  1 drivers
v0x18d359a0_0 .net "g_or", 0 0, L_0x18e947e0;  1 drivers
v0x18d31760_0 .net "g_prev", 0 0, L_0x18e94be0;  1 drivers
v0x18d31820_0 .net "p", 0 0, L_0x18e94960;  1 drivers
v0x18d2d5e0_0 .net "p_next", 0 0, L_0x18e94770;  1 drivers
v0x18d2d6a0_0 .net "p_prev", 0 0, L_0x18e94a00;  1 drivers
S_0x18d6cb90 .scope generate, "genblk1[16]" "genblk1[16]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d29570 .param/l "i" 1 4 33, +C4<010000>;
S_0x18d673b0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d6cb90;
 .timescale 0 0;
v0x18d67590_0 .net *"_ivl_11", 0 0, L_0x18e94d70;  1 drivers
v0x18d252e0_0 .net *"_ivl_5", 0 0, L_0x18e94cd0;  1 drivers
L_0x18e94cd0 .part L_0x18e90370, 16, 1;
L_0x18e94d70 .part L_0x18e90e10, 16, 1;
S_0x18d64890 .scope generate, "genblk1[17]" "genblk1[17]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d64a90 .param/l "i" 1 4 33, +C4<010001>;
S_0x18d5f0b0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d64890;
 .timescale 0 0;
v0x18d5f290_0 .net *"_ivl_11", 0 0, L_0x18e94eb0;  1 drivers
v0x18d21160_0 .net *"_ivl_5", 0 0, L_0x18e94e10;  1 drivers
L_0x18e94e10 .part L_0x18e90370, 17, 1;
L_0x18e94eb0 .part L_0x18e90e10, 17, 1;
S_0x18d5c590 .scope generate, "genblk1[18]" "genblk1[18]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d5c790 .param/l "i" 1 4 33, +C4<010010>;
S_0x18d56db0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d5c590;
 .timescale 0 0;
v0x18d56f90_0 .net *"_ivl_11", 0 0, L_0x18e94ff0;  1 drivers
v0x18d1cfe0_0 .net *"_ivl_5", 0 0, L_0x18e94f50;  1 drivers
L_0x18e94f50 .part L_0x18e90370, 18, 1;
L_0x18e94ff0 .part L_0x18e90e10, 18, 1;
S_0x18d54290 .scope generate, "genblk1[19]" "genblk1[19]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d54440 .param/l "i" 1 4 33, +C4<010011>;
S_0x18d4f4e0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d54290;
 .timescale 0 0;
v0x18d4f6c0_0 .net *"_ivl_11", 0 0, L_0x18e95130;  1 drivers
v0x18d18e60_0 .net *"_ivl_5", 0 0, L_0x18e95090;  1 drivers
L_0x18e95090 .part L_0x18e90370, 19, 1;
L_0x18e95130 .part L_0x18e90e10, 19, 1;
S_0x18d659b0 .scope generate, "genblk1[20]" "genblk1[20]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d65bb0 .param/l "i" 1 4 33, +C4<010100>;
S_0x18d1dfb0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d659b0;
 .timescale 0 0;
S_0x18d12460 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d1dfb0;
 .timescale 0 0;
L_0x18e953c0 .part L_0x18e90370, 20, 1;
L_0x18e95460 .part L_0x18e90370, 16, 1;
L_0x18e95550 .part L_0x18e90e10, 20, 1;
L_0x18e95640 .part L_0x18e90e10, 16, 1;
S_0x18d11f90 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d12460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e951d0 .functor AND 1, L_0x18e953c0, L_0x18e95460, C4<1>, C4<1>;
L_0x18e95240 .functor AND 1, L_0x18e953c0, L_0x18e95640, C4<1>, C4<1>;
L_0x18e95300 .functor OR 1, L_0x18e95240, L_0x18e95550, C4<0>, C4<0>;
v0x18d12660_0 .net "g", 0 0, L_0x18e95550;  1 drivers
v0x18d12190_0 .net "g_next", 0 0, L_0x18e95300;  1 drivers
v0x18d1e190_0 .net "g_or", 0 0, L_0x18e95240;  1 drivers
v0x18d11100_0 .net "g_prev", 0 0, L_0x18e95640;  1 drivers
v0x18d111a0_0 .net "p", 0 0, L_0x18e953c0;  1 drivers
v0x18e66500_0 .net "p_next", 0 0, L_0x18e951d0;  1 drivers
v0x18e665a0_0 .net "p_prev", 0 0, L_0x18e95460;  1 drivers
S_0x18d08bb0 .scope generate, "genblk1[21]" "genblk1[21]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18d08db0 .param/l "i" 1 4 33, +C4<010101>;
S_0x18cfc250 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d08bb0;
 .timescale 0 0;
S_0x18e03ad0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18cfc250;
 .timescale 0 0;
L_0x18e95920 .part L_0x18e90370, 21, 1;
L_0x18e95dd0 .part L_0x18e90370, 17, 1;
L_0x18e95ec0 .part L_0x18e90e10, 21, 1;
L_0x18e963c0 .part L_0x18e90e10, 17, 1;
S_0x18e01480 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18e03ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e95730 .functor AND 1, L_0x18e95920, L_0x18e95dd0, C4<1>, C4<1>;
L_0x18e957a0 .functor AND 1, L_0x18e95920, L_0x18e963c0, C4<1>, C4<1>;
L_0x18e95860 .functor OR 1, L_0x18e957a0, L_0x18e95ec0, C4<0>, C4<0>;
v0x18e65e40_0 .net "g", 0 0, L_0x18e95ec0;  1 drivers
v0x18e03cd0_0 .net "g_next", 0 0, L_0x18e95860;  1 drivers
v0x18e01680_0 .net "g_or", 0 0, L_0x18e957a0;  1 drivers
v0x18cfc430_0 .net "g_prev", 0 0, L_0x18e963c0;  1 drivers
v0x18e659e0_0 .net "p", 0 0, L_0x18e95920;  1 drivers
v0x18e64ff0_0 .net "p_next", 0 0, L_0x18e95730;  1 drivers
v0x18e650b0_0 .net "p_prev", 0 0, L_0x18e95dd0;  1 drivers
S_0x18dfe960 .scope generate, "genblk1[22]" "genblk1[22]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dfeb60 .param/l "i" 1 4 33, +C4<010110>;
S_0x18dfe490 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18dfe960;
 .timescale 0 0;
S_0x18dfbe40 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18dfe490;
 .timescale 0 0;
L_0x18e966a0 .part L_0x18e90370, 22, 1;
L_0x18e96740 .part L_0x18e90370, 18, 1;
L_0x18e96830 .part L_0x18e90e10, 22, 1;
L_0x18e96920 .part L_0x18e90e10, 18, 1;
S_0x18dfb970 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18dfbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e964b0 .functor AND 1, L_0x18e966a0, L_0x18e96740, C4<1>, C4<1>;
L_0x18e96520 .functor AND 1, L_0x18e966a0, L_0x18e96920, C4<1>, C4<1>;
L_0x18e965e0 .functor OR 1, L_0x18e96520, L_0x18e96830, C4<0>, C4<0>;
v0x18dfc040_0 .net "g", 0 0, L_0x18e96830;  1 drivers
v0x18dfbb70_0 .net "g_next", 0 0, L_0x18e965e0;  1 drivers
v0x18e64860_0 .net "g_or", 0 0, L_0x18e96520;  1 drivers
v0x18e64900_0 .net "g_prev", 0 0, L_0x18e96920;  1 drivers
v0x18e644d0_0 .net "p", 0 0, L_0x18e966a0;  1 drivers
v0x18e63ae0_0 .net "p_next", 0 0, L_0x18e964b0;  1 drivers
v0x18e63ba0_0 .net "p_prev", 0 0, L_0x18e96740;  1 drivers
S_0x18df9320 .scope generate, "genblk1[23]" "genblk1[23]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18df9500 .param/l "i" 1 4 33, +C4<010111>;
S_0x18df8e50 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18df9320;
 .timescale 0 0;
S_0x18df6800 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18df8e50;
 .timescale 0 0;
L_0x18e96c00 .part L_0x18e90370, 23, 1;
L_0x18e96ca0 .part L_0x18e90370, 19, 1;
L_0x18e96d90 .part L_0x18e90e10, 23, 1;
L_0x18e96e80 .part L_0x18e90e10, 19, 1;
S_0x18df3ce0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18df6800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e96a10 .functor AND 1, L_0x18e96c00, L_0x18e96ca0, C4<1>, C4<1>;
L_0x18e96a80 .functor AND 1, L_0x18e96c00, L_0x18e96e80, C4<1>, C4<1>;
L_0x18e96b40 .functor OR 1, L_0x18e96a80, L_0x18e96d90, C4<0>, C4<0>;
v0x18e63420_0 .net "g", 0 0, L_0x18e96d90;  1 drivers
v0x18df9050_0 .net "g_next", 0 0, L_0x18e96b40;  1 drivers
v0x18df6a00_0 .net "g_or", 0 0, L_0x18e96a80;  1 drivers
v0x18df3ee0_0 .net "g_prev", 0 0, L_0x18e96e80;  1 drivers
v0x18e62fc0_0 .net "p", 0 0, L_0x18e96c00;  1 drivers
v0x18e625d0_0 .net "p_next", 0 0, L_0x18e96a10;  1 drivers
v0x18e62690_0 .net "p_prev", 0 0, L_0x18e96ca0;  1 drivers
S_0x18df3810 .scope generate, "genblk1[24]" "genblk1[24]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18df39f0 .param/l "i" 1 4 33, +C4<011000>;
S_0x18df11c0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18df3810;
 .timescale 0 0;
v0x18df13c0_0 .net *"_ivl_11", 0 0, L_0x18e97010;  1 drivers
v0x18e61e40_0 .net *"_ivl_5", 0 0, L_0x18e96f70;  1 drivers
L_0x18e96f70 .part L_0x18e90370, 24, 1;
L_0x18e97010 .part L_0x18e90e10, 24, 1;
S_0x18df0cf0 .scope generate, "genblk1[25]" "genblk1[25]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18df0ef0 .param/l "i" 1 4 33, +C4<011001>;
S_0x18dc6bf0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18df0cf0;
 .timescale 0 0;
v0x18dc6dd0_0 .net *"_ivl_11", 0 0, L_0x18e97150;  1 drivers
v0x18e61ab0_0 .net *"_ivl_5", 0 0, L_0x18e970b0;  1 drivers
L_0x18e970b0 .part L_0x18e90370, 25, 1;
L_0x18e97150 .part L_0x18e90e10, 25, 1;
S_0x18dc45a0 .scope generate, "genblk1[26]" "genblk1[26]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dc47a0 .param/l "i" 1 4 33, +C4<011010>;
S_0x18dc1a80 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dc45a0;
 .timescale 0 0;
v0x18dc1c60_0 .net *"_ivl_11", 0 0, L_0x18e97290;  1 drivers
v0x18e610c0_0 .net *"_ivl_5", 0 0, L_0x18e971f0;  1 drivers
L_0x18e971f0 .part L_0x18e90370, 26, 1;
L_0x18e97290 .part L_0x18e90e10, 26, 1;
S_0x18dc15b0 .scope generate, "genblk1[27]" "genblk1[27]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dc17b0 .param/l "i" 1 4 33, +C4<011011>;
S_0x18dbef60 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18dc15b0;
 .timescale 0 0;
v0x18dbf140_0 .net *"_ivl_11", 0 0, L_0x18e973d0;  1 drivers
v0x18e60930_0 .net *"_ivl_5", 0 0, L_0x18e97330;  1 drivers
L_0x18e97330 .part L_0x18e90370, 27, 1;
L_0x18e973d0 .part L_0x18e90e10, 27, 1;
S_0x18dbea90 .scope generate, "genblk1[28]" "genblk1[28]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18dbec40 .param/l "i" 1 4 33, +C4<011100>;
S_0x18db65f0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18dbea90;
 .timescale 0 0;
S_0x18db3fa0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18db65f0;
 .timescale 0 0;
L_0x18e97660 .part L_0x18e90370, 28, 1;
L_0x18e97700 .part L_0x18e90370, 24, 1;
L_0x18e977f0 .part L_0x18e90e10, 28, 1;
L_0x18e978e0 .part L_0x18e90e10, 24, 1;
S_0x18db3ad0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18db3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e97470 .functor AND 1, L_0x18e97660, L_0x18e97700, C4<1>, C4<1>;
L_0x18e974e0 .functor AND 1, L_0x18e97660, L_0x18e978e0, C4<1>, C4<1>;
L_0x18e975a0 .functor OR 1, L_0x18e974e0, L_0x18e977f0, C4<0>, C4<0>;
v0x18db3cd0_0 .net "g", 0 0, L_0x18e977f0;  1 drivers
v0x18e605a0_0 .net "g_next", 0 0, L_0x18e975a0;  1 drivers
v0x18e60660_0 .net "g_or", 0 0, L_0x18e974e0;  1 drivers
v0x18e5fbb0_0 .net "g_prev", 0 0, L_0x18e978e0;  1 drivers
v0x18e5fc70_0 .net "p", 0 0, L_0x18e97660;  1 drivers
v0x18e5f420_0 .net "p_next", 0 0, L_0x18e97470;  1 drivers
v0x18e5f4e0_0 .net "p_prev", 0 0, L_0x18e97700;  1 drivers
S_0x18db1480 .scope generate, "genblk1[29]" "genblk1[29]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18db1660 .param/l "i" 1 4 33, +C4<011101>;
S_0x18db0fb0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18db1480;
 .timescale 0 0;
S_0x18dae960 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18db0fb0;
 .timescale 0 0;
L_0x18e97bc0 .part L_0x18e90370, 29, 1;
L_0x18e97c60 .part L_0x18e90370, 25, 1;
L_0x18e97d50 .part L_0x18e90e10, 29, 1;
L_0x18e97e40 .part L_0x18e90e10, 25, 1;
S_0x18dae490 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18dae960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e979d0 .functor AND 1, L_0x18e97bc0, L_0x18e97c60, C4<1>, C4<1>;
L_0x18e97a40 .functor AND 1, L_0x18e97bc0, L_0x18e97e40, C4<1>, C4<1>;
L_0x18e97b00 .functor OR 1, L_0x18e97a40, L_0x18e97d50, C4<0>, C4<0>;
v0x18db11b0_0 .net "g", 0 0, L_0x18e97d50;  1 drivers
v0x18daeb60_0 .net "g_next", 0 0, L_0x18e97b00;  1 drivers
v0x18dae690_0 .net "g_or", 0 0, L_0x18e97a40;  1 drivers
v0x18e5f090_0 .net "g_prev", 0 0, L_0x18e97e40;  1 drivers
v0x18e5f150_0 .net "p", 0 0, L_0x18e97bc0;  1 drivers
v0x18e5e6a0_0 .net "p_next", 0 0, L_0x18e979d0;  1 drivers
v0x18e5e760_0 .net "p_prev", 0 0, L_0x18e97c60;  1 drivers
S_0x18da5ff0 .scope generate, "genblk1[30]" "genblk1[30]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18da61f0 .param/l "i" 1 4 33, +C4<011110>;
S_0x18da39a0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18da5ff0;
 .timescale 0 0;
S_0x18da34d0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18da39a0;
 .timescale 0 0;
L_0x18e98120 .part L_0x18e90370, 30, 1;
L_0x18e981c0 .part L_0x18e90370, 26, 1;
L_0x18e982b0 .part L_0x18e90e10, 30, 1;
L_0x18e983a0 .part L_0x18e90e10, 26, 1;
S_0x18da0e80 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18da34d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e97f30 .functor AND 1, L_0x18e98120, L_0x18e981c0, C4<1>, C4<1>;
L_0x18e97fa0 .functor AND 1, L_0x18e98120, L_0x18e983a0, C4<1>, C4<1>;
L_0x18e98060 .functor OR 1, L_0x18e97fa0, L_0x18e982b0, C4<0>, C4<0>;
v0x18da1080_0 .net "g", 0 0, L_0x18e982b0;  1 drivers
v0x18e5df10_0 .net "g_next", 0 0, L_0x18e98060;  1 drivers
v0x18e5dfd0_0 .net "g_or", 0 0, L_0x18e97fa0;  1 drivers
v0x18e5db80_0 .net "g_prev", 0 0, L_0x18e983a0;  1 drivers
v0x18e5dc40_0 .net "p", 0 0, L_0x18e98120;  1 drivers
v0x18e5d190_0 .net "p_next", 0 0, L_0x18e97f30;  1 drivers
v0x18e5d250_0 .net "p_prev", 0 0, L_0x18e981c0;  1 drivers
S_0x18da09b0 .scope generate, "genblk1[31]" "genblk1[31]" 4 33, 4 33 0, S_0x18e348d0;
 .timescale 0 0;
P_0x18da0b90 .param/l "i" 1 4 33, +C4<011111>;
S_0x18d9e360 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18da09b0;
 .timescale 0 0;
S_0x18d9de90 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d9e360;
 .timescale 0 0;
L_0x18e98680 .part L_0x18e90370, 31, 1;
L_0x18e98720 .part L_0x18e90370, 27, 1;
L_0x18e98810 .part L_0x18e90e10, 31, 1;
L_0x18e98900 .part L_0x18e90e10, 27, 1;
LS_0x18e989f0_0_0 .concat8 [ 1 1 1 1], L_0x18e918b0, L_0x18e91a90, L_0x18e91bd0, L_0x18e91d10;
LS_0x18e989f0_0_4 .concat8 [ 1 1 1 1], L_0x18e921b0, L_0x18e92870, L_0x18e92d10, L_0x18e931b0;
LS_0x18e989f0_0_8 .concat8 [ 1 1 1 1], L_0x18e93250, L_0x18e93390, L_0x18e934d0, L_0x18e93610;
LS_0x18e989f0_0_12 .concat8 [ 1 1 1 1], L_0x18e93750, L_0x18e93cb0, L_0x18e94210, L_0x18e94770;
LS_0x18e989f0_0_16 .concat8 [ 1 1 1 1], L_0x18e94cd0, L_0x18e94e10, L_0x18e94f50, L_0x18e95090;
LS_0x18e989f0_0_20 .concat8 [ 1 1 1 1], L_0x18e951d0, L_0x18e95730, L_0x18e964b0, L_0x18e96a10;
LS_0x18e989f0_0_24 .concat8 [ 1 1 1 1], L_0x18e96f70, L_0x18e970b0, L_0x18e971f0, L_0x18e97330;
LS_0x18e989f0_0_28 .concat8 [ 1 1 1 1], L_0x18e97470, L_0x18e979d0, L_0x18e97f30, L_0x18e98490;
LS_0x18e989f0_1_0 .concat8 [ 4 4 4 4], LS_0x18e989f0_0_0, LS_0x18e989f0_0_4, LS_0x18e989f0_0_8, LS_0x18e989f0_0_12;
LS_0x18e989f0_1_4 .concat8 [ 4 4 4 4], LS_0x18e989f0_0_16, LS_0x18e989f0_0_20, LS_0x18e989f0_0_24, LS_0x18e989f0_0_28;
L_0x18e989f0 .concat8 [ 16 16 0 0], LS_0x18e989f0_1_0, LS_0x18e989f0_1_4;
LS_0x18e99490_0_0 .concat8 [ 1 1 1 1], L_0x18e919a0, L_0x18e91b30, L_0x18e91c70, L_0x18e91db0;
LS_0x18e99490_0_4 .concat8 [ 1 1 1 1], L_0x18e91ec0, L_0x18e922c0, L_0x18e92980, L_0x18e92e20;
LS_0x18e99490_0_8 .concat8 [ 1 1 1 1], L_0x18e932f0, L_0x18e93430, L_0x18e93570, L_0x18e936b0;
LS_0x18e99490_0_12 .concat8 [ 1 1 1 1], L_0x18e93880, L_0x18e93de0, L_0x18e94340, L_0x18e948a0;
LS_0x18e99490_0_16 .concat8 [ 1 1 1 1], L_0x18e94d70, L_0x18e94eb0, L_0x18e94ff0, L_0x18e95130;
LS_0x18e99490_0_20 .concat8 [ 1 1 1 1], L_0x18e95300, L_0x18e95860, L_0x18e965e0, L_0x18e96b40;
LS_0x18e99490_0_24 .concat8 [ 1 1 1 1], L_0x18e97010, L_0x18e97150, L_0x18e97290, L_0x18e973d0;
LS_0x18e99490_0_28 .concat8 [ 1 1 1 1], L_0x18e975a0, L_0x18e97b00, L_0x18e98060, L_0x18e985c0;
LS_0x18e99490_1_0 .concat8 [ 4 4 4 4], LS_0x18e99490_0_0, LS_0x18e99490_0_4, LS_0x18e99490_0_8, LS_0x18e99490_0_12;
LS_0x18e99490_1_4 .concat8 [ 4 4 4 4], LS_0x18e99490_0_16, LS_0x18e99490_0_20, LS_0x18e99490_0_24, LS_0x18e99490_0_28;
L_0x18e99490 .concat8 [ 16 16 0 0], LS_0x18e99490_1_0, LS_0x18e99490_1_4;
S_0x18d6e220 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d9de90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e98490 .functor AND 1, L_0x18e98680, L_0x18e98720, C4<1>, C4<1>;
L_0x18e98500 .functor AND 1, L_0x18e98680, L_0x18e98900, C4<1>, C4<1>;
L_0x18e985c0 .functor OR 1, L_0x18e98500, L_0x18e98810, C4<0>, C4<0>;
v0x18d9e560_0 .net "g", 0 0, L_0x18e98810;  1 drivers
v0x18d9e090_0 .net "g_next", 0 0, L_0x18e985c0;  1 drivers
v0x18d6e420_0 .net "g_or", 0 0, L_0x18e98500;  1 drivers
v0x18e5ca00_0 .net "g_prev", 0 0, L_0x18e98900;  1 drivers
v0x18e5cac0_0 .net "p", 0 0, L_0x18e98680;  1 drivers
v0x18e5c670_0 .net "p_next", 0 0, L_0x18e98490;  1 drivers
v0x18e5c730_0 .net "p_prev", 0 0, L_0x18e98720;  1 drivers
S_0x18d3f140 .scope generate, "genblk2[4]" "genblk2[4]" 4 32, 4 32 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d3f340 .param/l "k" 1 4 32, +C4<0100>;
S_0x18d32cc0 .scope generate, "genblk1[0]" "genblk1[0]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18d32ea0 .param/l "i" 1 4 33, +C4<00>;
S_0x18d47880 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d32cc0;
 .timescale 0 0;
v0x18d47a80_0 .net *"_ivl_11", 0 0, L_0x18e9a020;  1 drivers
v0x18e5bc80_0 .net *"_ivl_5", 0 0, L_0x18e99f30;  1 drivers
L_0x18e99f30 .part L_0x18e989f0, 0, 1;
L_0x18e9a020 .part L_0x18e99490, 0, 1;
S_0x18ce5c50 .scope generate, "genblk1[1]" "genblk1[1]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18ce5e70 .param/l "i" 1 4 33, +C4<01>;
S_0x18d0b870 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18ce5c50;
 .timescale 0 0;
v0x18d0ba50_0 .net *"_ivl_11", 0 0, L_0x18e9a1b0;  1 drivers
v0x18e5b4f0_0 .net *"_ivl_5", 0 0, L_0x18e9a110;  1 drivers
L_0x18e9a110 .part L_0x18e989f0, 1, 1;
L_0x18e9a1b0 .part L_0x18e99490, 1, 1;
S_0x18d05ef0 .scope generate, "genblk1[2]" "genblk1[2]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18d060f0 .param/l "i" 1 4 33, +C4<010>;
S_0x18d60740 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d05ef0;
 .timescale 0 0;
v0x18d60920_0 .net *"_ivl_11", 0 0, L_0x18e9a2f0;  1 drivers
v0x18e5b160_0 .net *"_ivl_5", 0 0, L_0x18e9a250;  1 drivers
L_0x18e9a250 .part L_0x18e989f0, 2, 1;
L_0x18e9a2f0 .part L_0x18e99490, 2, 1;
S_0x18cfabf0 .scope generate, "genblk1[3]" "genblk1[3]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18cfada0 .param/l "i" 1 4 33, +C4<011>;
S_0x18e3c510 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18cfabf0;
 .timescale 0 0;
v0x18e3c6f0_0 .net *"_ivl_11", 0 0, L_0x18e9a430;  1 drivers
v0x18e5a770_0 .net *"_ivl_5", 0 0, L_0x18e9a390;  1 drivers
L_0x18e9a390 .part L_0x18e989f0, 3, 1;
L_0x18e9a430 .part L_0x18e99490, 3, 1;
S_0x18e39cd0 .scope generate, "genblk1[4]" "genblk1[4]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18e39f20 .param/l "i" 1 4 33, +C4<0100>;
S_0x18e37490 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e39cd0;
 .timescale 0 0;
v0x18e37690_0 .net *"_ivl_11", 0 0, L_0x18e9a570;  1 drivers
v0x18e59fe0_0 .net *"_ivl_5", 0 0, L_0x18e9a4d0;  1 drivers
L_0x18e9a4d0 .part L_0x18e989f0, 4, 1;
L_0x18e9a570 .part L_0x18e99490, 4, 1;
S_0x18e34c50 .scope generate, "genblk1[5]" "genblk1[5]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18e34e50 .param/l "i" 1 4 33, +C4<0101>;
S_0x18e32410 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e34c50;
 .timescale 0 0;
v0x18e325f0_0 .net *"_ivl_11", 0 0, L_0x18e9a6b0;  1 drivers
v0x18e59c50_0 .net *"_ivl_5", 0 0, L_0x18e9a610;  1 drivers
L_0x18e9a610 .part L_0x18e989f0, 5, 1;
L_0x18e9a6b0 .part L_0x18e99490, 5, 1;
S_0x18e2fbd0 .scope generate, "genblk1[6]" "genblk1[6]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18e2fd80 .param/l "i" 1 4 33, +C4<0110>;
S_0x18e2d390 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e2fbd0;
 .timescale 0 0;
v0x18e2d570_0 .net *"_ivl_11", 0 0, L_0x18e9a900;  1 drivers
v0x18e59260_0 .net *"_ivl_5", 0 0, L_0x18e9a750;  1 drivers
L_0x18e9a750 .part L_0x18e989f0, 6, 1;
L_0x18e9a900 .part L_0x18e99490, 6, 1;
S_0x18e2ab50 .scope generate, "genblk1[7]" "genblk1[7]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18e2ad50 .param/l "i" 1 4 33, +C4<0111>;
S_0x18e28310 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e2ab50;
 .timescale 0 0;
v0x18e28510_0 .net *"_ivl_11", 0 0, L_0x18e9ab50;  1 drivers
v0x18e59320_0 .net *"_ivl_5", 0 0, L_0x18e9aab0;  1 drivers
L_0x18e9aab0 .part L_0x18e989f0, 7, 1;
L_0x18e9ab50 .part L_0x18e99490, 7, 1;
S_0x18e25ad0 .scope generate, "genblk1[8]" "genblk1[8]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18e39ed0 .param/l "i" 1 4 33, +C4<01000>;
S_0x18e23290 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e25ad0;
 .timescale 0 0;
S_0x18e20a50 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e23290;
 .timescale 0 0;
v0x18e58740_0 .net *"_ivl_17", 0 0, L_0x18e9af50;  1 drivers
L_0x18e9acd0 .part L_0x18e989f0, 8, 1;
L_0x18e9ad70 .part L_0x18e99490, 8, 1;
L_0x18e9ae60 .part L_0x18e99490, 0, 1;
L_0x18e9af50 .part L_0x18e989f0, 8, 1;
S_0x18e1e210 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e20a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e9abf0 .functor AND 1, L_0x18e9acd0, L_0x18e9ae60, C4<1>, C4<1>;
L_0x18e9ac60 .functor OR 1, L_0x18e9abf0, L_0x18e9ad70, C4<0>, C4<0>;
v0x18e1e410_0 .net "g", 0 0, L_0x18e9ad70;  1 drivers
v0x18e20c50_0 .net "g_next", 0 0, L_0x18e9ac60;  1 drivers
v0x18e23470_0 .net "g_or", 0 0, L_0x18e9abf0;  1 drivers
v0x18e58ad0_0 .net "g_prev", 0 0, L_0x18e9ae60;  1 drivers
v0x18e58b90_0 .net "p", 0 0, L_0x18e9acd0;  1 drivers
S_0x18e1b9d0 .scope generate, "genblk1[9]" "genblk1[9]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18e1bbd0 .param/l "i" 1 4 33, +C4<01001>;
S_0x18e19190 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e1b9d0;
 .timescale 0 0;
S_0x18df6310 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e19190;
 .timescale 0 0;
v0x18e575c0_0 .net *"_ivl_17", 0 0, L_0x18e9b3f0;  1 drivers
L_0x18e9b120 .part L_0x18e989f0, 9, 1;
L_0x18e9b210 .part L_0x18e99490, 9, 1;
L_0x18e9b300 .part L_0x18e99490, 1, 1;
L_0x18e9b3f0 .part L_0x18e989f0, 9, 1;
S_0x18de28e0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18df6310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e9aff0 .functor AND 1, L_0x18e9b120, L_0x18e9b300, C4<1>, C4<1>;
L_0x18e9b060 .functor OR 1, L_0x18e9aff0, L_0x18e9b210, C4<0>, C4<0>;
v0x18de2ae0_0 .net "g", 0 0, L_0x18e9b210;  1 drivers
v0x18e19390_0 .net "g_next", 0 0, L_0x18e9b060;  1 drivers
v0x18df6510_0 .net "g_or", 0 0, L_0x18e9aff0;  1 drivers
v0x18e57d50_0 .net "g_prev", 0 0, L_0x18e9b300;  1 drivers
v0x18e57e10_0 .net "p", 0 0, L_0x18e9b120;  1 drivers
S_0x18de00a0 .scope generate, "genblk1[10]" "genblk1[10]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18de02a0 .param/l "i" 1 4 33, +C4<01010>;
S_0x18ddd860 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18de00a0;
 .timescale 0 0;
S_0x18ddb020 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18ddd860;
 .timescale 0 0;
v0x18e56840_0 .net *"_ivl_17", 0 0, L_0x18e9b890;  1 drivers
L_0x18e9b5c0 .part L_0x18e989f0, 10, 1;
L_0x18e9b6b0 .part L_0x18e99490, 10, 1;
L_0x18e9b7a0 .part L_0x18e99490, 2, 1;
L_0x18e9b890 .part L_0x18e989f0, 10, 1;
S_0x18dd87e0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18ddb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e9b490 .functor AND 1, L_0x18e9b5c0, L_0x18e9b7a0, C4<1>, C4<1>;
L_0x18e9b500 .functor OR 1, L_0x18e9b490, L_0x18e9b6b0, C4<0>, C4<0>;
v0x18dd89e0_0 .net "g", 0 0, L_0x18e9b6b0;  1 drivers
v0x18ddda60_0 .net "g_next", 0 0, L_0x18e9b500;  1 drivers
v0x18ddb220_0 .net "g_or", 0 0, L_0x18e9b490;  1 drivers
v0x18e57230_0 .net "g_prev", 0 0, L_0x18e9b7a0;  1 drivers
v0x18e572f0_0 .net "p", 0 0, L_0x18e9b5c0;  1 drivers
S_0x18dd5fa0 .scope generate, "genblk1[11]" "genblk1[11]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18dd61a0 .param/l "i" 1 4 33, +C4<01011>;
S_0x18dd3760 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18dd5fa0;
 .timescale 0 0;
S_0x18dd0f20 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18dd3760;
 .timescale 0 0;
v0x18e55d20_0 .net *"_ivl_17", 0 0, L_0x18e9bd30;  1 drivers
L_0x18e9ba60 .part L_0x18e989f0, 11, 1;
L_0x18e9bb50 .part L_0x18e99490, 11, 1;
L_0x18e9bc40 .part L_0x18e99490, 3, 1;
L_0x18e9bd30 .part L_0x18e989f0, 11, 1;
S_0x18d95400 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18dd0f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e9b930 .functor AND 1, L_0x18e9ba60, L_0x18e9bc40, C4<1>, C4<1>;
L_0x18e9b9a0 .functor OR 1, L_0x18e9b930, L_0x18e9bb50, C4<0>, C4<0>;
v0x18d95600_0 .net "g", 0 0, L_0x18e9bb50;  1 drivers
v0x18dd3960_0 .net "g_next", 0 0, L_0x18e9b9a0;  1 drivers
v0x18dd1120_0 .net "g_or", 0 0, L_0x18e9b930;  1 drivers
v0x18e560b0_0 .net "g_prev", 0 0, L_0x18e9bc40;  1 drivers
v0x18e56170_0 .net "p", 0 0, L_0x18e9ba60;  1 drivers
S_0x18d92c50 .scope generate, "genblk1[12]" "genblk1[12]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18d92e50 .param/l "i" 1 4 33, +C4<01100>;
S_0x18d904a0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d92c50;
 .timescale 0 0;
S_0x18d8dcf0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d904a0;
 .timescale 0 0;
v0x18e54ba0_0 .net *"_ivl_17", 0 0, L_0x18e9c1d0;  1 drivers
L_0x18e9bf00 .part L_0x18e989f0, 12, 1;
L_0x18e9bff0 .part L_0x18e99490, 12, 1;
L_0x18e9c0e0 .part L_0x18e99490, 4, 1;
L_0x18e9c1d0 .part L_0x18e989f0, 12, 1;
S_0x18d4d660 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18d8dcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e9bdd0 .functor AND 1, L_0x18e9bf00, L_0x18e9c0e0, C4<1>, C4<1>;
L_0x18e9be40 .functor OR 1, L_0x18e9bdd0, L_0x18e9bff0, C4<0>, C4<0>;
v0x18d4d860_0 .net "g", 0 0, L_0x18e9bff0;  1 drivers
v0x18d906a0_0 .net "g_next", 0 0, L_0x18e9be40;  1 drivers
v0x18d8def0_0 .net "g_or", 0 0, L_0x18e9bdd0;  1 drivers
v0x18e55330_0 .net "g_prev", 0 0, L_0x18e9c0e0;  1 drivers
v0x18e553f0_0 .net "p", 0 0, L_0x18e9bf00;  1 drivers
S_0x18dc5a90 .scope generate, "genblk1[13]" "genblk1[13]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18dc5c90 .param/l "i" 1 4 33, +C4<01101>;
S_0x18d26840 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18dc5a90;
 .timescale 0 0;
S_0x18d4f860 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d26840;
 .timescale 0 0;
v0x18e53e20_0 .net *"_ivl_17", 0 0, L_0x18e9c670;  1 drivers
L_0x18e9c3a0 .part L_0x18e989f0, 13, 1;
L_0x18e9c490 .part L_0x18e99490, 13, 1;
L_0x18e9c580 .part L_0x18e99490, 5, 1;
L_0x18e9c670 .part L_0x18e989f0, 13, 1;
S_0x18d7e290 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18d4f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e9c270 .functor AND 1, L_0x18e9c3a0, L_0x18e9c580, C4<1>, C4<1>;
L_0x18e9c2e0 .functor OR 1, L_0x18e9c270, L_0x18e9c490, C4<0>, C4<0>;
v0x18d7e490_0 .net "g", 0 0, L_0x18e9c490;  1 drivers
v0x18d26a40_0 .net "g_next", 0 0, L_0x18e9c2e0;  1 drivers
v0x18d4fa60_0 .net "g_or", 0 0, L_0x18e9c270;  1 drivers
v0x18e54810_0 .net "g_prev", 0 0, L_0x18e9c580;  1 drivers
v0x18e548b0_0 .net "p", 0 0, L_0x18e9c3a0;  1 drivers
S_0x18d4d960 .scope generate, "genblk1[14]" "genblk1[14]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18d4db60 .param/l "i" 1 4 33, +C4<01110>;
S_0x18ce8910 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d4d960;
 .timescale 0 0;
S_0x18d0c8a0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18ce8910;
 .timescale 0 0;
v0x18e53300_0 .net *"_ivl_17", 0 0, L_0x18e9cb10;  1 drivers
L_0x18e9c840 .part L_0x18e989f0, 14, 1;
L_0x18e9c930 .part L_0x18e99490, 14, 1;
L_0x18e9ca20 .part L_0x18e99490, 6, 1;
L_0x18e9cb10 .part L_0x18e989f0, 14, 1;
S_0x18d0b240 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18d0c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e9c710 .functor AND 1, L_0x18e9c840, L_0x18e9ca20, C4<1>, C4<1>;
L_0x18e9c780 .functor OR 1, L_0x18e9c710, L_0x18e9c930, C4<0>, C4<0>;
v0x18d0b440_0 .net "g", 0 0, L_0x18e9c930;  1 drivers
v0x18d0caa0_0 .net "g_next", 0 0, L_0x18e9c780;  1 drivers
v0x18ce8af0_0 .net "g_or", 0 0, L_0x18e9c710;  1 drivers
v0x18e53690_0 .net "g_prev", 0 0, L_0x18e9ca20;  1 drivers
v0x18e53730_0 .net "p", 0 0, L_0x18e9c840;  1 drivers
S_0x18d09be0 .scope generate, "genblk1[15]" "genblk1[15]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18d09de0 .param/l "i" 1 4 33, +C4<01111>;
S_0x18d08580 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d09be0;
 .timescale 0 0;
S_0x18d06f20 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d08580;
 .timescale 0 0;
v0x18e52180_0 .net *"_ivl_17", 0 0, L_0x18e9cfb0;  1 drivers
L_0x18e9cce0 .part L_0x18e989f0, 15, 1;
L_0x18e9cdd0 .part L_0x18e99490, 15, 1;
L_0x18e9cec0 .part L_0x18e99490, 7, 1;
L_0x18e9cfb0 .part L_0x18e989f0, 15, 1;
S_0x18d04260 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18d06f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18e9cbb0 .functor AND 1, L_0x18e9cce0, L_0x18e9cec0, C4<1>, C4<1>;
L_0x18e9cc20 .functor OR 1, L_0x18e9cbb0, L_0x18e9cdd0, C4<0>, C4<0>;
v0x18d04460_0 .net "g", 0 0, L_0x18e9cdd0;  1 drivers
v0x18d07120_0 .net "g_next", 0 0, L_0x18e9cc20;  1 drivers
v0x18d08760_0 .net "g_or", 0 0, L_0x18e9cbb0;  1 drivers
v0x18e52910_0 .net "g_prev", 0 0, L_0x18e9cec0;  1 drivers
v0x18e529b0_0 .net "p", 0 0, L_0x18e9cce0;  1 drivers
S_0x18d02c00 .scope generate, "genblk1[16]" "genblk1[16]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18dc4400 .param/l "i" 1 4 33, +C4<010000>;
S_0x18d015a0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d02c00;
 .timescale 0 0;
v0x18d01780_0 .net *"_ivl_11", 0 0, L_0x18e9d0f0;  1 drivers
v0x18d02e00_0 .net *"_ivl_5", 0 0, L_0x18e9d050;  1 drivers
L_0x18e9d050 .part L_0x18e989f0, 16, 1;
L_0x18e9d0f0 .part L_0x18e99490, 16, 1;
S_0x18cfff40 .scope generate, "genblk1[17]" "genblk1[17]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18d00120 .param/l "i" 1 4 33, +C4<010001>;
S_0x18cfbc20 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18cfff40;
 .timescale 0 0;
v0x18cfbe00_0 .net *"_ivl_11", 0 0, L_0x18e9d230;  1 drivers
v0x18e51400_0 .net *"_ivl_5", 0 0, L_0x18e9d190;  1 drivers
L_0x18e9d190 .part L_0x18e989f0, 17, 1;
L_0x18e9d230 .part L_0x18e99490, 17, 1;
S_0x18cfa5c0 .scope generate, "genblk1[18]" "genblk1[18]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18cfa7c0 .param/l "i" 1 4 33, +C4<010010>;
S_0x18cf8f60 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18cfa5c0;
 .timescale 0 0;
v0x18cf9140_0 .net *"_ivl_11", 0 0, L_0x18e9d370;  1 drivers
v0x18e514c0_0 .net *"_ivl_5", 0 0, L_0x18e9d2d0;  1 drivers
L_0x18e9d2d0 .part L_0x18e989f0, 18, 1;
L_0x18e9d370 .part L_0x18e99490, 18, 1;
S_0x18cf7900 .scope generate, "genblk1[19]" "genblk1[19]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18cf7b00 .param/l "i" 1 4 33, +C4<010011>;
S_0x18cf62a0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18cf7900;
 .timescale 0 0;
v0x18cf6480_0 .net *"_ivl_11", 0 0, L_0x18e9d4b0;  1 drivers
v0x18e50c70_0 .net *"_ivl_5", 0 0, L_0x18e9d410;  1 drivers
L_0x18e9d410 .part L_0x18e989f0, 19, 1;
L_0x18e9d4b0 .part L_0x18e99490, 19, 1;
S_0x18cf4c40 .scope generate, "genblk1[20]" "genblk1[20]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18cf4e40 .param/l "i" 1 4 33, +C4<010100>;
S_0x18cf0920 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18cf4c40;
 .timescale 0 0;
v0x18cf0b00_0 .net *"_ivl_11", 0 0, L_0x18e9d5f0;  1 drivers
v0x18e508e0_0 .net *"_ivl_5", 0 0, L_0x18e9d550;  1 drivers
L_0x18e9d550 .part L_0x18e989f0, 20, 1;
L_0x18e9d5f0 .part L_0x18e99490, 20, 1;
S_0x18cef2c0 .scope generate, "genblk1[21]" "genblk1[21]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18cef4c0 .param/l "i" 1 4 33, +C4<010101>;
S_0x18cec600 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18cef2c0;
 .timescale 0 0;
v0x18cec7e0_0 .net *"_ivl_11", 0 0, L_0x18e9d730;  1 drivers
v0x18e4fef0_0 .net *"_ivl_5", 0 0, L_0x18e9d690;  1 drivers
L_0x18e9d690 .part L_0x18e989f0, 21, 1;
L_0x18e9d730 .part L_0x18e99490, 21, 1;
S_0x18ce82e0 .scope generate, "genblk1[22]" "genblk1[22]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18ce84e0 .param/l "i" 1 4 33, +C4<010110>;
S_0x18ce6c80 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18ce82e0;
 .timescale 0 0;
v0x18ce6e60_0 .net *"_ivl_11", 0 0, L_0x18e9dc80;  1 drivers
v0x18e4f760_0 .net *"_ivl_5", 0 0, L_0x18e9d7d0;  1 drivers
L_0x18e9d7d0 .part L_0x18e989f0, 22, 1;
L_0x18e9dc80 .part L_0x18e99490, 22, 1;
S_0x18ce5620 .scope generate, "genblk1[23]" "genblk1[23]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18ce5820 .param/l "i" 1 4 33, +C4<010111>;
S_0x18ce3fc0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18ce5620;
 .timescale 0 0;
v0x18ce41a0_0 .net *"_ivl_11", 0 0, L_0x18e9e1d0;  1 drivers
v0x18e4f3d0_0 .net *"_ivl_5", 0 0, L_0x18e9e130;  1 drivers
L_0x18e9e130 .part L_0x18e989f0, 23, 1;
L_0x18e9e1d0 .part L_0x18e99490, 23, 1;
S_0x18ce2960 .scope generate, "genblk1[24]" "genblk1[24]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18ce2b60 .param/l "i" 1 4 33, +C4<011000>;
S_0x18d86540 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18ce2960;
 .timescale 0 0;
S_0x18d57ed0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d86540;
 .timescale 0 0;
L_0x18e9e410 .part L_0x18e989f0, 24, 1;
L_0x18e9e4b0 .part L_0x18e989f0, 16, 1;
L_0x18e9e5a0 .part L_0x18e99490, 24, 1;
L_0x18e9e690 .part L_0x18e99490, 16, 1;
S_0x18d19e50 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d57ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e9e270 .functor AND 1, L_0x18e9e410, L_0x18e9e4b0, C4<1>, C4<1>;
L_0x18e9e2e0 .functor AND 1, L_0x18e9e410, L_0x18e9e690, C4<1>, C4<1>;
L_0x18e9e350 .functor OR 1, L_0x18e9e2e0, L_0x18e9e5a0, C4<0>, C4<0>;
v0x18d1a050_0 .net "g", 0 0, L_0x18e9e5a0;  1 drivers
v0x18d86720_0 .net "g_next", 0 0, L_0x18e9e350;  1 drivers
v0x18e4e9e0_0 .net "g_or", 0 0, L_0x18e9e2e0;  1 drivers
v0x18e4ea80_0 .net "g_prev", 0 0, L_0x18e9e690;  1 drivers
v0x18e4e250_0 .net "p", 0 0, L_0x18e9e410;  1 drivers
v0x18e4e310_0 .net "p_next", 0 0, L_0x18e9e270;  1 drivers
v0x18e4dec0_0 .net "p_prev", 0 0, L_0x18e9e4b0;  1 drivers
S_0x18e3ed50 .scope generate, "genblk1[25]" "genblk1[25]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18e3ef50 .param/l "i" 1 4 33, +C4<011001>;
S_0x18cf5270 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e3ed50;
 .timescale 0 0;
S_0x18d2eb40 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18cf5270;
 .timescale 0 0;
L_0x18e9e970 .part L_0x18e989f0, 25, 1;
L_0x18e9ea10 .part L_0x18e989f0, 17, 1;
L_0x18e9eb00 .part L_0x18e99490, 25, 1;
L_0x18e9ebf0 .part L_0x18e99490, 17, 1;
S_0x18d058c0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d2eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e9e780 .functor AND 1, L_0x18e9e970, L_0x18e9ea10, C4<1>, C4<1>;
L_0x18e9e7f0 .functor AND 1, L_0x18e9e970, L_0x18e9ebf0, C4<1>, C4<1>;
L_0x18e9e8b0 .functor OR 1, L_0x18e9e7f0, L_0x18e9eb00, C4<0>, C4<0>;
v0x18cf5450_0 .net "g", 0 0, L_0x18e9eb00;  1 drivers
v0x18d2ed20_0 .net "g_next", 0 0, L_0x18e9e8b0;  1 drivers
v0x18e4d4d0_0 .net "g_or", 0 0, L_0x18e9e7f0;  1 drivers
v0x18e4d570_0 .net "g_prev", 0 0, L_0x18e9ebf0;  1 drivers
v0x18e4cd40_0 .net "p", 0 0, L_0x18e9e970;  1 drivers
v0x18e4c9b0_0 .net "p_next", 0 0, L_0x18e9e780;  1 drivers
v0x18e4ca70_0 .net "p_prev", 0 0, L_0x18e9ea10;  1 drivers
S_0x18cedc60 .scope generate, "genblk1[26]" "genblk1[26]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18cede60 .param/l "i" 1 4 33, +C4<011010>;
S_0x18db6ac0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18cedc60;
 .timescale 0 0;
S_0x18da64c0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18db6ac0;
 .timescale 0 0;
L_0x18e9eed0 .part L_0x18e989f0, 26, 1;
L_0x18e9ef70 .part L_0x18e989f0, 18, 1;
L_0x18e9f060 .part L_0x18e99490, 26, 1;
L_0x18e9f150 .part L_0x18e99490, 18, 1;
S_0x18cfe8e0 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18da64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e9ece0 .functor AND 1, L_0x18e9eed0, L_0x18e9ef70, C4<1>, C4<1>;
L_0x18e9ed50 .functor AND 1, L_0x18e9eed0, L_0x18e9f150, C4<1>, C4<1>;
L_0x18e9ee10 .functor OR 1, L_0x18e9ed50, L_0x18e9f060, C4<0>, C4<0>;
v0x18db6ca0_0 .net "g", 0 0, L_0x18e9f060;  1 drivers
v0x18da66a0_0 .net "g_next", 0 0, L_0x18e9ee10;  1 drivers
v0x18e4bfc0_0 .net "g_or", 0 0, L_0x18e9ed50;  1 drivers
v0x18e4c060_0 .net "g_prev", 0 0, L_0x18e9f150;  1 drivers
v0x18e4b830_0 .net "p", 0 0, L_0x18e9eed0;  1 drivers
v0x18e4b8f0_0 .net "p_next", 0 0, L_0x18e9ece0;  1 drivers
v0x18e4b4a0_0 .net "p_prev", 0 0, L_0x18e9ef70;  1 drivers
S_0x18cfd280 .scope generate, "genblk1[27]" "genblk1[27]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18cfd460 .param/l "i" 1 4 33, +C4<011011>;
S_0x18ceafa0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18cfd280;
 .timescale 0 0;
S_0x18e00f40 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18ceafa0;
 .timescale 0 0;
L_0x18e9f430 .part L_0x18e989f0, 27, 1;
L_0x18e9f4d0 .part L_0x18e989f0, 19, 1;
L_0x18e9f5c0 .part L_0x18e99490, 27, 1;
L_0x18e9f6b0 .part L_0x18e99490, 19, 1;
S_0x18dc4060 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18e00f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e9f240 .functor AND 1, L_0x18e9f430, L_0x18e9f4d0, C4<1>, C4<1>;
L_0x18e9f2b0 .functor AND 1, L_0x18e9f430, L_0x18e9f6b0, C4<1>, C4<1>;
L_0x18e9f370 .functor OR 1, L_0x18e9f2b0, L_0x18e9f5c0, C4<0>, C4<0>;
v0x18e01140_0 .net "g", 0 0, L_0x18e9f5c0;  1 drivers
v0x18e4aab0_0 .net "g_next", 0 0, L_0x18e9f370;  1 drivers
v0x18e4ab70_0 .net "g_or", 0 0, L_0x18e9f2b0;  1 drivers
v0x18e4a320_0 .net "g_prev", 0 0, L_0x18e9f6b0;  1 drivers
v0x18e4a3e0_0 .net "p", 0 0, L_0x18e9f430;  1 drivers
v0x18e49f90_0 .net "p_next", 0 0, L_0x18e9f240;  1 drivers
v0x18e4a030_0 .net "p_prev", 0 0, L_0x18e9f4d0;  1 drivers
S_0x18ce9940 .scope generate, "genblk1[28]" "genblk1[28]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18ce9b40 .param/l "i" 1 4 33, +C4<011100>;
S_0x18d2e5d0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18ce9940;
 .timescale 0 0;
S_0x18cf35e0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d2e5d0;
 .timescale 0 0;
L_0x18e9f990 .part L_0x18e989f0, 28, 1;
L_0x18e9fa30 .part L_0x18e989f0, 20, 1;
L_0x18e9fb20 .part L_0x18e99490, 28, 1;
L_0x18e9fc10 .part L_0x18e99490, 20, 1;
S_0x18cf1f80 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18cf35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e9f7a0 .functor AND 1, L_0x18e9f990, L_0x18e9fa30, C4<1>, C4<1>;
L_0x18e9f810 .functor AND 1, L_0x18e9f990, L_0x18e9fc10, C4<1>, C4<1>;
L_0x18e9f8d0 .functor OR 1, L_0x18e9f810, L_0x18e9fb20, C4<0>, C4<0>;
v0x18cf37e0_0 .net "g", 0 0, L_0x18e9fb20;  1 drivers
v0x18e495a0_0 .net "g_next", 0 0, L_0x18e9f8d0;  1 drivers
v0x18e49660_0 .net "g_or", 0 0, L_0x18e9f810;  1 drivers
v0x18e48e10_0 .net "g_prev", 0 0, L_0x18e9fc10;  1 drivers
v0x18e48ed0_0 .net "p", 0 0, L_0x18e9f990;  1 drivers
v0x18e48a80_0 .net "p_next", 0 0, L_0x18e9f7a0;  1 drivers
v0x18e48b20_0 .net "p_prev", 0 0, L_0x18e9fa30;  1 drivers
S_0x18e028d0 .scope generate, "genblk1[29]" "genblk1[29]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18e02ad0 .param/l "i" 1 4 33, +C4<011101>;
S_0x18d0d740 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e028d0;
 .timescale 0 0;
S_0x18d0d920 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d0d740;
 .timescale 0 0;
L_0x18e9fef0 .part L_0x18e989f0, 29, 1;
L_0x18e9ff90 .part L_0x18e989f0, 21, 1;
L_0x18ea0080 .part L_0x18e99490, 29, 1;
L_0x18ea0170 .part L_0x18e99490, 21, 1;
S_0x18d4be90 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d0d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18e9fd00 .functor AND 1, L_0x18e9fef0, L_0x18e9ff90, C4<1>, C4<1>;
L_0x18e9fd70 .functor AND 1, L_0x18e9fef0, L_0x18ea0170, C4<1>, C4<1>;
L_0x18e9fe30 .functor OR 1, L_0x18e9fd70, L_0x18ea0080, C4<0>, C4<0>;
v0x18d4c160_0 .net "g", 0 0, L_0x18ea0080;  1 drivers
v0x18e48090_0 .net "g_next", 0 0, L_0x18e9fe30;  1 drivers
v0x18e48150_0 .net "g_or", 0 0, L_0x18e9fd70;  1 drivers
v0x18e47900_0 .net "g_prev", 0 0, L_0x18ea0170;  1 drivers
v0x18e479c0_0 .net "p", 0 0, L_0x18e9fef0;  1 drivers
v0x18e47570_0 .net "p_next", 0 0, L_0x18e9fd00;  1 drivers
v0x18e47630_0 .net "p_prev", 0 0, L_0x18e9ff90;  1 drivers
S_0x18d4ce00 .scope generate, "genblk1[30]" "genblk1[30]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18d4d000 .param/l "i" 1 4 33, +C4<011110>;
S_0x18d89f10 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18d4ce00;
 .timescale 0 0;
S_0x18d8a0f0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18d89f10;
 .timescale 0 0;
L_0x18ea0450 .part L_0x18e989f0, 30, 1;
L_0x18ea04f0 .part L_0x18e989f0, 22, 1;
L_0x18ea05e0 .part L_0x18e99490, 30, 1;
L_0x18ea06d0 .part L_0x18e99490, 22, 1;
S_0x18bb1b30 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18d8a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18ea0260 .functor AND 1, L_0x18ea0450, L_0x18ea04f0, C4<1>, C4<1>;
L_0x18ea02d0 .functor AND 1, L_0x18ea0450, L_0x18ea06d0, C4<1>, C4<1>;
L_0x18ea0390 .functor OR 1, L_0x18ea02d0, L_0x18ea05e0, C4<0>, C4<0>;
v0x18bb1e00_0 .net "g", 0 0, L_0x18ea05e0;  1 drivers
v0x18bb1ee0_0 .net "g_next", 0 0, L_0x18ea0390;  1 drivers
v0x18d4d0e0_0 .net "g_or", 0 0, L_0x18ea02d0;  1 drivers
v0x18e46b80_0 .net "g_prev", 0 0, L_0x18ea06d0;  1 drivers
v0x18e46c40_0 .net "p", 0 0, L_0x18ea0450;  1 drivers
v0x18e463f0_0 .net "p_next", 0 0, L_0x18ea0260;  1 drivers
v0x18e464b0_0 .net "p_prev", 0 0, L_0x18ea04f0;  1 drivers
S_0x18b89f50 .scope generate, "genblk1[31]" "genblk1[31]" 4 33, 4 33 0, S_0x18d3f140;
 .timescale 0 0;
P_0x18b8a150 .param/l "i" 1 4 33, +C4<011111>;
S_0x18b8a230 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18b89f50;
 .timescale 0 0;
S_0x18bb3160 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18b8a230;
 .timescale 0 0;
L_0x18ea09b0 .part L_0x18e989f0, 31, 1;
L_0x18ea0a50 .part L_0x18e989f0, 23, 1;
L_0x18ea0b40 .part L_0x18e99490, 31, 1;
L_0x18ea0c30 .part L_0x18e99490, 23, 1;
LS_0x18ea0d20_0_0 .concat8 [ 1 1 1 1], L_0x18e99f30, L_0x18e9a110, L_0x18e9a250, L_0x18e9a390;
LS_0x18ea0d20_0_4 .concat8 [ 1 1 1 1], L_0x18e9a4d0, L_0x18e9a610, L_0x18e9a750, L_0x18e9aab0;
LS_0x18ea0d20_0_8 .concat8 [ 1 1 1 1], L_0x18e9af50, L_0x18e9b3f0, L_0x18e9b890, L_0x18e9bd30;
LS_0x18ea0d20_0_12 .concat8 [ 1 1 1 1], L_0x18e9c1d0, L_0x18e9c670, L_0x18e9cb10, L_0x18e9cfb0;
LS_0x18ea0d20_0_16 .concat8 [ 1 1 1 1], L_0x18e9d050, L_0x18e9d190, L_0x18e9d2d0, L_0x18e9d410;
LS_0x18ea0d20_0_20 .concat8 [ 1 1 1 1], L_0x18e9d550, L_0x18e9d690, L_0x18e9d7d0, L_0x18e9e130;
LS_0x18ea0d20_0_24 .concat8 [ 1 1 1 1], L_0x18e9e270, L_0x18e9e780, L_0x18e9ece0, L_0x18e9f240;
LS_0x18ea0d20_0_28 .concat8 [ 1 1 1 1], L_0x18e9f7a0, L_0x18e9fd00, L_0x18ea0260, L_0x18ea07c0;
LS_0x18ea0d20_1_0 .concat8 [ 4 4 4 4], LS_0x18ea0d20_0_0, LS_0x18ea0d20_0_4, LS_0x18ea0d20_0_8, LS_0x18ea0d20_0_12;
LS_0x18ea0d20_1_4 .concat8 [ 4 4 4 4], LS_0x18ea0d20_0_16, LS_0x18ea0d20_0_20, LS_0x18ea0d20_0_24, LS_0x18ea0d20_0_28;
L_0x18ea0d20 .concat8 [ 16 16 0 0], LS_0x18ea0d20_1_0, LS_0x18ea0d20_1_4;
LS_0x18ea17c0_0_0 .concat8 [ 1 1 1 1], L_0x18e9a020, L_0x18e9a1b0, L_0x18e9a2f0, L_0x18e9a430;
LS_0x18ea17c0_0_4 .concat8 [ 1 1 1 1], L_0x18e9a570, L_0x18e9a6b0, L_0x18e9a900, L_0x18e9ab50;
LS_0x18ea17c0_0_8 .concat8 [ 1 1 1 1], L_0x18e9ac60, L_0x18e9b060, L_0x18e9b500, L_0x18e9b9a0;
LS_0x18ea17c0_0_12 .concat8 [ 1 1 1 1], L_0x18e9be40, L_0x18e9c2e0, L_0x18e9c780, L_0x18e9cc20;
LS_0x18ea17c0_0_16 .concat8 [ 1 1 1 1], L_0x18e9d0f0, L_0x18e9d230, L_0x18e9d370, L_0x18e9d4b0;
LS_0x18ea17c0_0_20 .concat8 [ 1 1 1 1], L_0x18e9d5f0, L_0x18e9d730, L_0x18e9dc80, L_0x18e9e1d0;
LS_0x18ea17c0_0_24 .concat8 [ 1 1 1 1], L_0x18e9e350, L_0x18e9e8b0, L_0x18e9ee10, L_0x18e9f370;
LS_0x18ea17c0_0_28 .concat8 [ 1 1 1 1], L_0x18e9f8d0, L_0x18e9fe30, L_0x18ea0390, L_0x18ea08f0;
LS_0x18ea17c0_1_0 .concat8 [ 4 4 4 4], LS_0x18ea17c0_0_0, LS_0x18ea17c0_0_4, LS_0x18ea17c0_0_8, LS_0x18ea17c0_0_12;
LS_0x18ea17c0_1_4 .concat8 [ 4 4 4 4], LS_0x18ea17c0_0_16, LS_0x18ea17c0_0_20, LS_0x18ea17c0_0_24, LS_0x18ea17c0_0_28;
L_0x18ea17c0 .concat8 [ 16 16 0 0], LS_0x18ea17c0_1_0, LS_0x18ea17c0_1_4;
S_0x18bb3360 .scope module, "bl0" "blackcell" 4 42, 7 1 0, S_0x18bb3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "p_prev";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /INPUT 1 "g_prev";
    .port_info 4 /OUTPUT 1 "p_next";
    .port_info 5 /OUTPUT 1 "g_next";
L_0x18ea07c0 .functor AND 1, L_0x18ea09b0, L_0x18ea0a50, C4<1>, C4<1>;
L_0x18ea0830 .functor AND 1, L_0x18ea09b0, L_0x18ea0c30, C4<1>, C4<1>;
L_0x18ea08f0 .functor OR 1, L_0x18ea0830, L_0x18ea0b40, C4<0>, C4<0>;
v0x18e46060_0 .net "g", 0 0, L_0x18ea0b40;  1 drivers
v0x18e45670_0 .net "g_next", 0 0, L_0x18ea08f0;  1 drivers
v0x18e45730_0 .net "g_or", 0 0, L_0x18ea0830;  1 drivers
v0x18e44ee0_0 .net "g_prev", 0 0, L_0x18ea0c30;  1 drivers
v0x18e44fa0_0 .net "p", 0 0, L_0x18ea09b0;  1 drivers
v0x18e44b50_0 .net "p_next", 0 0, L_0x18ea07c0;  1 drivers
v0x18e44c10_0 .net "p_prev", 0 0, L_0x18ea0a50;  1 drivers
S_0x18bb4720 .scope generate, "genblk2[5]" "genblk2[5]" 4 32, 4 32 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18bb4900 .param/l "k" 1 4 32, +C4<0101>;
S_0x18bb49e0 .scope generate, "genblk1[0]" "genblk1[0]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18dacf30 .param/l "i" 1 4 33, +C4<00>;
S_0x18bbee90 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18bb49e0;
 .timescale 0 0;
v0x18bbf090_0 .net *"_ivl_11", 0 0, L_0x18ea2350;  1 drivers
v0x18bbf190_0 .net *"_ivl_5", 0 0, L_0x18ea2260;  1 drivers
L_0x18ea2260 .part L_0x18ea0d20, 0, 1;
L_0x18ea2350 .part L_0x18ea17c0, 0, 1;
S_0x18b8b370 .scope generate, "genblk1[1]" "genblk1[1]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18b8b590 .param/l "i" 1 4 33, +C4<01>;
S_0x18b8b670 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18b8b370;
 .timescale 0 0;
v0x18bbf270_0 .net *"_ivl_11", 0 0, L_0x18ea24e0;  1 drivers
v0x18e44160_0 .net *"_ivl_5", 0 0, L_0x18ea2440;  1 drivers
L_0x18ea2440 .part L_0x18ea0d20, 1, 1;
L_0x18ea24e0 .part L_0x18ea17c0, 1, 1;
S_0x18d0e4d0 .scope generate, "genblk1[2]" "genblk1[2]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d0e6d0 .param/l "i" 1 4 33, +C4<010>;
S_0x18d0e790 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18d0e4d0;
 .timescale 0 0;
v0x18d0e970_0 .net *"_ivl_11", 0 0, L_0x18ea2620;  1 drivers
v0x18d0ea70_0 .net *"_ivl_5", 0 0, L_0x18ea2580;  1 drivers
L_0x18ea2580 .part L_0x18ea0d20, 2, 1;
L_0x18ea2620 .part L_0x18ea17c0, 2, 1;
S_0x18e3fe00 .scope generate, "genblk1[3]" "genblk1[3]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18e3ffe0 .param/l "i" 1 4 33, +C4<011>;
S_0x18e400c0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e3fe00;
 .timescale 0 0;
v0x18e402a0_0 .net *"_ivl_11", 0 0, L_0x18ea2760;  1 drivers
v0x18e403a0_0 .net *"_ivl_5", 0 0, L_0x18ea26c0;  1 drivers
L_0x18ea26c0 .part L_0x18ea0d20, 3, 1;
L_0x18ea2760 .part L_0x18ea17c0, 3, 1;
S_0x18e40480 .scope generate, "genblk1[4]" "genblk1[4]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18e406d0 .param/l "i" 1 4 33, +C4<0100>;
S_0x18e407b0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e40480;
 .timescale 0 0;
v0x18e40990_0 .net *"_ivl_11", 0 0, L_0x18ea28a0;  1 drivers
v0x18e40a90_0 .net *"_ivl_5", 0 0, L_0x18ea2800;  1 drivers
L_0x18ea2800 .part L_0x18ea0d20, 4, 1;
L_0x18ea28a0 .part L_0x18ea17c0, 4, 1;
S_0x18e40b70 .scope generate, "genblk1[5]" "genblk1[5]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18e40d70 .param/l "i" 1 4 33, +C4<0101>;
S_0x18e6fdb0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e40b70;
 .timescale 0 0;
v0x18e43ac0_0 .net *"_ivl_11", 0 0, L_0x18ea29e0;  1 drivers
v0x18e437d0_0 .net *"_ivl_5", 0 0, L_0x18ea2940;  1 drivers
L_0x18ea2940 .part L_0x18ea0d20, 5, 1;
L_0x18ea29e0 .part L_0x18ea17c0, 5, 1;
S_0x18e6ff40 .scope generate, "genblk1[6]" "genblk1[6]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18dadcd0 .param/l "i" 1 4 33, +C4<0110>;
S_0x18e700d0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e6ff40;
 .timescale 0 0;
v0x18e42ed0_0 .net *"_ivl_11", 0 0, L_0x18ea2c30;  1 drivers
v0x18e42830_0 .net *"_ivl_5", 0 0, L_0x18ea2a80;  1 drivers
L_0x18ea2a80 .part L_0x18ea0d20, 6, 1;
L_0x18ea2c30 .part L_0x18ea17c0, 6, 1;
S_0x18e70260 .scope generate, "genblk1[7]" "genblk1[7]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18da5830 .param/l "i" 1 4 33, +C4<0111>;
S_0x18e703f0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e70260;
 .timescale 0 0;
v0x18e42540_0 .net *"_ivl_11", 0 0, L_0x18ea2e80;  1 drivers
v0x18e41c40_0 .net *"_ivl_5", 0 0, L_0x18ea2de0;  1 drivers
L_0x18ea2de0 .part L_0x18ea0d20, 7, 1;
L_0x18ea2e80 .part L_0x18ea17c0, 7, 1;
S_0x18e70580 .scope generate, "genblk1[8]" "genblk1[8]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18e40680 .param/l "i" 1 4 33, +C4<01000>;
S_0x18e70710 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e70580;
 .timescale 0 0;
v0x18e415a0_0 .net *"_ivl_11", 0 0, L_0x18ea2fc0;  1 drivers
v0x18e412b0_0 .net *"_ivl_5", 0 0, L_0x18ea2f20;  1 drivers
L_0x18ea2f20 .part L_0x18ea0d20, 8, 1;
L_0x18ea2fc0 .part L_0x18ea17c0, 8, 1;
S_0x18e708a0 .scope generate, "genblk1[9]" "genblk1[9]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d9eb90 .param/l "i" 1 4 33, +C4<01001>;
S_0x18e70a30 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e708a0;
 .timescale 0 0;
v0x18e3df50_0 .net *"_ivl_11", 0 0, L_0x18ea3100;  1 drivers
v0x18e3d8d0_0 .net *"_ivl_5", 0 0, L_0x18ea3060;  1 drivers
L_0x18ea3060 .part L_0x18ea0d20, 9, 1;
L_0x18ea3100 .part L_0x18ea17c0, 9, 1;
S_0x18e70bc0 .scope generate, "genblk1[10]" "genblk1[10]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d9c100 .param/l "i" 1 4 33, +C4<01010>;
S_0x18e70d50 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e70bc0;
 .timescale 0 0;
v0x18e3b710_0 .net *"_ivl_11", 0 0, L_0x18ea3240;  1 drivers
v0x18e3b090_0 .net *"_ivl_5", 0 0, L_0x18ea31a0;  1 drivers
L_0x18ea31a0 .part L_0x18ea0d20, 10, 1;
L_0x18ea3240 .part L_0x18ea17c0, 10, 1;
S_0x18e70ee0 .scope generate, "genblk1[11]" "genblk1[11]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d942d0 .param/l "i" 1 4 33, +C4<01011>;
S_0x18e71070 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e70ee0;
 .timescale 0 0;
v0x18e38ed0_0 .net *"_ivl_11", 0 0, L_0x18ea3380;  1 drivers
v0x18e38850_0 .net *"_ivl_5", 0 0, L_0x18ea32e0;  1 drivers
L_0x18ea32e0 .part L_0x18ea0d20, 11, 1;
L_0x18ea3380 .part L_0x18ea17c0, 11, 1;
S_0x18e71200 .scope generate, "genblk1[12]" "genblk1[12]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d91b20 .param/l "i" 1 4 33, +C4<01100>;
S_0x18e71390 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e71200;
 .timescale 0 0;
v0x18e36690_0 .net *"_ivl_11", 0 0, L_0x18ea34c0;  1 drivers
v0x18e36010_0 .net *"_ivl_5", 0 0, L_0x18ea3420;  1 drivers
L_0x18ea3420 .part L_0x18ea0d20, 12, 1;
L_0x18ea34c0 .part L_0x18ea17c0, 12, 1;
S_0x18e71520 .scope generate, "genblk1[13]" "genblk1[13]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d921b0 .param/l "i" 1 4 33, +C4<01101>;
S_0x18e716b0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e71520;
 .timescale 0 0;
v0x18e33e50_0 .net *"_ivl_11", 0 0, L_0x18ea3600;  1 drivers
v0x18e337d0_0 .net *"_ivl_5", 0 0, L_0x18ea3560;  1 drivers
L_0x18ea3560 .part L_0x18ea0d20, 13, 1;
L_0x18ea3600 .part L_0x18ea17c0, 13, 1;
S_0x18e71840 .scope generate, "genblk1[14]" "genblk1[14]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d907a0 .param/l "i" 1 4 33, +C4<01110>;
S_0x18e719d0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e71840;
 .timescale 0 0;
v0x18e31610_0 .net *"_ivl_11", 0 0, L_0x18ea3740;  1 drivers
v0x18e30f90_0 .net *"_ivl_5", 0 0, L_0x18ea36a0;  1 drivers
L_0x18ea36a0 .part L_0x18ea0d20, 14, 1;
L_0x18ea3740 .part L_0x18ea17c0, 14, 1;
S_0x18e71b60 .scope generate, "genblk1[15]" "genblk1[15]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d8dff0 .param/l "i" 1 4 33, +C4<01111>;
S_0x18e71cf0 .scope generate, "buffer_insertion" "buffer_insertion" 4 34, 4 34 0, S_0x18e71b60;
 .timescale 0 0;
v0x18e2edd0_0 .net *"_ivl_11", 0 0, L_0x18ea3880;  1 drivers
v0x18e2e750_0 .net *"_ivl_5", 0 0, L_0x18ea37e0;  1 drivers
L_0x18ea37e0 .part L_0x18ea0d20, 15, 1;
L_0x18ea3880 .part L_0x18ea17c0, 15, 1;
S_0x18e71e80 .scope generate, "genblk1[16]" "genblk1[16]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18e2c6a0 .param/l "i" 1 4 33, +C4<010000>;
S_0x18e72010 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e71e80;
 .timescale 0 0;
S_0x18e721a0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e72010;
 .timescale 0 0;
v0x18e27510_0 .net *"_ivl_17", 0 0, L_0x18ea3c80;  1 drivers
L_0x18ea3a00 .part L_0x18ea0d20, 16, 1;
L_0x18ea3aa0 .part L_0x18ea17c0, 16, 1;
L_0x18ea3b90 .part L_0x18ea17c0, 0, 1;
L_0x18ea3c80 .part L_0x18ea0d20, 16, 1;
S_0x18e72330 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e721a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea3920 .functor AND 1, L_0x18ea3a00, L_0x18ea3b90, C4<1>, C4<1>;
L_0x18ea3990 .functor OR 1, L_0x18ea3920, L_0x18ea3aa0, C4<0>, C4<0>;
v0x18e2bf10_0 .net "g", 0 0, L_0x18ea3aa0;  1 drivers
v0x18e29d50_0 .net "g_next", 0 0, L_0x18ea3990;  1 drivers
v0x18e29e10_0 .net "g_or", 0 0, L_0x18ea3920;  1 drivers
v0x18e296d0_0 .net "g_prev", 0 0, L_0x18ea3b90;  1 drivers
v0x18e29790_0 .net "p", 0 0, L_0x18ea3a00;  1 drivers
S_0x18e724c0 .scope generate, "genblk1[17]" "genblk1[17]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d806b0 .param/l "i" 1 4 33, +C4<010001>;
S_0x18e72650 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e724c0;
 .timescale 0 0;
S_0x18e727e0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e72650;
 .timescale 0 0;
v0x18e22490_0 .net *"_ivl_17", 0 0, L_0x18ea4120;  1 drivers
L_0x18ea3e50 .part L_0x18ea0d20, 17, 1;
L_0x18ea3f40 .part L_0x18ea17c0, 17, 1;
L_0x18ea4030 .part L_0x18ea17c0, 1, 1;
L_0x18ea4120 .part L_0x18ea0d20, 17, 1;
S_0x18e72970 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e727e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea3d20 .functor AND 1, L_0x18ea3e50, L_0x18ea4030, C4<1>, C4<1>;
L_0x18ea3d90 .functor OR 1, L_0x18ea3d20, L_0x18ea3f40, C4<0>, C4<0>;
v0x18e26e90_0 .net "g", 0 0, L_0x18ea3f40;  1 drivers
v0x18e24cd0_0 .net "g_next", 0 0, L_0x18ea3d90;  1 drivers
v0x18e24d90_0 .net "g_or", 0 0, L_0x18ea3d20;  1 drivers
v0x18e24650_0 .net "g_prev", 0 0, L_0x18ea4030;  1 drivers
v0x18e24710_0 .net "p", 0 0, L_0x18ea3e50;  1 drivers
S_0x18e72b00 .scope generate, "genblk1[18]" "genblk1[18]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d745e0 .param/l "i" 1 4 33, +C4<010010>;
S_0x18e72c90 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e72b00;
 .timescale 0 0;
S_0x18e72e20 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e72c90;
 .timescale 0 0;
v0x18e1d410_0 .net *"_ivl_17", 0 0, L_0x18ea45c0;  1 drivers
L_0x18ea42f0 .part L_0x18ea0d20, 18, 1;
L_0x18ea43e0 .part L_0x18ea17c0, 18, 1;
L_0x18ea44d0 .part L_0x18ea17c0, 2, 1;
L_0x18ea45c0 .part L_0x18ea0d20, 18, 1;
S_0x18e72fb0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e72e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea41c0 .functor AND 1, L_0x18ea42f0, L_0x18ea44d0, C4<1>, C4<1>;
L_0x18ea4230 .functor OR 1, L_0x18ea41c0, L_0x18ea43e0, C4<0>, C4<0>;
v0x18e21e10_0 .net "g", 0 0, L_0x18ea43e0;  1 drivers
v0x18e1fc50_0 .net "g_next", 0 0, L_0x18ea4230;  1 drivers
v0x18e1fd10_0 .net "g_or", 0 0, L_0x18ea41c0;  1 drivers
v0x18e1f5d0_0 .net "g_prev", 0 0, L_0x18ea44d0;  1 drivers
v0x18e1f690_0 .net "p", 0 0, L_0x18ea42f0;  1 drivers
S_0x18e73140 .scope generate, "genblk1[19]" "genblk1[19]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d6e060 .param/l "i" 1 4 33, +C4<010011>;
S_0x18e732d0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e73140;
 .timescale 0 0;
S_0x18e73460 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e732d0;
 .timescale 0 0;
v0x18e18390_0 .net *"_ivl_17", 0 0, L_0x18ea4a60;  1 drivers
L_0x18ea4790 .part L_0x18ea0d20, 19, 1;
L_0x18ea4880 .part L_0x18ea17c0, 19, 1;
L_0x18ea4970 .part L_0x18ea17c0, 3, 1;
L_0x18ea4a60 .part L_0x18ea0d20, 19, 1;
S_0x18e735f0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e73460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea4660 .functor AND 1, L_0x18ea4790, L_0x18ea4970, C4<1>, C4<1>;
L_0x18ea46d0 .functor OR 1, L_0x18ea4660, L_0x18ea4880, C4<0>, C4<0>;
v0x18e1cd90_0 .net "g", 0 0, L_0x18ea4880;  1 drivers
v0x18e1abd0_0 .net "g_next", 0 0, L_0x18ea46d0;  1 drivers
v0x18e1ac90_0 .net "g_or", 0 0, L_0x18ea4660;  1 drivers
v0x18e1a550_0 .net "g_prev", 0 0, L_0x18ea4970;  1 drivers
v0x18e1a610_0 .net "p", 0 0, L_0x18ea4790;  1 drivers
S_0x18e73780 .scope generate, "genblk1[20]" "genblk1[20]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d65290 .param/l "i" 1 4 33, +C4<010100>;
S_0x18e73910 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e73780;
 .timescale 0 0;
S_0x18e73aa0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e73910;
 .timescale 0 0;
v0x18e004a0_0 .net *"_ivl_17", 0 0, L_0x18ea4f00;  1 drivers
L_0x18ea4c30 .part L_0x18ea0d20, 20, 1;
L_0x18ea4d20 .part L_0x18ea17c0, 20, 1;
L_0x18ea4e10 .part L_0x18ea17c0, 4, 1;
L_0x18ea4f00 .part L_0x18ea0d20, 20, 1;
S_0x18e73c30 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e73aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea4b00 .functor AND 1, L_0x18ea4c30, L_0x18ea4e10, C4<1>, C4<1>;
L_0x18ea4b70 .functor OR 1, L_0x18ea4b00, L_0x18ea4d20, C4<0>, C4<0>;
v0x18e17d10_0 .net "g", 0 0, L_0x18ea4d20;  1 drivers
v0x18e02fc0_0 .net "g_next", 0 0, L_0x18ea4b70;  1 drivers
v0x18e03080_0 .net "g_or", 0 0, L_0x18ea4b00;  1 drivers
v0x18e01f40_0 .net "g_prev", 0 0, L_0x18ea4e10;  1 drivers
v0x18e02000_0 .net "p", 0 0, L_0x18ea4c30;  1 drivers
S_0x18e73dc0 .scope generate, "genblk1[21]" "genblk1[21]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d563d0 .param/l "i" 1 4 33, +C4<010101>;
S_0x18e73f50 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e73dc0;
 .timescale 0 0;
S_0x18e740e0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e73f50;
 .timescale 0 0;
v0x18dfae60_0 .net *"_ivl_17", 0 0, L_0x18ea53a0;  1 drivers
L_0x18ea50d0 .part L_0x18ea0d20, 21, 1;
L_0x18ea51c0 .part L_0x18ea17c0, 21, 1;
L_0x18ea52b0 .part L_0x18ea17c0, 5, 1;
L_0x18ea53a0 .part L_0x18ea0d20, 21, 1;
S_0x18e74270 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e740e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea4fa0 .functor AND 1, L_0x18ea50d0, L_0x18ea52b0, C4<1>, C4<1>;
L_0x18ea5010 .functor OR 1, L_0x18ea4fa0, L_0x18ea51c0, C4<0>, C4<0>;
v0x18dff420_0 .net "g", 0 0, L_0x18ea51c0;  1 drivers
v0x18dfd980_0 .net "g_next", 0 0, L_0x18ea5010;  1 drivers
v0x18dfda40_0 .net "g_or", 0 0, L_0x18ea4fa0;  1 drivers
v0x18dfc900_0 .net "g_prev", 0 0, L_0x18ea52b0;  1 drivers
v0x18dfc9c0_0 .net "p", 0 0, L_0x18ea50d0;  1 drivers
S_0x18e74400 .scope generate, "genblk1[22]" "genblk1[22]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d4f190 .param/l "i" 1 4 33, +C4<010110>;
S_0x18e74590 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e74400;
 .timescale 0 0;
S_0x18e74720 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e74590;
 .timescale 0 0;
v0x18df5820_0 .net *"_ivl_17", 0 0, L_0x18ea5840;  1 drivers
L_0x18ea5570 .part L_0x18ea0d20, 22, 1;
L_0x18ea5660 .part L_0x18ea17c0, 22, 1;
L_0x18ea5750 .part L_0x18ea17c0, 6, 1;
L_0x18ea5840 .part L_0x18ea0d20, 22, 1;
S_0x18e748b0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e74720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea5440 .functor AND 1, L_0x18ea5570, L_0x18ea5750, C4<1>, C4<1>;
L_0x18ea54b0 .functor OR 1, L_0x18ea5440, L_0x18ea5660, C4<0>, C4<0>;
v0x18df9de0_0 .net "g", 0 0, L_0x18ea5660;  1 drivers
v0x18df8340_0 .net "g_next", 0 0, L_0x18ea54b0;  1 drivers
v0x18df8400_0 .net "g_or", 0 0, L_0x18ea5440;  1 drivers
v0x18df72c0_0 .net "g_prev", 0 0, L_0x18ea5750;  1 drivers
v0x18df7380_0 .net "p", 0 0, L_0x18ea5570;  1 drivers
S_0x18e74a40 .scope generate, "genblk1[23]" "genblk1[23]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d43100 .param/l "i" 1 4 33, +C4<010111>;
S_0x18e74bd0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e74a40;
 .timescale 0 0;
S_0x18e74d60 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e74bd0;
 .timescale 0 0;
v0x18df01e0_0 .net *"_ivl_17", 0 0, L_0x18ea64b0;  1 drivers
L_0x18ea5a10 .part L_0x18ea0d20, 23, 1;
L_0x18ea5f10 .part L_0x18ea17c0, 23, 1;
L_0x18ea63c0 .part L_0x18ea17c0, 7, 1;
L_0x18ea64b0 .part L_0x18ea0d20, 23, 1;
S_0x18e74ef0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e74d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea58e0 .functor AND 1, L_0x18ea5a10, L_0x18ea63c0, C4<1>, C4<1>;
L_0x18ea5950 .functor OR 1, L_0x18ea58e0, L_0x18ea5f10, C4<0>, C4<0>;
v0x18df47a0_0 .net "g", 0 0, L_0x18ea5f10;  1 drivers
v0x18df2d00_0 .net "g_next", 0 0, L_0x18ea5950;  1 drivers
v0x18df2dc0_0 .net "g_or", 0 0, L_0x18ea58e0;  1 drivers
v0x18df1c80_0 .net "g_prev", 0 0, L_0x18ea63c0;  1 drivers
v0x18df1d40_0 .net "p", 0 0, L_0x18ea5a10;  1 drivers
S_0x18e75080 .scope generate, "genblk1[24]" "genblk1[24]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d3a330 .param/l "i" 1 4 33, +C4<011000>;
S_0x18e75210 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e75080;
 .timescale 0 0;
S_0x18e753a0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e75210;
 .timescale 0 0;
v0x18ddec20_0 .net *"_ivl_17", 0 0, L_0x18ea6950;  1 drivers
L_0x18ea6680 .part L_0x18ea0d20, 24, 1;
L_0x18ea6770 .part L_0x18ea17c0, 24, 1;
L_0x18ea6860 .part L_0x18ea17c0, 8, 1;
L_0x18ea6950 .part L_0x18ea0d20, 24, 1;
S_0x18e75530 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e753a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea6550 .functor AND 1, L_0x18ea6680, L_0x18ea6860, C4<1>, C4<1>;
L_0x18ea65c0 .functor OR 1, L_0x18ea6550, L_0x18ea6770, C4<0>, C4<0>;
v0x18def160_0 .net "g", 0 0, L_0x18ea6770;  1 drivers
v0x18de1460_0 .net "g_next", 0 0, L_0x18ea65c0;  1 drivers
v0x18de1520_0 .net "g_or", 0 0, L_0x18ea6550;  1 drivers
v0x18ddf2a0_0 .net "g_prev", 0 0, L_0x18ea6860;  1 drivers
v0x18ddf360_0 .net "p", 0 0, L_0x18ea6680;  1 drivers
S_0x18e756c0 .scope generate, "genblk1[25]" "genblk1[25]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d2cc00 .param/l "i" 1 4 33, +C4<011001>;
S_0x18e75850 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e756c0;
 .timescale 0 0;
S_0x18e759e0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e75850;
 .timescale 0 0;
v0x18dd9ba0_0 .net *"_ivl_17", 0 0, L_0x18ea6df0;  1 drivers
L_0x18ea6b20 .part L_0x18ea0d20, 25, 1;
L_0x18ea6c10 .part L_0x18ea17c0, 25, 1;
L_0x18ea6d00 .part L_0x18ea17c0, 9, 1;
L_0x18ea6df0 .part L_0x18ea0d20, 25, 1;
S_0x18e75b70 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e759e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea69f0 .functor AND 1, L_0x18ea6b20, L_0x18ea6d00, C4<1>, C4<1>;
L_0x18ea6a60 .functor OR 1, L_0x18ea69f0, L_0x18ea6c10, C4<0>, C4<0>;
v0x18ddca60_0 .net "g", 0 0, L_0x18ea6c10;  1 drivers
v0x18ddc3e0_0 .net "g_next", 0 0, L_0x18ea6a60;  1 drivers
v0x18ddc4a0_0 .net "g_or", 0 0, L_0x18ea69f0;  1 drivers
v0x18dda220_0 .net "g_prev", 0 0, L_0x18ea6d00;  1 drivers
v0x18dda2e0_0 .net "p", 0 0, L_0x18ea6b20;  1 drivers
S_0x18e75d00 .scope generate, "genblk1[26]" "genblk1[26]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d26680 .param/l "i" 1 4 33, +C4<011010>;
S_0x18e75e90 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e75d00;
 .timescale 0 0;
S_0x18e76020 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e75e90;
 .timescale 0 0;
v0x18dd4b20_0 .net *"_ivl_17", 0 0, L_0x18ea7290;  1 drivers
L_0x18ea6fc0 .part L_0x18ea0d20, 26, 1;
L_0x18ea70b0 .part L_0x18ea17c0, 26, 1;
L_0x18ea71a0 .part L_0x18ea17c0, 10, 1;
L_0x18ea7290 .part L_0x18ea0d20, 26, 1;
S_0x18e761b0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e76020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea6e90 .functor AND 1, L_0x18ea6fc0, L_0x18ea71a0, C4<1>, C4<1>;
L_0x18ea6f00 .functor OR 1, L_0x18ea6e90, L_0x18ea70b0, C4<0>, C4<0>;
v0x18dd79e0_0 .net "g", 0 0, L_0x18ea70b0;  1 drivers
v0x18dd7360_0 .net "g_next", 0 0, L_0x18ea6f00;  1 drivers
v0x18dd7420_0 .net "g_or", 0 0, L_0x18ea6e90;  1 drivers
v0x18dd51a0_0 .net "g_prev", 0 0, L_0x18ea71a0;  1 drivers
v0x18dd5260_0 .net "p", 0 0, L_0x18ea6fc0;  1 drivers
S_0x18e76340 .scope generate, "genblk1[27]" "genblk1[27]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d1d8b0 .param/l "i" 1 4 33, +C4<011011>;
S_0x18e764d0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e76340;
 .timescale 0 0;
S_0x18e76660 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e764d0;
 .timescale 0 0;
v0x18dcfaa0_0 .net *"_ivl_17", 0 0, L_0x18ea7730;  1 drivers
L_0x18ea7460 .part L_0x18ea0d20, 27, 1;
L_0x18ea7550 .part L_0x18ea17c0, 27, 1;
L_0x18ea7640 .part L_0x18ea17c0, 11, 1;
L_0x18ea7730 .part L_0x18ea0d20, 27, 1;
S_0x18e767f0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea7330 .functor AND 1, L_0x18ea7460, L_0x18ea7640, C4<1>, C4<1>;
L_0x18ea73a0 .functor OR 1, L_0x18ea7330, L_0x18ea7550, C4<0>, C4<0>;
v0x18dd2960_0 .net "g", 0 0, L_0x18ea7550;  1 drivers
v0x18dd22e0_0 .net "g_next", 0 0, L_0x18ea73a0;  1 drivers
v0x18dd23a0_0 .net "g_or", 0 0, L_0x18ea7330;  1 drivers
v0x18dd0120_0 .net "g_prev", 0 0, L_0x18ea7640;  1 drivers
v0x18dd01e0_0 .net "p", 0 0, L_0x18ea7460;  1 drivers
S_0x18e76980 .scope generate, "genblk1[28]" "genblk1[28]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d10470 .param/l "i" 1 4 33, +C4<011100>;
S_0x18e76b10 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e76980;
 .timescale 0 0;
S_0x18e76ca0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e76b10;
 .timescale 0 0;
v0x18dc2540_0 .net *"_ivl_17", 0 0, L_0x18ea7bd0;  1 drivers
L_0x18ea7900 .part L_0x18ea0d20, 28, 1;
L_0x18ea79f0 .part L_0x18ea17c0, 28, 1;
L_0x18ea7ae0 .part L_0x18ea17c0, 12, 1;
L_0x18ea7bd0 .part L_0x18ea0d20, 28, 1;
S_0x18e76e30 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e76ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea77d0 .functor AND 1, L_0x18ea7900, L_0x18ea7ae0, C4<1>, C4<1>;
L_0x18ea7840 .functor OR 1, L_0x18ea77d0, L_0x18ea79f0, C4<0>, C4<0>;
v0x18dc60e0_0 .net "g", 0 0, L_0x18ea79f0;  1 drivers
v0x18dc5060_0 .net "g_next", 0 0, L_0x18ea7840;  1 drivers
v0x18dc5120_0 .net "g_or", 0 0, L_0x18ea77d0;  1 drivers
v0x18dc35c0_0 .net "g_prev", 0 0, L_0x18ea7ae0;  1 drivers
v0x18dc3680_0 .net "p", 0 0, L_0x18ea7900;  1 drivers
S_0x18e76fc0 .scope generate, "genblk1[29]" "genblk1[29]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18d05da0 .param/l "i" 1 4 33, +C4<011101>;
S_0x18e77150 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e76fc0;
 .timescale 0 0;
S_0x18e772e0 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e77150;
 .timescale 0 0;
v0x18dbcf00_0 .net *"_ivl_17", 0 0, L_0x18ea8070;  1 drivers
L_0x18ea7da0 .part L_0x18ea0d20, 29, 1;
L_0x18ea7e90 .part L_0x18ea17c0, 29, 1;
L_0x18ea7f80 .part L_0x18ea17c0, 13, 1;
L_0x18ea8070 .part L_0x18ea0d20, 29, 1;
S_0x18e77470 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e772e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea7c70 .functor AND 1, L_0x18ea7da0, L_0x18ea7f80, C4<1>, C4<1>;
L_0x18ea7ce0 .functor OR 1, L_0x18ea7c70, L_0x18ea7e90, C4<0>, C4<0>;
v0x18dc0aa0_0 .net "g", 0 0, L_0x18ea7e90;  1 drivers
v0x18dbfa20_0 .net "g_next", 0 0, L_0x18ea7ce0;  1 drivers
v0x18dbfae0_0 .net "g_or", 0 0, L_0x18ea7c70;  1 drivers
v0x18dbdf80_0 .net "g_prev", 0 0, L_0x18ea7f80;  1 drivers
v0x18dbe040_0 .net "p", 0 0, L_0x18ea7da0;  1 drivers
S_0x18e77600 .scope generate, "genblk1[30]" "genblk1[30]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18cfc100 .param/l "i" 1 4 33, +C4<011110>;
S_0x18e77790 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e77600;
 .timescale 0 0;
S_0x18e77920 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e77790;
 .timescale 0 0;
v0x18db1f40_0 .net *"_ivl_17", 0 0, L_0x18ea8510;  1 drivers
L_0x18ea8240 .part L_0x18ea0d20, 30, 1;
L_0x18ea8330 .part L_0x18ea17c0, 30, 1;
L_0x18ea8420 .part L_0x18ea17c0, 14, 1;
L_0x18ea8510 .part L_0x18ea0d20, 30, 1;
S_0x18e77ab0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e77920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea8110 .functor AND 1, L_0x18ea8240, L_0x18ea8420, C4<1>, C4<1>;
L_0x18ea8180 .functor OR 1, L_0x18ea8110, L_0x18ea8330, C4<0>, C4<0>;
v0x18db5ae0_0 .net "g", 0 0, L_0x18ea8330;  1 drivers
v0x18db4a60_0 .net "g_next", 0 0, L_0x18ea8180;  1 drivers
v0x18db4b20_0 .net "g_or", 0 0, L_0x18ea8110;  1 drivers
v0x18db2fc0_0 .net "g_prev", 0 0, L_0x18ea8420;  1 drivers
v0x18db3080_0 .net "p", 0 0, L_0x18ea8240;  1 drivers
S_0x18e77c40 .scope generate, "genblk1[31]" "genblk1[31]" 4 33, 4 33 0, S_0x18bb4720;
 .timescale 0 0;
P_0x18cf2460 .param/l "i" 1 4 33, +C4<011111>;
S_0x18e77dd0 .scope generate, "blackcell_insertion" "blackcell_insertion" 4 34, 4 34 0, S_0x18e77c40;
 .timescale 0 0;
S_0x18e77f60 .scope generate, "genblk1" "genblk1" 4 36, 4 36 0, S_0x18e77dd0;
 .timescale 0 0;
v0x18dac900_0 .net *"_ivl_19", 0 0, L_0x18ea9ea0;  1 drivers
L_0x18ea86e0 .part L_0x18ea0d20, 31, 1;
L_0x18ea87d0 .part L_0x18ea17c0, 31, 1;
L_0x18ea88c0 .part L_0x18ea17c0, 15, 1;
LS_0x18ea89b0_0_0 .concat8 [ 1 1 1 1], L_0x18ea2350, L_0x18ea24e0, L_0x18ea2620, L_0x18ea2760;
LS_0x18ea89b0_0_4 .concat8 [ 1 1 1 1], L_0x18ea28a0, L_0x18ea29e0, L_0x18ea2c30, L_0x18ea2e80;
LS_0x18ea89b0_0_8 .concat8 [ 1 1 1 1], L_0x18ea2fc0, L_0x18ea3100, L_0x18ea3240, L_0x18ea3380;
LS_0x18ea89b0_0_12 .concat8 [ 1 1 1 1], L_0x18ea34c0, L_0x18ea3600, L_0x18ea3740, L_0x18ea3880;
LS_0x18ea89b0_0_16 .concat8 [ 1 1 1 1], L_0x18ea3990, L_0x18ea3d90, L_0x18ea4230, L_0x18ea46d0;
LS_0x18ea89b0_0_20 .concat8 [ 1 1 1 1], L_0x18ea4b70, L_0x18ea5010, L_0x18ea54b0, L_0x18ea5950;
LS_0x18ea89b0_0_24 .concat8 [ 1 1 1 1], L_0x18ea65c0, L_0x18ea6a60, L_0x18ea6f00, L_0x18ea73a0;
LS_0x18ea89b0_0_28 .concat8 [ 1 1 1 1], L_0x18ea7840, L_0x18ea7ce0, L_0x18ea8180, L_0x18ea8620;
LS_0x18ea89b0_1_0 .concat8 [ 4 4 4 4], LS_0x18ea89b0_0_0, LS_0x18ea89b0_0_4, LS_0x18ea89b0_0_8, LS_0x18ea89b0_0_12;
LS_0x18ea89b0_1_4 .concat8 [ 4 4 4 4], LS_0x18ea89b0_0_16, LS_0x18ea89b0_0_20, LS_0x18ea89b0_0_24, LS_0x18ea89b0_0_28;
L_0x18ea89b0 .concat8 [ 16 16 0 0], LS_0x18ea89b0_1_0, LS_0x18ea89b0_1_4;
LS_0x18ea9450_0_0 .concat8 [ 1 1 1 1], L_0x18ea2260, L_0x18ea2440, L_0x18ea2580, L_0x18ea26c0;
LS_0x18ea9450_0_4 .concat8 [ 1 1 1 1], L_0x18ea2800, L_0x18ea2940, L_0x18ea2a80, L_0x18ea2de0;
LS_0x18ea9450_0_8 .concat8 [ 1 1 1 1], L_0x18ea2f20, L_0x18ea3060, L_0x18ea31a0, L_0x18ea32e0;
LS_0x18ea9450_0_12 .concat8 [ 1 1 1 1], L_0x18ea3420, L_0x18ea3560, L_0x18ea36a0, L_0x18ea37e0;
LS_0x18ea9450_0_16 .concat8 [ 1 1 1 1], L_0x18ea3c80, L_0x18ea4120, L_0x18ea45c0, L_0x18ea4a60;
LS_0x18ea9450_0_20 .concat8 [ 1 1 1 1], L_0x18ea4f00, L_0x18ea53a0, L_0x18ea5840, L_0x18ea64b0;
LS_0x18ea9450_0_24 .concat8 [ 1 1 1 1], L_0x18ea6950, L_0x18ea6df0, L_0x18ea7290, L_0x18ea7730;
LS_0x18ea9450_0_28 .concat8 [ 1 1 1 1], L_0x18ea7bd0, L_0x18ea8070, L_0x18ea8510, L_0x18ea9ea0;
LS_0x18ea9450_1_0 .concat8 [ 4 4 4 4], LS_0x18ea9450_0_0, LS_0x18ea9450_0_4, LS_0x18ea9450_0_8, LS_0x18ea9450_0_12;
LS_0x18ea9450_1_4 .concat8 [ 4 4 4 4], LS_0x18ea9450_0_16, LS_0x18ea9450_0_20, LS_0x18ea9450_0_24, LS_0x18ea9450_0_28;
L_0x18ea9450 .concat8 [ 16 16 0 0], LS_0x18ea9450_1_0, LS_0x18ea9450_1_4;
L_0x18ea9ea0 .part L_0x18ea0d20, 31, 1;
S_0x18e780f0 .scope module, "gr0" "graycell" 4 37, 6 1 0, S_0x18e77f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /INPUT 1 "g_prev";
    .port_info 3 /OUTPUT 1 "g_next";
L_0x18ea85b0 .functor AND 1, L_0x18ea86e0, L_0x18ea88c0, C4<1>, C4<1>;
L_0x18ea8620 .functor OR 1, L_0x18ea85b0, L_0x18ea87d0, C4<0>, C4<0>;
v0x18db04a0_0 .net "g", 0 0, L_0x18ea87d0;  1 drivers
v0x18daf420_0 .net "g_next", 0 0, L_0x18ea8620;  1 drivers
v0x18daf4e0_0 .net "g_or", 0 0, L_0x18ea85b0;  1 drivers
v0x18dad980_0 .net "g_prev", 0 0, L_0x18ea88c0;  1 drivers
v0x18dada40_0 .net "p", 0 0, L_0x18ea86e0;  1 drivers
S_0x18e78280 .scope generate, "sum[0]" "sum[0]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18ce87c0 .param/l "i" 1 4 64, +C4<00>;
L_0x18eaa4c0 .part L_0x18ea89b0, 0, 1;
S_0x18e78410 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e78280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18ea9f90 .functor XOR 1, L_0x18eaa0c0, L_0x18eaa1b0, C4<0>, C4<0>;
L_0x18eaa000 .functor XOR 1, L_0x18ea9f90, L_0x18eaa4c0, C4<0>, C4<0>;
v0x18da54e0_0 .net "a", 0 0, L_0x18eaa0c0;  1 drivers
v0x18da4460_0 .net "b", 0 0, L_0x18eaa1b0;  1 drivers
v0x18da4520_0 .net "g", 0 0, L_0x18eaa4c0;  1 drivers
v0x18da29c0_0 .net "s", 0 0, L_0x18eaa000;  1 drivers
v0x18da2a80_0 .net "sum_part", 0 0, L_0x18ea9f90;  1 drivers
S_0x18e785a0 .scope generate, "sum[1]" "sum[1]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18ce0de0 .param/l "i" 1 4 64, +C4<01>;
L_0x18eaab40 .part L_0x18ea89b0, 1, 1;
S_0x18e78730 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e785a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eaa600 .functor XOR 1, L_0x18eaa730, L_0x18eaa820, C4<0>, C4<0>;
L_0x18eaa670 .functor XOR 1, L_0x18eaa600, L_0x18eaab40, C4<0>, C4<0>;
v0x18da1940_0 .net "a", 0 0, L_0x18eaa730;  1 drivers
v0x18d9fea0_0 .net "b", 0 0, L_0x18eaa820;  1 drivers
v0x18d9ff60_0 .net "g", 0 0, L_0x18eaab40;  1 drivers
v0x18d9ee20_0 .net "s", 0 0, L_0x18eaa670;  1 drivers
v0x18d9eee0_0 .net "sum_part", 0 0, L_0x18eaa600;  1 drivers
S_0x18e788c0 .scope generate, "sum[2]" "sum[2]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18bc0ae0 .param/l "i" 1 4 64, +C4<010>;
L_0x18eab180 .part L_0x18ea89b0, 2, 1;
S_0x18e78a50 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e788c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eaac30 .functor XOR 1, L_0x18eaad60, L_0x18eaae50, C4<0>, C4<0>;
L_0x18eaaca0 .functor XOR 1, L_0x18eaac30, L_0x18eab180, C4<0>, C4<0>;
v0x18d9d380_0 .net "a", 0 0, L_0x18eaad60;  1 drivers
v0x18d9c300_0 .net "b", 0 0, L_0x18eaae50;  1 drivers
v0x18d9c3c0_0 .net "g", 0 0, L_0x18eab180;  1 drivers
v0x18d93f80_0 .net "s", 0 0, L_0x18eaaca0;  1 drivers
v0x18d94040_0 .net "sum_part", 0 0, L_0x18eaac30;  1 drivers
S_0x18e78be0 .scope generate, "sum[3]" "sum[3]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18bb5940 .param/l "i" 1 4 64, +C4<011>;
L_0x18eab780 .part L_0x18ea89b0, 3, 1;
S_0x18e78d70 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e78be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eab270 .functor XOR 1, L_0x18eab350, L_0x18eab440, C4<0>, C4<0>;
L_0x18eab2e0 .functor XOR 1, L_0x18eab270, L_0x18eab780, C4<0>, C4<0>;
v0x18d91e50_0 .net "a", 0 0, L_0x18eab350;  1 drivers
v0x18d917d0_0 .net "b", 0 0, L_0x18eab440;  1 drivers
v0x18d91890_0 .net "g", 0 0, L_0x18eab780;  1 drivers
v0x18d8f6a0_0 .net "s", 0 0, L_0x18eab2e0;  1 drivers
v0x18d8f760_0 .net "sum_part", 0 0, L_0x18eab270;  1 drivers
S_0x18e78f00 .scope generate, "sum[4]" "sum[4]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18bb3790 .param/l "i" 1 4 64, +C4<0100>;
L_0x18eabde0 .part L_0x18ea89b0, 4, 1;
S_0x18e79090 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e78f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eab870 .functor XOR 1, L_0x18eab9a0, L_0x18eaba90, C4<0>, C4<0>;
L_0x18eab8e0 .functor XOR 1, L_0x18eab870, L_0x18eabde0, C4<0>, C4<0>;
v0x18d8f020_0 .net "a", 0 0, L_0x18eab9a0;  1 drivers
v0x18d8cf90_0 .net "b", 0 0, L_0x18eaba90;  1 drivers
v0x18d8d050_0 .net "g", 0 0, L_0x18eabde0;  1 drivers
v0x18d8c9b0_0 .net "s", 0 0, L_0x18eab8e0;  1 drivers
v0x18d8ca70_0 .net "sum_part", 0 0, L_0x18eab870;  1 drivers
S_0x18e79220 .scope generate, "sum[5]" "sum[5]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18b8ac90 .param/l "i" 1 4 64, +C4<0101>;
L_0x18eac450 .part L_0x18ea89b0, 5, 1;
S_0x18e793b0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e79220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eabed0 .functor XOR 1, L_0x18eac000, L_0x18eac0f0, C4<0>, C4<0>;
L_0x18eabf40 .functor XOR 1, L_0x18eabed0, L_0x18eac450, C4<0>, C4<0>;
v0x18d88660_0 .net "a", 0 0, L_0x18eac000;  1 drivers
v0x18d87900_0 .net "b", 0 0, L_0x18eac0f0;  1 drivers
v0x18d879c0_0 .net "g", 0 0, L_0x18eac450;  1 drivers
v0x18d85b40_0 .net "s", 0 0, L_0x18eabf40;  1 drivers
v0x18d85c00_0 .net "sum_part", 0 0, L_0x18eabed0;  1 drivers
S_0x18e79540 .scope generate, "sum[6]" "sum[6]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18bb2190 .param/l "i" 1 4 64, +C4<0110>;
L_0x18eacad0 .part L_0x18ea89b0, 6, 1;
S_0x18e796d0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e79540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eac540 .functor XOR 1, L_0x18eac670, L_0x18eac760, C4<0>, C4<0>;
L_0x18eac5b0 .functor XOR 1, L_0x18eac540, L_0x18eacad0, C4<0>, C4<0>;
v0x18d84de0_0 .net "a", 0 0, L_0x18eac670;  1 drivers
v0x18d80360_0 .net "b", 0 0, L_0x18eac760;  1 drivers
v0x18d80420_0 .net "g", 0 0, L_0x18eacad0;  1 drivers
v0x18d7f600_0 .net "s", 0 0, L_0x18eac5b0;  1 drivers
v0x18d7f6c0_0 .net "sum_part", 0 0, L_0x18eac540;  1 drivers
S_0x18e79860 .scope generate, "sum[7]" "sum[7]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d2b030 .param/l "i" 1 4 64, +C4<0111>;
L_0x18ead270 .part L_0x18ea89b0, 7, 1;
S_0x18e799f0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e79860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eaccd0 .functor XOR 1, L_0x18eace00, L_0x18eacef0, C4<0>, C4<0>;
L_0x18eacd40 .functor XOR 1, L_0x18eaccd0, L_0x18ead270, C4<0>, C4<0>;
v0x18d7d840_0 .net "a", 0 0, L_0x18eace00;  1 drivers
v0x18d7cae0_0 .net "b", 0 0, L_0x18eacef0;  1 drivers
v0x18d7cba0_0 .net "g", 0 0, L_0x18ead270;  1 drivers
v0x18d78060_0 .net "s", 0 0, L_0x18eacd40;  1 drivers
v0x18d78120_0 .net "sum_part", 0 0, L_0x18eaccd0;  1 drivers
S_0x18e79b80 .scope generate, "sum[8]" "sum[8]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d657d0 .param/l "i" 1 4 64, +C4<01000>;
L_0x18ead910 .part L_0x18ea89b0, 8, 1;
S_0x18e79d10 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e79b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18ead360 .functor XOR 1, L_0x18ead490, L_0x18ead580, C4<0>, C4<0>;
L_0x18ead3d0 .functor XOR 1, L_0x18ead360, L_0x18ead910, C4<0>, C4<0>;
v0x18d77300_0 .net "a", 0 0, L_0x18ead490;  1 drivers
v0x18d75540_0 .net "b", 0 0, L_0x18ead580;  1 drivers
v0x18d75600_0 .net "g", 0 0, L_0x18ead910;  1 drivers
v0x18d747e0_0 .net "s", 0 0, L_0x18ead3d0;  1 drivers
v0x18d748a0_0 .net "sum_part", 0 0, L_0x18ead360;  1 drivers
S_0x18e79ea0 .scope generate, "sum[9]" "sum[9]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d8e2f0 .param/l "i" 1 4 64, +C4<01001>;
L_0x18eadfc0 .part L_0x18ea89b0, 9, 1;
S_0x18e7a030 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e79ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eada00 .functor XOR 1, L_0x18eadb30, L_0x18eadc20, C4<0>, C4<0>;
L_0x18eada70 .functor XOR 1, L_0x18eada00, L_0x18eadfc0, C4<0>, C4<0>;
v0x18d6fd60_0 .net "a", 0 0, L_0x18eadb30;  1 drivers
v0x18d6f000_0 .net "b", 0 0, L_0x18eadc20;  1 drivers
v0x18d6f0c0_0 .net "g", 0 0, L_0x18eadfc0;  1 drivers
v0x18d6d240_0 .net "s", 0 0, L_0x18eada70;  1 drivers
v0x18d6d300_0 .net "sum_part", 0 0, L_0x18eada00;  1 drivers
S_0x18e7a1c0 .scope generate, "sum[10]" "sum[10]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18dfe2b0 .param/l "i" 1 4 64, +C4<01010>;
L_0x18eae680 .part L_0x18ea89b0, 10, 1;
S_0x18e7a350 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7a1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eae0b0 .functor XOR 1, L_0x18eae1e0, L_0x18eae2d0, C4<0>, C4<0>;
L_0x18eae120 .functor XOR 1, L_0x18eae0b0, L_0x18eae680, C4<0>, C4<0>;
v0x18d6c4e0_0 .net "a", 0 0, L_0x18eae1e0;  1 drivers
v0x18d67a60_0 .net "b", 0 0, L_0x18eae2d0;  1 drivers
v0x18d67b20_0 .net "g", 0 0, L_0x18eae680;  1 drivers
v0x18d66d00_0 .net "s", 0 0, L_0x18eae120;  1 drivers
v0x18d66dc0_0 .net "sum_part", 0 0, L_0x18eae0b0;  1 drivers
S_0x18e7a4e0 .scope generate, "sum[11]" "sum[11]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e3f6f0 .param/l "i" 1 4 64, +C4<01011>;
L_0x18eaed50 .part L_0x18ea89b0, 11, 1;
S_0x18e7a670 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eae770 .functor XOR 1, L_0x18eae8a0, L_0x18eae990, C4<0>, C4<0>;
L_0x18eae7e0 .functor XOR 1, L_0x18eae770, L_0x18eaed50, C4<0>, C4<0>;
v0x18d64f40_0 .net "a", 0 0, L_0x18eae8a0;  1 drivers
v0x18d641e0_0 .net "b", 0 0, L_0x18eae990;  1 drivers
v0x18d642a0_0 .net "g", 0 0, L_0x18eaed50;  1 drivers
v0x18d5f760_0 .net "s", 0 0, L_0x18eae7e0;  1 drivers
v0x18d5f820_0 .net "sum_part", 0 0, L_0x18eae770;  1 drivers
S_0x18e7a800 .scope generate, "sum[12]" "sum[12]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d603d0 .param/l "i" 1 4 64, +C4<01100>;
L_0x18eaf430 .part L_0x18ea89b0, 12, 1;
S_0x18e7a990 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eaee40 .functor XOR 1, L_0x18eaef70, L_0x18eaf060, C4<0>, C4<0>;
L_0x18eaeeb0 .functor XOR 1, L_0x18eaee40, L_0x18eaf430, C4<0>, C4<0>;
v0x18d5ea00_0 .net "a", 0 0, L_0x18eaef70;  1 drivers
v0x18d5cc40_0 .net "b", 0 0, L_0x18eaf060;  1 drivers
v0x18d5cd00_0 .net "g", 0 0, L_0x18eaf430;  1 drivers
v0x18d5bee0_0 .net "s", 0 0, L_0x18eaeeb0;  1 drivers
v0x18d5bfa0_0 .net "sum_part", 0 0, L_0x18eaee40;  1 drivers
S_0x18e7ab20 .scope generate, "sum[13]" "sum[13]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d36ad0 .param/l "i" 1 4 64, +C4<01101>;
L_0x18eafb20 .part L_0x18ea89b0, 13, 1;
S_0x18e7acb0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eaf520 .functor XOR 1, L_0x18eaf650, L_0x18eaf740, C4<0>, C4<0>;
L_0x18eaf590 .functor XOR 1, L_0x18eaf520, L_0x18eafb20, C4<0>, C4<0>;
v0x18d57460_0 .net "a", 0 0, L_0x18eaf650;  1 drivers
v0x18d56700_0 .net "b", 0 0, L_0x18eaf740;  1 drivers
v0x18d567c0_0 .net "g", 0 0, L_0x18eafb20;  1 drivers
v0x18d54940_0 .net "s", 0 0, L_0x18eaf590;  1 drivers
v0x18d54a00_0 .net "sum_part", 0 0, L_0x18eaf520;  1 drivers
S_0x18e7ae40 .scope generate, "sum[14]" "sum[14]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18cf8130 .param/l "i" 1 4 64, +C4<01110>;
L_0x18eb0220 .part L_0x18ea89b0, 14, 1;
S_0x18e7afd0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eafc10 .functor XOR 1, L_0x18eafd40, L_0x18eafe30, C4<0>, C4<0>;
L_0x18eafc80 .functor XOR 1, L_0x18eafc10, L_0x18eb0220, C4<0>, C4<0>;
v0x18d53be0_0 .net "a", 0 0, L_0x18eafd40;  1 drivers
v0x18d4e850_0 .net "b", 0 0, L_0x18eafe30;  1 drivers
v0x18d4e910_0 .net "g", 0 0, L_0x18eb0220;  1 drivers
v0x18d4a5e0_0 .net "s", 0 0, L_0x18eafc80;  1 drivers
v0x18d4a6a0_0 .net "sum_part", 0 0, L_0x18eafc10;  1 drivers
S_0x18e7b160 .scope generate, "sum[15]" "sum[15]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d97870 .param/l "i" 1 4 64, +C4<01111>;
L_0x18eb0930 .part L_0x18ea89b0, 15, 1;
S_0x18e7b2f0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb0310 .functor XOR 1, L_0x18eb0440, L_0x18eb0530, C4<0>, C4<0>;
L_0x18eb0380 .functor XOR 1, L_0x18eb0310, L_0x18eb0930, C4<0>, C4<0>;
v0x18d49880_0 .net "a", 0 0, L_0x18eb0440;  1 drivers
v0x18d46460_0 .net "b", 0 0, L_0x18eb0530;  1 drivers
v0x18d46520_0 .net "g", 0 0, L_0x18eb0930;  1 drivers
v0x18d45700_0 .net "s", 0 0, L_0x18eb0380;  1 drivers
v0x18d457c0_0 .net "sum_part", 0 0, L_0x18eb0310;  1 drivers
S_0x18e7b480 .scope generate, "sum[16]" "sum[16]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18cf38c0 .param/l "i" 1 4 64, +C4<010000>;
L_0x18eb1050 .part L_0x18ea89b0, 16, 1;
S_0x18e7b610 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb0a20 .functor XOR 1, L_0x18eb0b50, L_0x18eb0c40, C4<0>, C4<0>;
L_0x18eb0a90 .functor XOR 1, L_0x18eb0a20, L_0x18eb1050, C4<0>, C4<0>;
v0x18d422e0_0 .net "a", 0 0, L_0x18eb0b50;  1 drivers
v0x18d41580_0 .net "b", 0 0, L_0x18eb0c40;  1 drivers
v0x18d41640_0 .net "g", 0 0, L_0x18eb1050;  1 drivers
v0x18d3e160_0 .net "s", 0 0, L_0x18eb0a90;  1 drivers
v0x18d3e220_0 .net "sum_part", 0 0, L_0x18eb0a20;  1 drivers
S_0x18e7b7a0 .scope generate, "sum[17]" "sum[17]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d44450 .param/l "i" 1 4 64, +C4<010001>;
L_0x18eb1780 .part L_0x18ea89b0, 17, 1;
S_0x18e7b930 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb1140 .functor XOR 1, L_0x18eb1270, L_0x18eb1360, C4<0>, C4<0>;
L_0x18eb11b0 .functor XOR 1, L_0x18eb1140, L_0x18eb1780, C4<0>, C4<0>;
v0x18d3d400_0 .net "a", 0 0, L_0x18eb1270;  1 drivers
v0x18d39fe0_0 .net "b", 0 0, L_0x18eb1360;  1 drivers
v0x18d3a0a0_0 .net "g", 0 0, L_0x18eb1780;  1 drivers
v0x18d39280_0 .net "s", 0 0, L_0x18eb11b0;  1 drivers
v0x18d39340_0 .net "sum_part", 0 0, L_0x18eb1140;  1 drivers
S_0x18e7bac0 .scope generate, "sum[18]" "sum[18]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d718b0 .param/l "i" 1 4 64, +C4<010010>;
L_0x18eb1ec0 .part L_0x18ea89b0, 18, 1;
S_0x18e7bc50 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb1870 .functor XOR 1, L_0x18eb19a0, L_0x18eb1a90, C4<0>, C4<0>;
L_0x18eb18e0 .functor XOR 1, L_0x18eb1870, L_0x18eb1ec0, C4<0>, C4<0>;
v0x18d35e60_0 .net "a", 0 0, L_0x18eb19a0;  1 drivers
v0x18d35100_0 .net "b", 0 0, L_0x18eb1a90;  1 drivers
v0x18d351c0_0 .net "g", 0 0, L_0x18eb1ec0;  1 drivers
v0x18d31ce0_0 .net "s", 0 0, L_0x18eb18e0;  1 drivers
v0x18d31da0_0 .net "sum_part", 0 0, L_0x18eb1870;  1 drivers
S_0x18e7bde0 .scope generate, "sum[19]" "sum[19]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18da78e0 .param/l "i" 1 4 64, +C4<010011>;
L_0x18eb2610 .part L_0x18ea89b0, 19, 1;
S_0x18e7bf70 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb1fb0 .functor XOR 1, L_0x18eb20e0, L_0x18eb21d0, C4<0>, C4<0>;
L_0x18eb2020 .functor XOR 1, L_0x18eb1fb0, L_0x18eb2610, C4<0>, C4<0>;
v0x18d30f80_0 .net "a", 0 0, L_0x18eb20e0;  1 drivers
v0x18d2db60_0 .net "b", 0 0, L_0x18eb21d0;  1 drivers
v0x18d2dc20_0 .net "g", 0 0, L_0x18eb2610;  1 drivers
v0x18d2ce00_0 .net "s", 0 0, L_0x18eb2020;  1 drivers
v0x18d2cec0_0 .net "sum_part", 0 0, L_0x18eb1fb0;  1 drivers
S_0x18e7c100 .scope generate, "sum[20]" "sum[20]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18dceec0 .param/l "i" 1 4 64, +C4<010100>;
L_0x18eb2d70 .part L_0x18ea89b0, 20, 1;
S_0x18e7c290 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7c100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb2700 .functor XOR 1, L_0x18eb2830, L_0x18eb2920, C4<0>, C4<0>;
L_0x18eb2770 .functor XOR 1, L_0x18eb2700, L_0x18eb2d70, C4<0>, C4<0>;
v0x18d299e0_0 .net "a", 0 0, L_0x18eb2830;  1 drivers
v0x18d28c80_0 .net "b", 0 0, L_0x18eb2920;  1 drivers
v0x18d28d40_0 .net "g", 0 0, L_0x18eb2d70;  1 drivers
v0x18d25860_0 .net "s", 0 0, L_0x18eb2770;  1 drivers
v0x18d25920_0 .net "sum_part", 0 0, L_0x18eb2700;  1 drivers
S_0x18e7c420 .scope generate, "sum[21]" "sum[21]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18dfc7e0 .param/l "i" 1 4 64, +C4<010101>;
L_0x18eb34e0 .part L_0x18ea89b0, 21, 1;
S_0x18e7c5b0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7c420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb2e60 .functor XOR 1, L_0x18eb2f90, L_0x18eb3080, C4<0>, C4<0>;
L_0x18eb2ed0 .functor XOR 1, L_0x18eb2e60, L_0x18eb34e0, C4<0>, C4<0>;
v0x18d24b00_0 .net "a", 0 0, L_0x18eb2f90;  1 drivers
v0x18d216e0_0 .net "b", 0 0, L_0x18eb3080;  1 drivers
v0x18d217a0_0 .net "g", 0 0, L_0x18eb34e0;  1 drivers
v0x18d20980_0 .net "s", 0 0, L_0x18eb2ed0;  1 drivers
v0x18d20a40_0 .net "sum_part", 0 0, L_0x18eb2e60;  1 drivers
S_0x18e7c740 .scope generate, "sum[22]" "sum[22]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e0be30 .param/l "i" 1 4 64, +C4<010110>;
L_0x18eb3c60 .part L_0x18ea89b0, 22, 1;
S_0x18e7c8d0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb35d0 .functor XOR 1, L_0x18eb3700, L_0x18eb37f0, C4<0>, C4<0>;
L_0x18eb3640 .functor XOR 1, L_0x18eb35d0, L_0x18eb3c60, C4<0>, C4<0>;
v0x18d1d560_0 .net "a", 0 0, L_0x18eb3700;  1 drivers
v0x18d1c800_0 .net "b", 0 0, L_0x18eb37f0;  1 drivers
v0x18d1c8c0_0 .net "g", 0 0, L_0x18eb3c60;  1 drivers
v0x18d193e0_0 .net "s", 0 0, L_0x18eb3640;  1 drivers
v0x18d194a0_0 .net "sum_part", 0 0, L_0x18eb35d0;  1 drivers
S_0x18e7ca60 .scope generate, "sum[23]" "sum[23]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e16600 .param/l "i" 1 4 64, +C4<010111>;
L_0x18eb43f0 .part L_0x18ea89b0, 23, 1;
S_0x18e7cbf0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb3d50 .functor XOR 1, L_0x18eb3e80, L_0x18eb3f70, C4<0>, C4<0>;
L_0x18eb3dc0 .functor XOR 1, L_0x18eb3d50, L_0x18eb43f0, C4<0>, C4<0>;
v0x18d18680_0 .net "a", 0 0, L_0x18eb3e80;  1 drivers
v0x18d15260_0 .net "b", 0 0, L_0x18eb3f70;  1 drivers
v0x18d15320_0 .net "g", 0 0, L_0x18eb43f0;  1 drivers
v0x18d14500_0 .net "s", 0 0, L_0x18eb3dc0;  1 drivers
v0x18d145c0_0 .net "sum_part", 0 0, L_0x18eb3d50;  1 drivers
S_0x18e7cd80 .scope generate, "sum[24]" "sum[24]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e39b50 .param/l "i" 1 4 64, +C4<011000>;
L_0x18eb4b90 .part L_0x18ea89b0, 24, 1;
S_0x18e7cf10 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb44e0 .functor XOR 1, L_0x18eb4610, L_0x18eb4700, C4<0>, C4<0>;
L_0x18eb4550 .functor XOR 1, L_0x18eb44e0, L_0x18eb4b90, C4<0>, C4<0>;
v0x18d11630_0 .net "a", 0 0, L_0x18eb4610;  1 drivers
v0x18d105d0_0 .net "b", 0 0, L_0x18eb4700;  1 drivers
v0x18d10690_0 .net "g", 0 0, L_0x18eb4b90;  1 drivers
v0x18d0c490_0 .net "s", 0 0, L_0x18eb4550;  1 drivers
v0x18d0c550_0 .net "sum_part", 0 0, L_0x18eb44e0;  1 drivers
S_0x18e7d0a0 .scope generate, "sum[25]" "sum[25]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e19010 .param/l "i" 1 4 64, +C4<011001>;
L_0x18eb5340 .part L_0x18ea89b0, 25, 1;
S_0x18e7d230 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7d0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb4c80 .functor XOR 1, L_0x18eb4db0, L_0x18eb4ea0, C4<0>, C4<0>;
L_0x18eb4cf0 .functor XOR 1, L_0x18eb4c80, L_0x18eb5340, C4<0>, C4<0>;
v0x18d0c100_0 .net "a", 0 0, L_0x18eb4db0;  1 drivers
v0x18d0ae30_0 .net "b", 0 0, L_0x18eb4ea0;  1 drivers
v0x18d0aef0_0 .net "g", 0 0, L_0x18eb5340;  1 drivers
v0x18d0aaa0_0 .net "s", 0 0, L_0x18eb4cf0;  1 drivers
v0x18d0ab60_0 .net "sum_part", 0 0, L_0x18eb4c80;  1 drivers
S_0x18e7d3c0 .scope generate, "sum[26]" "sum[26]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e1aa30 .param/l "i" 1 4 64, +C4<011010>;
L_0x18eb5b00 .part L_0x18ea89b0, 26, 1;
S_0x18e7d550 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7d3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb5430 .functor XOR 1, L_0x18eb5560, L_0x18eb5650, C4<0>, C4<0>;
L_0x18eb54a0 .functor XOR 1, L_0x18eb5430, L_0x18eb5b00, C4<0>, C4<0>;
v0x18d097d0_0 .net "a", 0 0, L_0x18eb5560;  1 drivers
v0x18d09440_0 .net "b", 0 0, L_0x18eb5650;  1 drivers
v0x18d09500_0 .net "g", 0 0, L_0x18eb5b00;  1 drivers
v0x18d08170_0 .net "s", 0 0, L_0x18eb54a0;  1 drivers
v0x18d08230_0 .net "sum_part", 0 0, L_0x18eb5430;  1 drivers
S_0x18e7d6e0 .scope generate, "sum[27]" "sum[27]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18dd5e20 .param/l "i" 1 4 64, +C4<011011>;
L_0x18eb62d0 .part L_0x18ea89b0, 27, 1;
S_0x18e7dc80 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb5bf0 .functor XOR 1, L_0x18eb5d20, L_0x18eb5e10, C4<0>, C4<0>;
L_0x18eb5c60 .functor XOR 1, L_0x18eb5bf0, L_0x18eb62d0, C4<0>, C4<0>;
v0x18d07de0_0 .net "a", 0 0, L_0x18eb5d20;  1 drivers
v0x18d06b10_0 .net "b", 0 0, L_0x18eb5e10;  1 drivers
v0x18d06bd0_0 .net "g", 0 0, L_0x18eb62d0;  1 drivers
v0x18d06780_0 .net "s", 0 0, L_0x18eb5c60;  1 drivers
v0x18d06840_0 .net "sum_part", 0 0, L_0x18eb5bf0;  1 drivers
S_0x18e7de10 .scope generate, "sum[28]" "sum[28]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d94460 .param/l "i" 1 4 64, +C4<011100>;
L_0x18eb6ab0 .part L_0x18ea89b0, 28, 1;
S_0x18e7dfa0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb63c0 .functor XOR 1, L_0x18eb64f0, L_0x18eb65e0, C4<0>, C4<0>;
L_0x18eb6430 .functor XOR 1, L_0x18eb63c0, L_0x18eb6ab0, C4<0>, C4<0>;
v0x18d054b0_0 .net "a", 0 0, L_0x18eb64f0;  1 drivers
v0x18d05120_0 .net "b", 0 0, L_0x18eb65e0;  1 drivers
v0x18d051e0_0 .net "g", 0 0, L_0x18eb6ab0;  1 drivers
v0x18d03e50_0 .net "s", 0 0, L_0x18eb6430;  1 drivers
v0x18d03f10_0 .net "sum_part", 0 0, L_0x18eb63c0;  1 drivers
S_0x18e7e130 .scope generate, "sum[29]" "sum[29]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d0f5a0 .param/l "i" 1 4 64, +C4<011101>;
L_0x18eb72a0 .part L_0x18ea89b0, 29, 1;
S_0x18e7e2c0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb6ba0 .functor XOR 1, L_0x18eb6cd0, L_0x18eb6dc0, C4<0>, C4<0>;
L_0x18eb6c10 .functor XOR 1, L_0x18eb6ba0, L_0x18eb72a0, C4<0>, C4<0>;
v0x18d03ac0_0 .net "a", 0 0, L_0x18eb6cd0;  1 drivers
v0x18d027f0_0 .net "b", 0 0, L_0x18eb6dc0;  1 drivers
v0x18d028b0_0 .net "g", 0 0, L_0x18eb72a0;  1 drivers
v0x18d02460_0 .net "s", 0 0, L_0x18eb6c10;  1 drivers
v0x18d02520_0 .net "sum_part", 0 0, L_0x18eb6ba0;  1 drivers
S_0x18e7e450 .scope generate, "sum[30]" "sum[30]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18d39b30 .param/l "i" 1 4 64, +C4<011110>;
L_0x18eb8a70 .part L_0x18ea89b0, 30, 1;
S_0x18e7e5e0 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb7390 .functor XOR 1, L_0x18eb74c0, L_0x18eb7dc0, C4<0>, C4<0>;
L_0x18eb7400 .functor XOR 1, L_0x18eb7390, L_0x18eb8a70, C4<0>, C4<0>;
v0x18d01190_0 .net "a", 0 0, L_0x18eb74c0;  1 drivers
v0x18d00e00_0 .net "b", 0 0, L_0x18eb7dc0;  1 drivers
v0x18d00ec0_0 .net "g", 0 0, L_0x18eb8a70;  1 drivers
v0x18cffb30_0 .net "s", 0 0, L_0x18eb7400;  1 drivers
v0x18cffbf0_0 .net "sum_part", 0 0, L_0x18eb7390;  1 drivers
S_0x18e7e770 .scope generate, "sum[31]" "sum[31]" 4 64, 4 64 0, S_0x18de1ae0;
 .timescale 0 0;
P_0x18e5bd60 .param/l "i" 1 4 64, +C4<011111>;
L_0x18eb9280 .part L_0x18ea89b0, 31, 1;
S_0x18e7e900 .scope module, "ou" "outcell" 4 65, 8 1 0, S_0x18e7e770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "g";
    .port_info 3 /OUTPUT 1 "s";
L_0x18eb8b60 .functor XOR 1, L_0x18eb8c90, L_0x18eb8d80, C4<0>, C4<0>;
L_0x18eb8bd0 .functor XOR 1, L_0x18eb8b60, L_0x18eb9280, C4<0>, C4<0>;
v0x18cff7a0_0 .net "a", 0 0, L_0x18eb8c90;  1 drivers
v0x18cfe4d0_0 .net "b", 0 0, L_0x18eb8d80;  1 drivers
v0x18cfe590_0 .net "g", 0 0, L_0x18eb9280;  1 drivers
v0x18cfe140_0 .net "s", 0 0, L_0x18eb8bd0;  1 drivers
v0x18cfe200_0 .net "sum_part", 0 0, L_0x18eb8b60;  1 drivers
    .scope S_0x18e419d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cf7590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cf7200_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x18e419d0;
T_2 ;
    %vpi_call/w 3 39 "$display", "Starting Sklansky Adder Testbench (SIZE=%0d)", P_0x18cfa050 {0 0 0};
    %vpi_call/w 3 40 "$display", "===============================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cf8860_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 2576980377, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 10, 0, 32;
T_2.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 78 "$random" 32 {0 0 0};
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %vpi_func 3 79 "$random" 32 {0 0 0};
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %load/vec4 v0x18cf8b50_0;
    %load/vec4 v0x18cf87c0_0;
    %add;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 16777215, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x18cf8b50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x18cf87c0_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x18cf7160_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x18cf8b50_0;
    %store/vec4 v0x18e459e0_0, 0, 32;
    %load/vec4 v0x18cf87c0_0;
    %store/vec4 v0x18e444d0_0, 0, 32;
    %load/vec4 v0x18cf7160_0;
    %store/vec4 v0x18e43240_0, 0, 32;
    %fork TD_sklansky_adder_tb.check_result, S_0x18e42c60;
    %join;
    %delay 10, 0;
    %vpi_call/w 3 96 "$display", "\012===============================================" {0 0 0};
    %vpi_call/w 3 97 "$display", "Test Summary:" {0 0 0};
    %vpi_call/w 3 98 "$display", "Total tests: %0d", v0x18cf7200_0 {0 0 0};
    %load/vec4 v0x18cf7200_0;
    %load/vec4 v0x18cf7590_0;
    %sub;
    %vpi_call/w 3 99 "$display", "Passed: %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 100 "$display", "Failed: %0d", v0x18cf7590_0 {0 0 0};
    %load/vec4 v0x18cf7590_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call/w 3 103 "$display", "ALL TESTS PASSED!" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 105 "$display", "SOME TESTS FAILED!" {0 0 0};
T_2.3 ;
    %vpi_call/w 3 107 "$display", "===============================================" {0 0 0};
    %vpi_call/w 3 108 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "sklansky_generate_vibe_bench.sv";
    "./sklansky_generate.sv";
    "./incell.sv";
    "./graycell.sv";
    "./blackcell.sv";
    "./outcell.sv";
