Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mult_behav xil_defaultlib.tb_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'i_read_addr' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:68]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 12 for port 'addrb' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:70]
WARNING: [VRFC 10-5021] port 'i_end' is not connected on this instance [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv:130]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.data_packet_pkg
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.mem_controller(MULT_COUNT=4)
Compiling module xil_defaultlib.Indexer(MULT_COUNT=4)
Compiling module xil_defaultlib.Mult_Comp_Unit
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=4,MULT...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=4,MULT...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=4,MULT...
Compiling module xil_defaultlib.Multiplier_Unit(PAGE_SIZE=4,MULT...
Compiling module xil_defaultlib.Multiplication_Core(PAGE_SIZE=4,...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Simple_Adder
Compiling module xil_defaultlib.Addition_Core(SEGMENTS=4,ADD_COU...
Compiling module xil_defaultlib.Accordian_Buffer(SEGMENTS=4,MULT...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.output_memory_controller(ADD_COU...
Compiling module xil_defaultlib.tb_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mult_behav
