<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _codix_ca_top_dut_HDL_DUT_U_codix_ca_core_main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semanticsContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000156.htm">codix_ca_top</a>/<a href="z000158.htm">dut</a>/<a href="z000159.htm">HDL_DUT_U</a>/<a href="z000160.htm">codix_ca</a>/<a href="z000170.htm">core</a>/<a href="z000796.htm">main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div><a name="cvg797"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">132:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#132">	rd_alu_op_D0 &lt;= std_logic_vector(rd_alu_op_STATEMENT_AST_5940)...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">132:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#132">	rd_alu_op_D0 &lt;= std_logic_vector(rd_alu_op_STATEMENT_AST_5940)...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">132:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#132">	rd_alu_op_D0 &lt;= std_logic_vector(rd_alu_op_STATEMENT_AST_5940)...</a></td><td class="odd_r"><a href="pertest.htm?bin=b797_1&scope=000796" rel="popup 200 200">2</a></td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg798"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">135:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#135">	rd_mem_rw_WE0 &lt;= CONSTANT_1_6084(0) when (((ACT = CONSTANT_1_6...</a></td><td class="bgRed">14.28%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">135:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#135">	rd_mem_rw_WE0 &lt;= CONSTANT_1_6084(0) when (((ACT = CONSTANT_1_6...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">136:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#136">		CONSTANT_1_6084(0) when (((ACT = CONSTANT_1_6084(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">137:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#137">		CONSTANT_1_6084(0) when (((ACT = CONSTANT_1_6084(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">138:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#138">		CONSTANT_1_6084(0) when (((ACT = CONSTANT_1_6084(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">139:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#139">		CONSTANT_1_6084(0) when (((ACT = CONSTANT_1_6084(0)) and ((((...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">140:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#140">		CONSTANT_1_6084(0) when (((ACT = CONSTANT_1_6084(0)) and (CON...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">140:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#140">		CONSTANT_1_6084(0) when (((ACT = CONSTANT_1_6084(0)) and (CON...</a></td><td class="odd_r"><a href="pertest.htm?bin=b798_6&scope=000796" rel="popup 200 200">3</a></td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg799"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">142:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#142">	rd_mem_rw_D0 &lt;= std_logic_vector(rd_mem_rw_STATEMENT_AST_5964)...</a></td><td class="bgRed">14.28%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">142:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#142">	rd_mem_rw_D0 &lt;= std_logic_vector(rd_mem_rw_STATEMENT_AST_5964)...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">143:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#143">		std_logic_vector(rd_mem_rw_STATEMENT_AST_5986) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">144:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#144">		std_logic_vector(rd_mem_rw_STATEMENT_AST_6004) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">145:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#145">		std_logic_vector(rd_mem_rw_STATEMENT_AST_6022) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">146:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#146">		std_logic_vector(rd_mem_rw_STATEMENT_AST_6040) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">TRUE</td><td class="even"><span style="color:red">147:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#147">		std_logic_vector(rd_mem_rw_STATEMENT_AST_6079) when (((ACT = ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">147:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#147">		std_logic_vector(rd_mem_rw_STATEMENT_AST_6079) when (((ACT = ...</a></td><td class="odd_r"><a href="pertest.htm?bin=b799_6&scope=000796" rel="popup 200 200">3</a></td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg800"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">150:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#150">	rd_dest_en_mux_D0 &lt;= std_logic_vector(rd_dest_en_mux_STATEMENT...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">150:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#150">	rd_dest_en_mux_D0 &lt;= std_logic_vector(rd_dest_en_mux_STATEMENT...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">150:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#150">	rd_dest_en_mux_D0 &lt;= std_logic_vector(rd_dest_en_mux_STATEMENT...</a></td><td class="odd_r"><a href="pertest.htm?bin=b800_1&scope=000796" rel="popup 200 200">2</a></td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg801"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">153:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#153">	rd_cond_D0 &lt;= std_logic_vector(rd_cond_STATEMENT_AST_6112) whe...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">153:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#153">	rd_cond_D0 &lt;= std_logic_vector(rd_cond_STATEMENT_AST_6112) whe...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">153:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#153">	rd_cond_D0 &lt;= std_logic_vector(rd_cond_STATEMENT_AST_6112) whe...</a></td><td class="odd_r"><a href="pertest.htm?bin=b801_1&scope=000796" rel="popup 200 200">2</a></td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg802"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">156:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#156">	rd_ie_flag_D0 &lt;= std_logic_vector(rd_ie_flag_STATEMENT_AST_612...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">156:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#156">	rd_ie_flag_D0 &lt;= std_logic_vector(rd_ie_flag_STATEMENT_AST_612...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">156:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#156">	rd_ie_flag_D0 &lt;= std_logic_vector(rd_ie_flag_STATEMENT_AST_612...</a></td><td class="odd_r"><a href="pertest.htm?bin=b802_1&scope=000796" rel="popup 200 200">2</a></td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg803"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">159:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#159">	rd_amB_D0 &lt;= std_logic_vector(rd_amB_STATEMENT_AST_6142) when ...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">159:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#159">	rd_amB_D0 &lt;= std_logic_vector(rd_amB_STATEMENT_AST_6142) when ...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">159:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#159">	rd_amB_D0 &lt;= std_logic_vector(rd_amB_STATEMENT_AST_6142) when ...</a></td><td class="odd_r"><a href="pertest.htm?bin=b803_1&scope=000796" rel="popup 200 200">2</a></td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg804"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">166:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#166">	rd_aluB_mux_D0 &lt;= std_logic_vector(rd_aluB_mux_STATEMENT_AST_6...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">166:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#166">	rd_aluB_mux_D0 &lt;= std_logic_vector(rd_aluB_mux_STATEMENT_AST_6...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">166:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#166">	rd_aluB_mux_D0 &lt;= std_logic_vector(rd_aluB_mux_STATEMENT_AST_6...</a></td><td class="odd_r"><a href="pertest.htm?bin=b804_1&scope=000796" rel="popup 200 200">2</a></td><td class="green">Covered</td></tr>
  </table>
  </div><div><a name="cvg805"/><hr/><table cellspacing="2" cellpadding="2">
  <tr><td colspan="4"><span style="color:red">169:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#169">	id_fsm_rq_D0 &lt;= std_logic_vector(id_fsm_rq_STATEMENT_AST_6202)...</a></td><td class="bgYellow">50.00%</td></tr><tr><th class="odd" colspan="2">Branch</th><th class="even">Source</th><th class="odd">Hits</th><th class="even">Status</th></tr>
  <tr class="missing"><td class="invisible">&nbsp;</td><td class="odd">IF</td><td class="even"><span style="color:red">169:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#169">	id_fsm_rq_D0 &lt;= std_logic_vector(id_fsm_rq_STATEMENT_AST_6202)...</a></td><td class="odd_r">0</td><td class="red">ZERO</td></tr>
  <tr class="covered"><td class="invisible">&nbsp;</td><td class="odd">ELSE</td><td class="even"><span style="color:red">169:&nbsp;&nbsp;</span><a href="__HDL_srcfile_24.htm#169">	id_fsm_rq_D0 &lt;= std_logic_vector(id_fsm_rq_STATEMENT_AST_6202)...</a></td><td class="odd_r"><a href="pertest.htm?bin=b805_1&scope=000796" rel="popup 200 200">2</a></td><td class="green">Covered</td></tr>
  </table>
  </div>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
