Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Tue May 21 14:54:25 2024
| Host         : PC-Rosu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     106         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               13          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (132)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (220)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (132)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: comp1/temp1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: comp2/temp2_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: comp3/temp_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: comp3/temp_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (220)
--------------------------------------------------
 There are 220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  233          inf        0.000                      0                  233           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           233 Endpoints
Min Delay           233 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.971ns  (logic 17.706ns (32.210%)  route 37.265ns (67.790%))
  Logic Levels:           61  (CARRY4=32 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=8 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          3.481     3.937    comp4/seconds_reg[0]
    SLICE_X15Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.705     4.767    comp4/temp_reg[6]_i_606_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.362 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     5.362    comp4/temp_reg[6]_i_348_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.479 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     5.479    comp4/temp_reg[6]_i_596_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.596 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.596    comp4/temp_reg[6]_i_595_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.919 r  comp4/temp_reg[6]_i_1135/O[1]
                         net (fo=10, routed)          1.587     7.506    comp4/int_bin[0]8[14]
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.306     7.812 r  comp4/temp_reg[6]_i_1133/O
                         net (fo=21, routed)          2.128     9.940    comp4/temp_reg[6]_i_1133_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.064 r  comp4/temp_reg[6]_i_1118/O
                         net (fo=4, routed)           1.529    11.592    comp4/temp_reg[6]_i_1118_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  comp4/temp_reg[6]_i_1122/O
                         net (fo=1, routed)           0.000    11.716    comp4/temp_reg[6]_i_1122_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.114 r  comp4/temp_reg[6]_i_748/CO[3]
                         net (fo=1, routed)           0.000    12.114    comp4/temp_reg[6]_i_748_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  comp4/temp_reg[6]_i_540/CO[3]
                         net (fo=1, routed)           0.000    12.228    comp4/temp_reg[6]_i_540_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.450 r  comp4/temp_reg[6]_i_538/O[0]
                         net (fo=2, routed)           1.691    14.142    comp4/temp_reg[6]_i_538_n_7
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.328    14.470 r  comp4/temp_reg[6]_i_273/O
                         net (fo=2, routed)           0.679    15.149    comp4/temp_reg[6]_i_273_n_0
    SLICE_X14Y89         LUT4 (Prop_lut4_I3_O)        0.331    15.480 r  comp4/temp_reg[6]_i_277/O
                         net (fo=1, routed)           0.000    15.480    comp4/temp_reg[6]_i_277_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.856 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.856    comp4/temp_reg[6]_i_136_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.179 f  comp4/temp_reg[6]_i_271/O[1]
                         net (fo=11, routed)          1.547    17.726    comp4/temp_reg[6]_i_271_n_6
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.334    18.060 r  comp4/temp_reg[6]_i_1578/O
                         net (fo=2, routed)           1.048    19.108    comp4/temp_reg[6]_i_1578_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.326    19.434 r  comp4/temp_reg[6]_i_1582/O
                         net (fo=1, routed)           0.000    19.434    comp4/temp_reg[6]_i_1582_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.984 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.984    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  comp4/temp_reg[6]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    20.098    comp4/temp_reg[6]_i_1168_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.411 r  comp4/temp_reg[6]_i_810/O[3]
                         net (fo=3, routed)           1.147    21.558    comp4/temp_reg[6]_i_810_n_4
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.306    21.864 r  comp4/temp_reg[6]_i_800/O
                         net (fo=1, routed)           0.541    22.405    comp4/temp_reg[6]_i_800_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.931 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.931    comp4/temp_reg[6]_i_542_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.088 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.302    23.390    comp4/temp_reg[6]_i_281_n_2
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.329    23.719 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          0.939    24.658    comp4/temp_reg[6]_i_137_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    24.782 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.526    25.307    comp4/temp_reg[6]_i_265_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    25.902 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    25.902    comp4/temp_reg[6]_i_270_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.225 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           1.006    27.231    comp4/int_bin[0]5[6]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.306    27.537 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    27.537    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.001    28.088    comp4/temp_reg[6]_i_926_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.310 r  comp4/temp_reg[6]_i_952/O[0]
                         net (fo=1, routed)           0.840    29.149    comp4/temp_reg[6]_i_952_n_7
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.299    29.448 r  comp4/temp_reg[6]_i_627/O
                         net (fo=37, routed)          1.819    31.267    comp4/temp_reg[6]_i_627_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.150    31.417 r  comp4/temp_reg[6]_i_493/O
                         net (fo=8, routed)           1.324    32.741    comp4/temp_reg[6]_i_493_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.332    33.073 r  comp4/temp_reg[6]_i_1312/O
                         net (fo=1, routed)           0.000    33.073    comp4/temp_reg[6]_i_1312_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.605 r  comp4/temp_reg[6]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    33.605    comp4/temp_reg[6]_i_1062_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.719 r  comp4/temp_reg[6]_i_708/CO[3]
                         net (fo=1, routed)           0.000    33.719    comp4/temp_reg[6]_i_708_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.833 r  comp4/temp_reg[6]_i_472/CO[3]
                         net (fo=1, routed)           0.000    33.833    comp4/temp_reg[6]_i_472_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.947 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    33.947    comp4/temp_reg[6]_i_614_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.260 r  comp4/temp_reg[6]_i_612/O[3]
                         net (fo=2, routed)           0.960    35.221    comp4/temp_reg[6]_i_612_n_4
    SLICE_X10Y106        LUT3 (Prop_lut3_I2_O)        0.339    35.560 r  comp4/temp_reg[6]_i_408/O
                         net (fo=2, routed)           1.002    36.562    comp4/temp_reg[6]_i_408_n_0
    SLICE_X10Y107        LUT4 (Prop_lut4_I3_O)        0.355    36.917 r  comp4/temp_reg[6]_i_412/O
                         net (fo=1, routed)           0.000    36.917    comp4/temp_reg[6]_i_412_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.430 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.430    comp4/temp_reg[6]_i_208_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.753 r  comp4/temp_reg[6]_i_1492/O[1]
                         net (fo=3, routed)           1.259    39.011    comp4/temp_reg[6]_i_1492_n_6
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.306    39.317 r  comp4/temp_reg[6]_i_1497/O
                         net (fo=2, routed)           1.323    40.640    comp4/temp_reg[6]_i_1497_n_0
    SLICE_X12Y107        LUT5 (Prop_lut5_I1_O)        0.124    40.764 r  comp4/temp_reg[6]_i_1271/O
                         net (fo=2, routed)           0.837    41.601    comp4/temp_reg[6]_i_1271_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    41.725 r  comp4/temp_reg[6]_i_1275/O
                         net (fo=1, routed)           0.000    41.725    comp4/temp_reg[6]_i_1275_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    42.331 r  comp4/temp_reg[6]_i_1007/O[3]
                         net (fo=3, routed)           1.478    43.808    comp4/temp_reg[6]_i_1007_n_4
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.306    44.114 r  comp4/temp_reg[6]_i_1005/O
                         net (fo=1, routed)           0.000    44.114    comp4/temp_reg[6]_i_1005_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.664 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    44.664    comp4/temp_reg[6]_i_659_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    44.778    comp4/temp_reg[6]_i_443_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.000 r  comp4/temp_reg[6]_i_234/O[0]
                         net (fo=3, routed)           0.949    45.950    comp4/temp_reg[6]_i_234_n_7
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.299    46.249 r  comp4/temp_reg[6]_i_432/O
                         net (fo=1, routed)           0.532    46.781    comp4/temp_reg[6]_i_432_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.301 r  comp4/temp_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000    47.301    comp4/temp_reg[6]_i_220_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.418 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    47.418    comp4/temp_reg[6]_i_114_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.672 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.359    49.031    comp4/temp_reg[6]_i_40_n_3
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.367    49.398 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          1.145    50.543    comp4/digit6[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.124    50.667 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.282    50.949    comp4/temp_reg[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.124    51.073 r  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.840    51.913    comp4/digit6[3]
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.124    52.037 r  comp4/temp_reg[6]_i_11/O
                         net (fo=7, routed)           1.367    53.404    comp4/temp_reg[6]_i_11_n_0
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.146    53.550 r  comp4/temp_reg[6]_i_4/O
                         net (fo=1, routed)           0.711    54.261    comp4/temp_reg[6]_i_4_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.328    54.589 r  comp4/temp_reg[6]_i_1/O
                         net (fo=1, routed)           0.382    54.971    comp6/D[6]
    SLICE_X0Y93          LDCE                                         r  comp6/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.905ns  (logic 17.713ns (32.261%)  route 37.192ns (67.739%))
  Logic Levels:           61  (CARRY4=32 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=8 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          3.481     3.937    comp4/seconds_reg[0]
    SLICE_X15Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.705     4.767    comp4/temp_reg[6]_i_606_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.362 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     5.362    comp4/temp_reg[6]_i_348_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.479 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     5.479    comp4/temp_reg[6]_i_596_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.596 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.596    comp4/temp_reg[6]_i_595_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.919 r  comp4/temp_reg[6]_i_1135/O[1]
                         net (fo=10, routed)          1.587     7.506    comp4/int_bin[0]8[14]
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.306     7.812 r  comp4/temp_reg[6]_i_1133/O
                         net (fo=21, routed)          2.128     9.940    comp4/temp_reg[6]_i_1133_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.064 r  comp4/temp_reg[6]_i_1118/O
                         net (fo=4, routed)           1.529    11.592    comp4/temp_reg[6]_i_1118_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  comp4/temp_reg[6]_i_1122/O
                         net (fo=1, routed)           0.000    11.716    comp4/temp_reg[6]_i_1122_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.114 r  comp4/temp_reg[6]_i_748/CO[3]
                         net (fo=1, routed)           0.000    12.114    comp4/temp_reg[6]_i_748_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  comp4/temp_reg[6]_i_540/CO[3]
                         net (fo=1, routed)           0.000    12.228    comp4/temp_reg[6]_i_540_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.450 r  comp4/temp_reg[6]_i_538/O[0]
                         net (fo=2, routed)           1.691    14.142    comp4/temp_reg[6]_i_538_n_7
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.328    14.470 r  comp4/temp_reg[6]_i_273/O
                         net (fo=2, routed)           0.679    15.149    comp4/temp_reg[6]_i_273_n_0
    SLICE_X14Y89         LUT4 (Prop_lut4_I3_O)        0.331    15.480 r  comp4/temp_reg[6]_i_277/O
                         net (fo=1, routed)           0.000    15.480    comp4/temp_reg[6]_i_277_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.856 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.856    comp4/temp_reg[6]_i_136_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.179 f  comp4/temp_reg[6]_i_271/O[1]
                         net (fo=11, routed)          1.547    17.726    comp4/temp_reg[6]_i_271_n_6
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.334    18.060 r  comp4/temp_reg[6]_i_1578/O
                         net (fo=2, routed)           1.048    19.108    comp4/temp_reg[6]_i_1578_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.326    19.434 r  comp4/temp_reg[6]_i_1582/O
                         net (fo=1, routed)           0.000    19.434    comp4/temp_reg[6]_i_1582_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.984 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.984    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  comp4/temp_reg[6]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    20.098    comp4/temp_reg[6]_i_1168_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.411 r  comp4/temp_reg[6]_i_810/O[3]
                         net (fo=3, routed)           1.147    21.558    comp4/temp_reg[6]_i_810_n_4
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.306    21.864 r  comp4/temp_reg[6]_i_800/O
                         net (fo=1, routed)           0.541    22.405    comp4/temp_reg[6]_i_800_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.931 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.931    comp4/temp_reg[6]_i_542_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.088 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.302    23.390    comp4/temp_reg[6]_i_281_n_2
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.329    23.719 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          0.939    24.658    comp4/temp_reg[6]_i_137_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    24.782 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.526    25.307    comp4/temp_reg[6]_i_265_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    25.902 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    25.902    comp4/temp_reg[6]_i_270_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.225 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           1.006    27.231    comp4/int_bin[0]5[6]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.306    27.537 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    27.537    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.001    28.088    comp4/temp_reg[6]_i_926_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.310 r  comp4/temp_reg[6]_i_952/O[0]
                         net (fo=1, routed)           0.840    29.149    comp4/temp_reg[6]_i_952_n_7
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.299    29.448 r  comp4/temp_reg[6]_i_627/O
                         net (fo=37, routed)          1.819    31.267    comp4/temp_reg[6]_i_627_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.150    31.417 r  comp4/temp_reg[6]_i_493/O
                         net (fo=8, routed)           1.324    32.741    comp4/temp_reg[6]_i_493_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.332    33.073 r  comp4/temp_reg[6]_i_1312/O
                         net (fo=1, routed)           0.000    33.073    comp4/temp_reg[6]_i_1312_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.605 r  comp4/temp_reg[6]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    33.605    comp4/temp_reg[6]_i_1062_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.719 r  comp4/temp_reg[6]_i_708/CO[3]
                         net (fo=1, routed)           0.000    33.719    comp4/temp_reg[6]_i_708_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.833 r  comp4/temp_reg[6]_i_472/CO[3]
                         net (fo=1, routed)           0.000    33.833    comp4/temp_reg[6]_i_472_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.947 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    33.947    comp4/temp_reg[6]_i_614_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.260 r  comp4/temp_reg[6]_i_612/O[3]
                         net (fo=2, routed)           0.960    35.221    comp4/temp_reg[6]_i_612_n_4
    SLICE_X10Y106        LUT3 (Prop_lut3_I2_O)        0.339    35.560 r  comp4/temp_reg[6]_i_408/O
                         net (fo=2, routed)           1.002    36.562    comp4/temp_reg[6]_i_408_n_0
    SLICE_X10Y107        LUT4 (Prop_lut4_I3_O)        0.355    36.917 r  comp4/temp_reg[6]_i_412/O
                         net (fo=1, routed)           0.000    36.917    comp4/temp_reg[6]_i_412_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.430 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.430    comp4/temp_reg[6]_i_208_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.753 r  comp4/temp_reg[6]_i_1492/O[1]
                         net (fo=3, routed)           1.259    39.011    comp4/temp_reg[6]_i_1492_n_6
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.306    39.317 r  comp4/temp_reg[6]_i_1497/O
                         net (fo=2, routed)           1.323    40.640    comp4/temp_reg[6]_i_1497_n_0
    SLICE_X12Y107        LUT5 (Prop_lut5_I1_O)        0.124    40.764 r  comp4/temp_reg[6]_i_1271/O
                         net (fo=2, routed)           0.837    41.601    comp4/temp_reg[6]_i_1271_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    41.725 r  comp4/temp_reg[6]_i_1275/O
                         net (fo=1, routed)           0.000    41.725    comp4/temp_reg[6]_i_1275_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    42.331 r  comp4/temp_reg[6]_i_1007/O[3]
                         net (fo=3, routed)           1.478    43.808    comp4/temp_reg[6]_i_1007_n_4
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.306    44.114 r  comp4/temp_reg[6]_i_1005/O
                         net (fo=1, routed)           0.000    44.114    comp4/temp_reg[6]_i_1005_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.664 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    44.664    comp4/temp_reg[6]_i_659_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    44.778    comp4/temp_reg[6]_i_443_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.000 r  comp4/temp_reg[6]_i_234/O[0]
                         net (fo=3, routed)           0.949    45.950    comp4/temp_reg[6]_i_234_n_7
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.299    46.249 r  comp4/temp_reg[6]_i_432/O
                         net (fo=1, routed)           0.532    46.781    comp4/temp_reg[6]_i_432_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.301 r  comp4/temp_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000    47.301    comp4/temp_reg[6]_i_220_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.418 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    47.418    comp4/temp_reg[6]_i_114_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.672 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.359    49.031    comp4/temp_reg[6]_i_40_n_3
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.367    49.398 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          1.145    50.543    comp4/digit6[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.124    50.667 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.282    50.949    comp4/temp_reg[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.124    51.073 r  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.840    51.913    comp4/digit6[3]
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.124    52.037 f  comp4/temp_reg[6]_i_11/O
                         net (fo=7, routed)           1.314    53.351    comp4/temp_reg[6]_i_11_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.154    53.505 r  comp4/temp_reg[5]_i_3/O
                         net (fo=1, routed)           0.587    54.091    comp4/temp_reg[5]_i_3_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.327    54.418 r  comp4/temp_reg[5]_i_1/O
                         net (fo=1, routed)           0.487    54.905    comp6/D[5]
    SLICE_X0Y93          LDCE                                         r  comp6/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.828ns  (logic 17.480ns (31.882%)  route 37.348ns (68.118%))
  Logic Levels:           61  (CARRY4=32 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=8 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          3.481     3.937    comp4/seconds_reg[0]
    SLICE_X15Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.705     4.767    comp4/temp_reg[6]_i_606_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.362 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     5.362    comp4/temp_reg[6]_i_348_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.479 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     5.479    comp4/temp_reg[6]_i_596_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.596 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.596    comp4/temp_reg[6]_i_595_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.919 r  comp4/temp_reg[6]_i_1135/O[1]
                         net (fo=10, routed)          1.587     7.506    comp4/int_bin[0]8[14]
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.306     7.812 r  comp4/temp_reg[6]_i_1133/O
                         net (fo=21, routed)          2.128     9.940    comp4/temp_reg[6]_i_1133_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.064 r  comp4/temp_reg[6]_i_1118/O
                         net (fo=4, routed)           1.529    11.592    comp4/temp_reg[6]_i_1118_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  comp4/temp_reg[6]_i_1122/O
                         net (fo=1, routed)           0.000    11.716    comp4/temp_reg[6]_i_1122_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.114 r  comp4/temp_reg[6]_i_748/CO[3]
                         net (fo=1, routed)           0.000    12.114    comp4/temp_reg[6]_i_748_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  comp4/temp_reg[6]_i_540/CO[3]
                         net (fo=1, routed)           0.000    12.228    comp4/temp_reg[6]_i_540_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.450 r  comp4/temp_reg[6]_i_538/O[0]
                         net (fo=2, routed)           1.691    14.142    comp4/temp_reg[6]_i_538_n_7
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.328    14.470 r  comp4/temp_reg[6]_i_273/O
                         net (fo=2, routed)           0.679    15.149    comp4/temp_reg[6]_i_273_n_0
    SLICE_X14Y89         LUT4 (Prop_lut4_I3_O)        0.331    15.480 r  comp4/temp_reg[6]_i_277/O
                         net (fo=1, routed)           0.000    15.480    comp4/temp_reg[6]_i_277_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.856 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.856    comp4/temp_reg[6]_i_136_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.179 f  comp4/temp_reg[6]_i_271/O[1]
                         net (fo=11, routed)          1.547    17.726    comp4/temp_reg[6]_i_271_n_6
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.334    18.060 r  comp4/temp_reg[6]_i_1578/O
                         net (fo=2, routed)           1.048    19.108    comp4/temp_reg[6]_i_1578_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.326    19.434 r  comp4/temp_reg[6]_i_1582/O
                         net (fo=1, routed)           0.000    19.434    comp4/temp_reg[6]_i_1582_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.984 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.984    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  comp4/temp_reg[6]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    20.098    comp4/temp_reg[6]_i_1168_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.411 r  comp4/temp_reg[6]_i_810/O[3]
                         net (fo=3, routed)           1.147    21.558    comp4/temp_reg[6]_i_810_n_4
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.306    21.864 r  comp4/temp_reg[6]_i_800/O
                         net (fo=1, routed)           0.541    22.405    comp4/temp_reg[6]_i_800_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.931 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.931    comp4/temp_reg[6]_i_542_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.088 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.302    23.390    comp4/temp_reg[6]_i_281_n_2
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.329    23.719 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          0.939    24.658    comp4/temp_reg[6]_i_137_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    24.782 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.526    25.307    comp4/temp_reg[6]_i_265_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    25.902 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    25.902    comp4/temp_reg[6]_i_270_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.225 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           1.006    27.231    comp4/int_bin[0]5[6]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.306    27.537 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    27.537    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.001    28.088    comp4/temp_reg[6]_i_926_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.310 r  comp4/temp_reg[6]_i_952/O[0]
                         net (fo=1, routed)           0.840    29.149    comp4/temp_reg[6]_i_952_n_7
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.299    29.448 r  comp4/temp_reg[6]_i_627/O
                         net (fo=37, routed)          1.819    31.267    comp4/temp_reg[6]_i_627_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.150    31.417 r  comp4/temp_reg[6]_i_493/O
                         net (fo=8, routed)           1.324    32.741    comp4/temp_reg[6]_i_493_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.332    33.073 r  comp4/temp_reg[6]_i_1312/O
                         net (fo=1, routed)           0.000    33.073    comp4/temp_reg[6]_i_1312_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.605 r  comp4/temp_reg[6]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    33.605    comp4/temp_reg[6]_i_1062_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.719 r  comp4/temp_reg[6]_i_708/CO[3]
                         net (fo=1, routed)           0.000    33.719    comp4/temp_reg[6]_i_708_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.833 r  comp4/temp_reg[6]_i_472/CO[3]
                         net (fo=1, routed)           0.000    33.833    comp4/temp_reg[6]_i_472_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.947 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    33.947    comp4/temp_reg[6]_i_614_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.260 r  comp4/temp_reg[6]_i_612/O[3]
                         net (fo=2, routed)           0.960    35.221    comp4/temp_reg[6]_i_612_n_4
    SLICE_X10Y106        LUT3 (Prop_lut3_I2_O)        0.339    35.560 r  comp4/temp_reg[6]_i_408/O
                         net (fo=2, routed)           1.002    36.562    comp4/temp_reg[6]_i_408_n_0
    SLICE_X10Y107        LUT4 (Prop_lut4_I3_O)        0.355    36.917 r  comp4/temp_reg[6]_i_412/O
                         net (fo=1, routed)           0.000    36.917    comp4/temp_reg[6]_i_412_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.430 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.430    comp4/temp_reg[6]_i_208_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.753 r  comp4/temp_reg[6]_i_1492/O[1]
                         net (fo=3, routed)           1.259    39.011    comp4/temp_reg[6]_i_1492_n_6
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.306    39.317 r  comp4/temp_reg[6]_i_1497/O
                         net (fo=2, routed)           1.323    40.640    comp4/temp_reg[6]_i_1497_n_0
    SLICE_X12Y107        LUT5 (Prop_lut5_I1_O)        0.124    40.764 r  comp4/temp_reg[6]_i_1271/O
                         net (fo=2, routed)           0.837    41.601    comp4/temp_reg[6]_i_1271_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    41.725 r  comp4/temp_reg[6]_i_1275/O
                         net (fo=1, routed)           0.000    41.725    comp4/temp_reg[6]_i_1275_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    42.331 r  comp4/temp_reg[6]_i_1007/O[3]
                         net (fo=3, routed)           1.478    43.808    comp4/temp_reg[6]_i_1007_n_4
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.306    44.114 r  comp4/temp_reg[6]_i_1005/O
                         net (fo=1, routed)           0.000    44.114    comp4/temp_reg[6]_i_1005_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.664 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    44.664    comp4/temp_reg[6]_i_659_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    44.778    comp4/temp_reg[6]_i_443_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.000 r  comp4/temp_reg[6]_i_234/O[0]
                         net (fo=3, routed)           0.949    45.950    comp4/temp_reg[6]_i_234_n_7
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.299    46.249 r  comp4/temp_reg[6]_i_432/O
                         net (fo=1, routed)           0.532    46.781    comp4/temp_reg[6]_i_432_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.301 r  comp4/temp_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000    47.301    comp4/temp_reg[6]_i_220_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.418 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    47.418    comp4/temp_reg[6]_i_114_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.672 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.359    49.031    comp4/temp_reg[6]_i_40_n_3
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.367    49.398 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          1.145    50.543    comp4/digit6[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.124    50.667 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.282    50.949    comp4/temp_reg[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.124    51.073 r  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.840    51.913    comp4/digit6[3]
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.124    52.037 r  comp4/temp_reg[6]_i_11/O
                         net (fo=7, routed)           1.367    53.404    comp4/temp_reg[6]_i_11_n_0
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.124    53.528 r  comp4/temp_reg[4]_i_3/O
                         net (fo=1, routed)           0.664    54.192    comp4/temp_reg[4]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.124    54.316 r  comp4/temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.512    54.828    comp6/D[4]
    SLICE_X0Y93          LDCE                                         r  comp6/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.748ns  (logic 17.716ns (32.359%)  route 37.032ns (67.641%))
  Logic Levels:           61  (CARRY4=32 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=8 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          3.481     3.937    comp4/seconds_reg[0]
    SLICE_X15Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.705     4.767    comp4/temp_reg[6]_i_606_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.362 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     5.362    comp4/temp_reg[6]_i_348_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.479 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     5.479    comp4/temp_reg[6]_i_596_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.596 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.596    comp4/temp_reg[6]_i_595_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.919 r  comp4/temp_reg[6]_i_1135/O[1]
                         net (fo=10, routed)          1.587     7.506    comp4/int_bin[0]8[14]
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.306     7.812 r  comp4/temp_reg[6]_i_1133/O
                         net (fo=21, routed)          2.128     9.940    comp4/temp_reg[6]_i_1133_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.064 r  comp4/temp_reg[6]_i_1118/O
                         net (fo=4, routed)           1.529    11.592    comp4/temp_reg[6]_i_1118_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  comp4/temp_reg[6]_i_1122/O
                         net (fo=1, routed)           0.000    11.716    comp4/temp_reg[6]_i_1122_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.114 r  comp4/temp_reg[6]_i_748/CO[3]
                         net (fo=1, routed)           0.000    12.114    comp4/temp_reg[6]_i_748_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  comp4/temp_reg[6]_i_540/CO[3]
                         net (fo=1, routed)           0.000    12.228    comp4/temp_reg[6]_i_540_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.450 r  comp4/temp_reg[6]_i_538/O[0]
                         net (fo=2, routed)           1.691    14.142    comp4/temp_reg[6]_i_538_n_7
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.328    14.470 r  comp4/temp_reg[6]_i_273/O
                         net (fo=2, routed)           0.679    15.149    comp4/temp_reg[6]_i_273_n_0
    SLICE_X14Y89         LUT4 (Prop_lut4_I3_O)        0.331    15.480 r  comp4/temp_reg[6]_i_277/O
                         net (fo=1, routed)           0.000    15.480    comp4/temp_reg[6]_i_277_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.856 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.856    comp4/temp_reg[6]_i_136_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.179 f  comp4/temp_reg[6]_i_271/O[1]
                         net (fo=11, routed)          1.547    17.726    comp4/temp_reg[6]_i_271_n_6
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.334    18.060 r  comp4/temp_reg[6]_i_1578/O
                         net (fo=2, routed)           1.048    19.108    comp4/temp_reg[6]_i_1578_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.326    19.434 r  comp4/temp_reg[6]_i_1582/O
                         net (fo=1, routed)           0.000    19.434    comp4/temp_reg[6]_i_1582_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.984 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.984    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  comp4/temp_reg[6]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    20.098    comp4/temp_reg[6]_i_1168_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.411 r  comp4/temp_reg[6]_i_810/O[3]
                         net (fo=3, routed)           1.147    21.558    comp4/temp_reg[6]_i_810_n_4
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.306    21.864 r  comp4/temp_reg[6]_i_800/O
                         net (fo=1, routed)           0.541    22.405    comp4/temp_reg[6]_i_800_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.931 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.931    comp4/temp_reg[6]_i_542_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.088 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.302    23.390    comp4/temp_reg[6]_i_281_n_2
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.329    23.719 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          0.939    24.658    comp4/temp_reg[6]_i_137_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    24.782 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.526    25.307    comp4/temp_reg[6]_i_265_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    25.902 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    25.902    comp4/temp_reg[6]_i_270_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.225 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           1.006    27.231    comp4/int_bin[0]5[6]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.306    27.537 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    27.537    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.001    28.088    comp4/temp_reg[6]_i_926_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.310 r  comp4/temp_reg[6]_i_952/O[0]
                         net (fo=1, routed)           0.840    29.149    comp4/temp_reg[6]_i_952_n_7
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.299    29.448 r  comp4/temp_reg[6]_i_627/O
                         net (fo=37, routed)          1.819    31.267    comp4/temp_reg[6]_i_627_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.150    31.417 r  comp4/temp_reg[6]_i_493/O
                         net (fo=8, routed)           1.324    32.741    comp4/temp_reg[6]_i_493_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.332    33.073 r  comp4/temp_reg[6]_i_1312/O
                         net (fo=1, routed)           0.000    33.073    comp4/temp_reg[6]_i_1312_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.605 r  comp4/temp_reg[6]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    33.605    comp4/temp_reg[6]_i_1062_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.719 r  comp4/temp_reg[6]_i_708/CO[3]
                         net (fo=1, routed)           0.000    33.719    comp4/temp_reg[6]_i_708_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.833 r  comp4/temp_reg[6]_i_472/CO[3]
                         net (fo=1, routed)           0.000    33.833    comp4/temp_reg[6]_i_472_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.947 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    33.947    comp4/temp_reg[6]_i_614_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.260 r  comp4/temp_reg[6]_i_612/O[3]
                         net (fo=2, routed)           0.960    35.221    comp4/temp_reg[6]_i_612_n_4
    SLICE_X10Y106        LUT3 (Prop_lut3_I2_O)        0.339    35.560 r  comp4/temp_reg[6]_i_408/O
                         net (fo=2, routed)           1.002    36.562    comp4/temp_reg[6]_i_408_n_0
    SLICE_X10Y107        LUT4 (Prop_lut4_I3_O)        0.355    36.917 r  comp4/temp_reg[6]_i_412/O
                         net (fo=1, routed)           0.000    36.917    comp4/temp_reg[6]_i_412_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.430 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.430    comp4/temp_reg[6]_i_208_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.753 r  comp4/temp_reg[6]_i_1492/O[1]
                         net (fo=3, routed)           1.259    39.011    comp4/temp_reg[6]_i_1492_n_6
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.306    39.317 r  comp4/temp_reg[6]_i_1497/O
                         net (fo=2, routed)           1.323    40.640    comp4/temp_reg[6]_i_1497_n_0
    SLICE_X12Y107        LUT5 (Prop_lut5_I1_O)        0.124    40.764 r  comp4/temp_reg[6]_i_1271/O
                         net (fo=2, routed)           0.837    41.601    comp4/temp_reg[6]_i_1271_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    41.725 r  comp4/temp_reg[6]_i_1275/O
                         net (fo=1, routed)           0.000    41.725    comp4/temp_reg[6]_i_1275_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    42.331 r  comp4/temp_reg[6]_i_1007/O[3]
                         net (fo=3, routed)           1.478    43.808    comp4/temp_reg[6]_i_1007_n_4
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.306    44.114 r  comp4/temp_reg[6]_i_1005/O
                         net (fo=1, routed)           0.000    44.114    comp4/temp_reg[6]_i_1005_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.664 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    44.664    comp4/temp_reg[6]_i_659_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    44.778    comp4/temp_reg[6]_i_443_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.000 r  comp4/temp_reg[6]_i_234/O[0]
                         net (fo=3, routed)           0.949    45.950    comp4/temp_reg[6]_i_234_n_7
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.299    46.249 r  comp4/temp_reg[6]_i_432/O
                         net (fo=1, routed)           0.532    46.781    comp4/temp_reg[6]_i_432_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.301 r  comp4/temp_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000    47.301    comp4/temp_reg[6]_i_220_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.418 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    47.418    comp4/temp_reg[6]_i_114_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.672 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.359    49.031    comp4/temp_reg[6]_i_40_n_3
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.367    49.398 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          1.145    50.543    comp4/digit6[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.124    50.667 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.282    50.949    comp4/temp_reg[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.124    51.073 f  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.775    51.848    comp4/digit6[3]
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124    51.972 r  comp4/temp_reg[6]_i_10/O
                         net (fo=7, routed)           1.348    53.321    comp4/digit6[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.152    53.473 r  comp4/temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.943    54.416    comp4/temp_reg[1]_i_3_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.332    54.748 r  comp4/temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    54.748    comp6/D[1]
    SLICE_X0Y93          LDCE                                         r  comp6/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.642ns  (logic 17.480ns (31.990%)  route 37.162ns (68.010%))
  Logic Levels:           61  (CARRY4=32 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=8 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          3.481     3.937    comp4/seconds_reg[0]
    SLICE_X15Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.705     4.767    comp4/temp_reg[6]_i_606_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.362 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     5.362    comp4/temp_reg[6]_i_348_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.479 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     5.479    comp4/temp_reg[6]_i_596_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.596 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.596    comp4/temp_reg[6]_i_595_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.919 r  comp4/temp_reg[6]_i_1135/O[1]
                         net (fo=10, routed)          1.587     7.506    comp4/int_bin[0]8[14]
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.306     7.812 r  comp4/temp_reg[6]_i_1133/O
                         net (fo=21, routed)          2.128     9.940    comp4/temp_reg[6]_i_1133_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.064 r  comp4/temp_reg[6]_i_1118/O
                         net (fo=4, routed)           1.529    11.592    comp4/temp_reg[6]_i_1118_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  comp4/temp_reg[6]_i_1122/O
                         net (fo=1, routed)           0.000    11.716    comp4/temp_reg[6]_i_1122_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.114 r  comp4/temp_reg[6]_i_748/CO[3]
                         net (fo=1, routed)           0.000    12.114    comp4/temp_reg[6]_i_748_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  comp4/temp_reg[6]_i_540/CO[3]
                         net (fo=1, routed)           0.000    12.228    comp4/temp_reg[6]_i_540_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.450 r  comp4/temp_reg[6]_i_538/O[0]
                         net (fo=2, routed)           1.691    14.142    comp4/temp_reg[6]_i_538_n_7
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.328    14.470 r  comp4/temp_reg[6]_i_273/O
                         net (fo=2, routed)           0.679    15.149    comp4/temp_reg[6]_i_273_n_0
    SLICE_X14Y89         LUT4 (Prop_lut4_I3_O)        0.331    15.480 r  comp4/temp_reg[6]_i_277/O
                         net (fo=1, routed)           0.000    15.480    comp4/temp_reg[6]_i_277_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.856 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.856    comp4/temp_reg[6]_i_136_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.179 f  comp4/temp_reg[6]_i_271/O[1]
                         net (fo=11, routed)          1.547    17.726    comp4/temp_reg[6]_i_271_n_6
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.334    18.060 r  comp4/temp_reg[6]_i_1578/O
                         net (fo=2, routed)           1.048    19.108    comp4/temp_reg[6]_i_1578_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.326    19.434 r  comp4/temp_reg[6]_i_1582/O
                         net (fo=1, routed)           0.000    19.434    comp4/temp_reg[6]_i_1582_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.984 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.984    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  comp4/temp_reg[6]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    20.098    comp4/temp_reg[6]_i_1168_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.411 r  comp4/temp_reg[6]_i_810/O[3]
                         net (fo=3, routed)           1.147    21.558    comp4/temp_reg[6]_i_810_n_4
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.306    21.864 r  comp4/temp_reg[6]_i_800/O
                         net (fo=1, routed)           0.541    22.405    comp4/temp_reg[6]_i_800_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.931 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.931    comp4/temp_reg[6]_i_542_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.088 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.302    23.390    comp4/temp_reg[6]_i_281_n_2
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.329    23.719 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          0.939    24.658    comp4/temp_reg[6]_i_137_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    24.782 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.526    25.307    comp4/temp_reg[6]_i_265_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    25.902 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    25.902    comp4/temp_reg[6]_i_270_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.225 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           1.006    27.231    comp4/int_bin[0]5[6]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.306    27.537 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    27.537    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.001    28.088    comp4/temp_reg[6]_i_926_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.310 r  comp4/temp_reg[6]_i_952/O[0]
                         net (fo=1, routed)           0.840    29.149    comp4/temp_reg[6]_i_952_n_7
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.299    29.448 r  comp4/temp_reg[6]_i_627/O
                         net (fo=37, routed)          1.819    31.267    comp4/temp_reg[6]_i_627_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.150    31.417 r  comp4/temp_reg[6]_i_493/O
                         net (fo=8, routed)           1.324    32.741    comp4/temp_reg[6]_i_493_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.332    33.073 r  comp4/temp_reg[6]_i_1312/O
                         net (fo=1, routed)           0.000    33.073    comp4/temp_reg[6]_i_1312_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.605 r  comp4/temp_reg[6]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    33.605    comp4/temp_reg[6]_i_1062_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.719 r  comp4/temp_reg[6]_i_708/CO[3]
                         net (fo=1, routed)           0.000    33.719    comp4/temp_reg[6]_i_708_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.833 r  comp4/temp_reg[6]_i_472/CO[3]
                         net (fo=1, routed)           0.000    33.833    comp4/temp_reg[6]_i_472_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.947 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    33.947    comp4/temp_reg[6]_i_614_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.260 r  comp4/temp_reg[6]_i_612/O[3]
                         net (fo=2, routed)           0.960    35.221    comp4/temp_reg[6]_i_612_n_4
    SLICE_X10Y106        LUT3 (Prop_lut3_I2_O)        0.339    35.560 r  comp4/temp_reg[6]_i_408/O
                         net (fo=2, routed)           1.002    36.562    comp4/temp_reg[6]_i_408_n_0
    SLICE_X10Y107        LUT4 (Prop_lut4_I3_O)        0.355    36.917 r  comp4/temp_reg[6]_i_412/O
                         net (fo=1, routed)           0.000    36.917    comp4/temp_reg[6]_i_412_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.430 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.430    comp4/temp_reg[6]_i_208_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.753 r  comp4/temp_reg[6]_i_1492/O[1]
                         net (fo=3, routed)           1.259    39.011    comp4/temp_reg[6]_i_1492_n_6
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.306    39.317 r  comp4/temp_reg[6]_i_1497/O
                         net (fo=2, routed)           1.323    40.640    comp4/temp_reg[6]_i_1497_n_0
    SLICE_X12Y107        LUT5 (Prop_lut5_I1_O)        0.124    40.764 r  comp4/temp_reg[6]_i_1271/O
                         net (fo=2, routed)           0.837    41.601    comp4/temp_reg[6]_i_1271_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    41.725 r  comp4/temp_reg[6]_i_1275/O
                         net (fo=1, routed)           0.000    41.725    comp4/temp_reg[6]_i_1275_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    42.331 r  comp4/temp_reg[6]_i_1007/O[3]
                         net (fo=3, routed)           1.478    43.808    comp4/temp_reg[6]_i_1007_n_4
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.306    44.114 r  comp4/temp_reg[6]_i_1005/O
                         net (fo=1, routed)           0.000    44.114    comp4/temp_reg[6]_i_1005_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.664 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    44.664    comp4/temp_reg[6]_i_659_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    44.778    comp4/temp_reg[6]_i_443_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.000 r  comp4/temp_reg[6]_i_234/O[0]
                         net (fo=3, routed)           0.949    45.950    comp4/temp_reg[6]_i_234_n_7
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.299    46.249 r  comp4/temp_reg[6]_i_432/O
                         net (fo=1, routed)           0.532    46.781    comp4/temp_reg[6]_i_432_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.301 r  comp4/temp_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000    47.301    comp4/temp_reg[6]_i_220_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.418 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    47.418    comp4/temp_reg[6]_i_114_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.672 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.359    49.031    comp4/temp_reg[6]_i_40_n_3
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.367    49.398 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          1.145    50.543    comp4/digit6[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.124    50.667 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.282    50.949    comp4/temp_reg[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.124    51.073 r  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.840    51.913    comp4/digit6[3]
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.124    52.037 r  comp4/temp_reg[6]_i_11/O
                         net (fo=7, routed)           1.314    53.351    comp4/temp_reg[6]_i_11_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.124    53.475 r  comp4/temp_reg[3]_i_3/O
                         net (fo=1, routed)           0.664    54.138    comp4/temp_reg[3]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    54.262 r  comp4/temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    54.642    comp6/D[3]
    SLICE_X0Y95          LDCE                                         r  comp6/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.629ns  (logic 17.480ns (31.997%)  route 37.149ns (68.003%))
  Logic Levels:           61  (CARRY4=32 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=8 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          3.481     3.937    comp4/seconds_reg[0]
    SLICE_X15Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.705     4.767    comp4/temp_reg[6]_i_606_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.362 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     5.362    comp4/temp_reg[6]_i_348_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.479 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     5.479    comp4/temp_reg[6]_i_596_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.596 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.596    comp4/temp_reg[6]_i_595_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.919 r  comp4/temp_reg[6]_i_1135/O[1]
                         net (fo=10, routed)          1.587     7.506    comp4/int_bin[0]8[14]
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.306     7.812 r  comp4/temp_reg[6]_i_1133/O
                         net (fo=21, routed)          2.128     9.940    comp4/temp_reg[6]_i_1133_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.064 r  comp4/temp_reg[6]_i_1118/O
                         net (fo=4, routed)           1.529    11.592    comp4/temp_reg[6]_i_1118_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  comp4/temp_reg[6]_i_1122/O
                         net (fo=1, routed)           0.000    11.716    comp4/temp_reg[6]_i_1122_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.114 r  comp4/temp_reg[6]_i_748/CO[3]
                         net (fo=1, routed)           0.000    12.114    comp4/temp_reg[6]_i_748_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  comp4/temp_reg[6]_i_540/CO[3]
                         net (fo=1, routed)           0.000    12.228    comp4/temp_reg[6]_i_540_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.450 r  comp4/temp_reg[6]_i_538/O[0]
                         net (fo=2, routed)           1.691    14.142    comp4/temp_reg[6]_i_538_n_7
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.328    14.470 r  comp4/temp_reg[6]_i_273/O
                         net (fo=2, routed)           0.679    15.149    comp4/temp_reg[6]_i_273_n_0
    SLICE_X14Y89         LUT4 (Prop_lut4_I3_O)        0.331    15.480 r  comp4/temp_reg[6]_i_277/O
                         net (fo=1, routed)           0.000    15.480    comp4/temp_reg[6]_i_277_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.856 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.856    comp4/temp_reg[6]_i_136_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.179 f  comp4/temp_reg[6]_i_271/O[1]
                         net (fo=11, routed)          1.547    17.726    comp4/temp_reg[6]_i_271_n_6
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.334    18.060 r  comp4/temp_reg[6]_i_1578/O
                         net (fo=2, routed)           1.048    19.108    comp4/temp_reg[6]_i_1578_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.326    19.434 r  comp4/temp_reg[6]_i_1582/O
                         net (fo=1, routed)           0.000    19.434    comp4/temp_reg[6]_i_1582_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.984 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.984    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  comp4/temp_reg[6]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    20.098    comp4/temp_reg[6]_i_1168_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.411 r  comp4/temp_reg[6]_i_810/O[3]
                         net (fo=3, routed)           1.147    21.558    comp4/temp_reg[6]_i_810_n_4
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.306    21.864 r  comp4/temp_reg[6]_i_800/O
                         net (fo=1, routed)           0.541    22.405    comp4/temp_reg[6]_i_800_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.931 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.931    comp4/temp_reg[6]_i_542_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.088 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.302    23.390    comp4/temp_reg[6]_i_281_n_2
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.329    23.719 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          0.939    24.658    comp4/temp_reg[6]_i_137_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    24.782 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.526    25.307    comp4/temp_reg[6]_i_265_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    25.902 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    25.902    comp4/temp_reg[6]_i_270_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.225 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           1.006    27.231    comp4/int_bin[0]5[6]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.306    27.537 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    27.537    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.001    28.088    comp4/temp_reg[6]_i_926_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.310 r  comp4/temp_reg[6]_i_952/O[0]
                         net (fo=1, routed)           0.840    29.149    comp4/temp_reg[6]_i_952_n_7
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.299    29.448 r  comp4/temp_reg[6]_i_627/O
                         net (fo=37, routed)          1.819    31.267    comp4/temp_reg[6]_i_627_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.150    31.417 r  comp4/temp_reg[6]_i_493/O
                         net (fo=8, routed)           1.324    32.741    comp4/temp_reg[6]_i_493_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.332    33.073 r  comp4/temp_reg[6]_i_1312/O
                         net (fo=1, routed)           0.000    33.073    comp4/temp_reg[6]_i_1312_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.605 r  comp4/temp_reg[6]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    33.605    comp4/temp_reg[6]_i_1062_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.719 r  comp4/temp_reg[6]_i_708/CO[3]
                         net (fo=1, routed)           0.000    33.719    comp4/temp_reg[6]_i_708_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.833 r  comp4/temp_reg[6]_i_472/CO[3]
                         net (fo=1, routed)           0.000    33.833    comp4/temp_reg[6]_i_472_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.947 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    33.947    comp4/temp_reg[6]_i_614_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.260 r  comp4/temp_reg[6]_i_612/O[3]
                         net (fo=2, routed)           0.960    35.221    comp4/temp_reg[6]_i_612_n_4
    SLICE_X10Y106        LUT3 (Prop_lut3_I2_O)        0.339    35.560 r  comp4/temp_reg[6]_i_408/O
                         net (fo=2, routed)           1.002    36.562    comp4/temp_reg[6]_i_408_n_0
    SLICE_X10Y107        LUT4 (Prop_lut4_I3_O)        0.355    36.917 r  comp4/temp_reg[6]_i_412/O
                         net (fo=1, routed)           0.000    36.917    comp4/temp_reg[6]_i_412_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.430 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.430    comp4/temp_reg[6]_i_208_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.753 r  comp4/temp_reg[6]_i_1492/O[1]
                         net (fo=3, routed)           1.259    39.011    comp4/temp_reg[6]_i_1492_n_6
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.306    39.317 r  comp4/temp_reg[6]_i_1497/O
                         net (fo=2, routed)           1.323    40.640    comp4/temp_reg[6]_i_1497_n_0
    SLICE_X12Y107        LUT5 (Prop_lut5_I1_O)        0.124    40.764 r  comp4/temp_reg[6]_i_1271/O
                         net (fo=2, routed)           0.837    41.601    comp4/temp_reg[6]_i_1271_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    41.725 r  comp4/temp_reg[6]_i_1275/O
                         net (fo=1, routed)           0.000    41.725    comp4/temp_reg[6]_i_1275_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    42.331 r  comp4/temp_reg[6]_i_1007/O[3]
                         net (fo=3, routed)           1.478    43.808    comp4/temp_reg[6]_i_1007_n_4
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.306    44.114 r  comp4/temp_reg[6]_i_1005/O
                         net (fo=1, routed)           0.000    44.114    comp4/temp_reg[6]_i_1005_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.664 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    44.664    comp4/temp_reg[6]_i_659_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    44.778    comp4/temp_reg[6]_i_443_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.000 r  comp4/temp_reg[6]_i_234/O[0]
                         net (fo=3, routed)           0.949    45.950    comp4/temp_reg[6]_i_234_n_7
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.299    46.249 r  comp4/temp_reg[6]_i_432/O
                         net (fo=1, routed)           0.532    46.781    comp4/temp_reg[6]_i_432_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.301 r  comp4/temp_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000    47.301    comp4/temp_reg[6]_i_220_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.418 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    47.418    comp4/temp_reg[6]_i_114_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.672 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.359    49.031    comp4/temp_reg[6]_i_40_n_3
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.367    49.398 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          1.145    50.543    comp4/digit6[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.124    50.667 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.282    50.949    comp4/temp_reg[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.124    51.073 r  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.840    51.913    comp4/digit6[3]
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.124    52.037 r  comp4/temp_reg[6]_i_11/O
                         net (fo=7, routed)           1.186    53.223    comp4/temp_reg[6]_i_11_n_0
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.124    53.347 r  comp4/temp_reg[0]_i_3/O
                         net (fo=1, routed)           0.821    54.168    comp4/temp_reg[0]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.124    54.292 r  comp4/temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.338    54.629    comp6/D[0]
    SLICE_X1Y92          LDCE                                         r  comp6/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp6/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.225ns  (logic 17.480ns (32.236%)  route 36.745ns (67.764%))
  Logic Levels:           61  (CARRY4=32 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=8 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          3.481     3.937    comp4/seconds_reg[0]
    SLICE_X15Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.061 r  comp4/temp_reg[6]_i_606/O
                         net (fo=1, routed)           0.705     4.767    comp4/temp_reg[6]_i_606_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.362 r  comp4/temp_reg[6]_i_348/CO[3]
                         net (fo=1, routed)           0.000     5.362    comp4/temp_reg[6]_i_348_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.479 r  comp4/temp_reg[6]_i_596/CO[3]
                         net (fo=1, routed)           0.000     5.479    comp4/temp_reg[6]_i_596_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.596 r  comp4/temp_reg[6]_i_595/CO[3]
                         net (fo=1, routed)           0.000     5.596    comp4/temp_reg[6]_i_595_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.919 r  comp4/temp_reg[6]_i_1135/O[1]
                         net (fo=10, routed)          1.587     7.506    comp4/int_bin[0]8[14]
    SLICE_X9Y86          LUT3 (Prop_lut3_I0_O)        0.306     7.812 r  comp4/temp_reg[6]_i_1133/O
                         net (fo=21, routed)          2.128     9.940    comp4/temp_reg[6]_i_1133_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.064 r  comp4/temp_reg[6]_i_1118/O
                         net (fo=4, routed)           1.529    11.592    comp4/temp_reg[6]_i_1118_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  comp4/temp_reg[6]_i_1122/O
                         net (fo=1, routed)           0.000    11.716    comp4/temp_reg[6]_i_1122_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.114 r  comp4/temp_reg[6]_i_748/CO[3]
                         net (fo=1, routed)           0.000    12.114    comp4/temp_reg[6]_i_748_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  comp4/temp_reg[6]_i_540/CO[3]
                         net (fo=1, routed)           0.000    12.228    comp4/temp_reg[6]_i_540_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.450 r  comp4/temp_reg[6]_i_538/O[0]
                         net (fo=2, routed)           1.691    14.142    comp4/temp_reg[6]_i_538_n_7
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.328    14.470 r  comp4/temp_reg[6]_i_273/O
                         net (fo=2, routed)           0.679    15.149    comp4/temp_reg[6]_i_273_n_0
    SLICE_X14Y89         LUT4 (Prop_lut4_I3_O)        0.331    15.480 r  comp4/temp_reg[6]_i_277/O
                         net (fo=1, routed)           0.000    15.480    comp4/temp_reg[6]_i_277_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.856 r  comp4/temp_reg[6]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.856    comp4/temp_reg[6]_i_136_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.179 f  comp4/temp_reg[6]_i_271/O[1]
                         net (fo=11, routed)          1.547    17.726    comp4/temp_reg[6]_i_271_n_6
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.334    18.060 r  comp4/temp_reg[6]_i_1578/O
                         net (fo=2, routed)           1.048    19.108    comp4/temp_reg[6]_i_1578_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.326    19.434 r  comp4/temp_reg[6]_i_1582/O
                         net (fo=1, routed)           0.000    19.434    comp4/temp_reg[6]_i_1582_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.984 r  comp4/temp_reg[6]_i_1377/CO[3]
                         net (fo=1, routed)           0.000    19.984    comp4/temp_reg[6]_i_1377_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.098 r  comp4/temp_reg[6]_i_1168/CO[3]
                         net (fo=1, routed)           0.000    20.098    comp4/temp_reg[6]_i_1168_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.411 r  comp4/temp_reg[6]_i_810/O[3]
                         net (fo=3, routed)           1.147    21.558    comp4/temp_reg[6]_i_810_n_4
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.306    21.864 r  comp4/temp_reg[6]_i_800/O
                         net (fo=1, routed)           0.541    22.405    comp4/temp_reg[6]_i_800_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.931 r  comp4/temp_reg[6]_i_542/CO[3]
                         net (fo=1, routed)           0.000    22.931    comp4/temp_reg[6]_i_542_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.088 r  comp4/temp_reg[6]_i_281/CO[1]
                         net (fo=1, routed)           0.302    23.390    comp4/temp_reg[6]_i_281_n_2
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.329    23.719 r  comp4/temp_reg[6]_i_137/O
                         net (fo=67, routed)          0.939    24.658    comp4/temp_reg[6]_i_137_n_0
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124    24.782 r  comp4/temp_reg[6]_i_141/O
                         net (fo=73, routed)          0.526    25.307    comp4/temp_reg[6]_i_265_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    25.902 r  comp4/temp_reg[6]_i_270/CO[3]
                         net (fo=1, routed)           0.000    25.902    comp4/temp_reg[6]_i_270_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.225 f  comp4/temp_reg[6]_i_413/O[1]
                         net (fo=2, routed)           1.006    27.231    comp4/int_bin[0]5[6]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.306    27.537 r  comp4/temp_reg[6]_i_1236/O
                         net (fo=1, routed)           0.000    27.537    comp4/temp_reg[6]_i_1236_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.087 r  comp4/temp_reg[6]_i_926/CO[3]
                         net (fo=1, routed)           0.001    28.088    comp4/temp_reg[6]_i_926_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.310 r  comp4/temp_reg[6]_i_952/O[0]
                         net (fo=1, routed)           0.840    29.149    comp4/temp_reg[6]_i_952_n_7
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.299    29.448 r  comp4/temp_reg[6]_i_627/O
                         net (fo=37, routed)          1.819    31.267    comp4/temp_reg[6]_i_627_n_0
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.150    31.417 r  comp4/temp_reg[6]_i_493/O
                         net (fo=8, routed)           1.324    32.741    comp4/temp_reg[6]_i_493_n_0
    SLICE_X9Y101         LUT4 (Prop_lut4_I0_O)        0.332    33.073 r  comp4/temp_reg[6]_i_1312/O
                         net (fo=1, routed)           0.000    33.073    comp4/temp_reg[6]_i_1312_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.605 r  comp4/temp_reg[6]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    33.605    comp4/temp_reg[6]_i_1062_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.719 r  comp4/temp_reg[6]_i_708/CO[3]
                         net (fo=1, routed)           0.000    33.719    comp4/temp_reg[6]_i_708_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.833 r  comp4/temp_reg[6]_i_472/CO[3]
                         net (fo=1, routed)           0.000    33.833    comp4/temp_reg[6]_i_472_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.947 r  comp4/temp_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    33.947    comp4/temp_reg[6]_i_614_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.260 r  comp4/temp_reg[6]_i_612/O[3]
                         net (fo=2, routed)           0.960    35.221    comp4/temp_reg[6]_i_612_n_4
    SLICE_X10Y106        LUT3 (Prop_lut3_I2_O)        0.339    35.560 r  comp4/temp_reg[6]_i_408/O
                         net (fo=2, routed)           1.002    36.562    comp4/temp_reg[6]_i_408_n_0
    SLICE_X10Y107        LUT4 (Prop_lut4_I3_O)        0.355    36.917 r  comp4/temp_reg[6]_i_412/O
                         net (fo=1, routed)           0.000    36.917    comp4/temp_reg[6]_i_412_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.430 r  comp4/temp_reg[6]_i_208/CO[3]
                         net (fo=1, routed)           0.000    37.430    comp4/temp_reg[6]_i_208_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.753 r  comp4/temp_reg[6]_i_1492/O[1]
                         net (fo=3, routed)           1.259    39.011    comp4/temp_reg[6]_i_1492_n_6
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.306    39.317 r  comp4/temp_reg[6]_i_1497/O
                         net (fo=2, routed)           1.323    40.640    comp4/temp_reg[6]_i_1497_n_0
    SLICE_X12Y107        LUT5 (Prop_lut5_I1_O)        0.124    40.764 r  comp4/temp_reg[6]_i_1271/O
                         net (fo=2, routed)           0.837    41.601    comp4/temp_reg[6]_i_1271_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    41.725 r  comp4/temp_reg[6]_i_1275/O
                         net (fo=1, routed)           0.000    41.725    comp4/temp_reg[6]_i_1275_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    42.331 r  comp4/temp_reg[6]_i_1007/O[3]
                         net (fo=3, routed)           1.478    43.808    comp4/temp_reg[6]_i_1007_n_4
    SLICE_X7Y110         LUT2 (Prop_lut2_I1_O)        0.306    44.114 r  comp4/temp_reg[6]_i_1005/O
                         net (fo=1, routed)           0.000    44.114    comp4/temp_reg[6]_i_1005_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.664 r  comp4/temp_reg[6]_i_659/CO[3]
                         net (fo=1, routed)           0.000    44.664    comp4/temp_reg[6]_i_659_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  comp4/temp_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    44.778    comp4/temp_reg[6]_i_443_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.000 r  comp4/temp_reg[6]_i_234/O[0]
                         net (fo=3, routed)           0.949    45.950    comp4/temp_reg[6]_i_234_n_7
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.299    46.249 r  comp4/temp_reg[6]_i_432/O
                         net (fo=1, routed)           0.532    46.781    comp4/temp_reg[6]_i_432_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.301 r  comp4/temp_reg[6]_i_220/CO[3]
                         net (fo=1, routed)           0.000    47.301    comp4/temp_reg[6]_i_220_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.418 r  comp4/temp_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    47.418    comp4/temp_reg[6]_i_114_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.672 r  comp4/temp_reg[6]_i_40/CO[0]
                         net (fo=5, routed)           1.359    49.031    comp4/temp_reg[6]_i_40_n_3
    SLICE_X2Y105         LUT6 (Prop_lut6_I1_O)        0.367    49.398 f  comp4/temp_reg[6]_i_12/O
                         net (fo=10, routed)          1.145    50.543    comp4/digit6[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.124    50.667 r  comp4/temp_reg[6]_i_44/O
                         net (fo=1, routed)           0.282    50.949    comp4/temp_reg[6]_i_44_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.124    51.073 f  comp4/temp_reg[6]_i_13/O
                         net (fo=9, routed)           0.775    51.848    comp4/digit6[3]
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124    51.972 r  comp4/temp_reg[6]_i_10/O
                         net (fo=7, routed)           1.348    53.321    comp4/digit6[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.124    53.445 r  comp4/temp_reg[2]_i_3/O
                         net (fo=1, routed)           0.656    54.101    comp4/temp_reg[2]_i_3_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    54.225 r  comp4/temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    54.225    comp6/D[2]
    SLICE_X0Y95          LDCE                                         r  comp6/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp6/temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.114ns (55.432%)  route 3.308ns (44.568%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          LDCE                         0.000     0.000 r  comp6/temp_reg[1]/G
    SLICE_X0Y93          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  comp6/temp_reg[1]/Q
                         net (fo=1, routed)           3.308     3.867    segments_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.423 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.423    segments[1]
    R10                                                               r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp6/temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 4.136ns (56.800%)  route 3.146ns (43.200%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          LDCE                         0.000     0.000 r  comp6/temp_reg[0]/G
    SLICE_X1Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  comp6/temp_reg[0]/Q
                         net (fo=1, routed)           3.146     3.705    segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.282 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.282    segments[0]
    T10                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp5/temp_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            anode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.133ns (58.145%)  route 2.975ns (41.855%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          LDCE                         0.000     0.000 r  comp5/temp_reg[5]/G
    SLICE_X1Y94          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  comp5/temp_reg[5]/Q
                         net (fo=1, routed)           2.975     3.534    anode_OBUF[5]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.109 r  anode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.109    anode[5]
    T9                                                                r  anode[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp2/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  comp2/counter2_reg[0]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  comp2/counter2_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    comp2/counter2[0]
    SLICE_X3Y78          LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  comp2/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    comp2/counter2[0]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  comp2/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[0]/Q
                         net (fo=35, routed)          0.089     0.230    comp4/seconds_reg[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  comp4/seconds_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.354    comp4/seconds_reg[0]_i_1_n_6
    SLICE_X4Y88          FDCE                                         r  comp4/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/temp2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/temp2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  comp2/temp2_reg/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp2/temp2_reg/Q
                         net (fo=4, routed)           0.170     0.311    comp2/temp2
    SLICE_X3Y81          LUT5 (Prop_lut5_I4_O)        0.045     0.356 r  comp2/temp2_i_1/O
                         net (fo=1, routed)           0.000     0.356    comp2/temp2_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  comp2/temp2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.268ns (73.995%)  route 0.094ns (26.005%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE                         0.000     0.000 r  comp4/seconds_reg[6]/C
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[6]/Q
                         net (fo=15, routed)          0.094     0.235    comp4/seconds_reg[6]
    SLICE_X4Y89          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.362 r  comp4/seconds_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    comp4/seconds_reg[4]_i_1_n_4
    SLICE_X4Y89          FDCE                                         r  comp4/seconds_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/counter1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp1/counter1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE                         0.000     0.000 r  comp1/counter1_reg[12]/C
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp1/counter1_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    comp1/counter1[12]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  comp1/counter10_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.366    comp1/p_1_in[12]
    SLICE_X51Y93         FDRE                                         r  comp1/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/counter1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp1/counter1_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE                         0.000     0.000 r  comp1/counter1_reg[16]/C
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp1/counter1_reg[16]/Q
                         net (fo=2, routed)           0.117     0.258    comp1/counter1[16]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  comp1/counter10_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.366    comp1/p_1_in[16]
    SLICE_X51Y94         FDRE                                         r  comp1/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/counter1_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp1/counter1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE                         0.000     0.000 r  comp1/counter1_reg[24]/C
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp1/counter1_reg[24]/Q
                         net (fo=2, routed)           0.117     0.258    comp1/counter1[24]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  comp1/counter10_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.366    comp1/p_1_in[24]
    SLICE_X51Y96         FDRE                                         r  comp1/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/counter1_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp1/counter1_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE                         0.000     0.000 r  comp1/counter1_reg[28]/C
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp1/counter1_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    comp1/counter1[28]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  comp1/counter10_carry__5/O[3]
                         net (fo=1, routed)           0.000     0.366    comp1/p_1_in[28]
    SLICE_X51Y97         FDRE                                         r  comp1/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/counter1_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp1/counter1_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE                         0.000     0.000 r  comp1/counter1_reg[20]/C
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp1/counter1_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    comp1/counter1[20]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp1/counter10_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.369    comp1/p_1_in[20]
    SLICE_X51Y95         FDRE                                         r  comp1/counter1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/counter1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp1/counter1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE                         0.000     0.000 r  comp1/counter1_reg[4]/C
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp1/counter1_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    comp1/counter1[4]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp1/counter10_carry/O[3]
                         net (fo=1, routed)           0.000     0.369    comp1/p_1_in[4]
    SLICE_X51Y91         FDRE                                         r  comp1/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------





