Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto cc15dc9b45be4374968784ff217928a0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_aul_func_synth xil_defaultlib.test_aul xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-975] left bound value <15> of slice is out of range [7:0] of array <auxiliaire> [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/project_vhdl.srcs/sources_1/new/AUL.vhd:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.AUL [aul_default]
Compiling architecture behavioral of entity xil_defaultlib.test_aul
Built simulation snapshot test_aul_func_synth
