
---------- Begin Simulation Statistics ----------
final_tick                                55526413500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 465889                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675448                       # Number of bytes of host memory used
host_op_rate                                   509828                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   214.64                       # Real time elapsed on the host
host_tick_rate                              258691191                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055526                       # Number of seconds simulated
sim_ticks                                 55526413500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.110528                       # CPI: cycles per instruction
system.cpu.discardedOps                        372309                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2613800                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.900472                       # IPC: instructions per cycle
system.cpu.numCycles                        111052827                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       108439027                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        70908                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            262                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20343181                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16280346                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53395                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8734276                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8732829                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983433                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050586                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434007                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133968                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1047                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34785763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34785763                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34789074                       # number of overall hits
system.cpu.dcache.overall_hits::total        34789074                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46130                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46130                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46180                       # number of overall misses
system.cpu.dcache.overall_misses::total         46180                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2569198000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2569198000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2569198000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2569198000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34831893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34831893                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34835254                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34835254                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001324                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001324                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001326                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001326                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55694.732278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55694.732278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55634.430489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55634.430489                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32448                       # number of writebacks
system.cpu.dcache.writebacks::total             32448                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35475                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1916230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1916230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1917061500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1917061500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001018                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001018                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54055.967728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54055.967728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54039.788584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54039.788584                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20603822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20603822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    274482000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    274482000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20622198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20622198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14936.983021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14936.983021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    218607500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    218607500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13665.531037                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13665.531037                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14181941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14181941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2294716000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2294716000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14209695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14209695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82680.550551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82680.550551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1697622500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1697622500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87272.388443                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87272.388443                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3311                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3311                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           50                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           50                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014877                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014877                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       831500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       831500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 31980.769231                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 31980.769231                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.582114                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35002709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            986.686653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.582114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70062303                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70062303                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49216816                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17099868                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9758827                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26890427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26890427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26890427                       # number of overall hits
system.cpu.icache.overall_hits::total        26890427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            363                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          363                       # number of overall misses
system.cpu.icache.overall_misses::total           363                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28903500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28903500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28903500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28903500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26890790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26890790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26890790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26890790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79623.966942                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79623.966942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79623.966942                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79623.966942                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          107                       # number of writebacks
system.cpu.icache.writebacks::total               107                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          363                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28540500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28540500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78623.966942                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78623.966942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78623.966942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78623.966942                       # average overall mshr miss latency
system.cpu.icache.replacements                    107                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26890427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26890427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           363                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28903500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28903500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26890790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26890790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79623.966942                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79623.966942                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28540500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28540500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78623.966942                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78623.966942                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.920735                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26890790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74079.311295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.920735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         215126683                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        215126683                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  55526413500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431277                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15725                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  29                       # number of overall hits
system.l2.overall_hits::.cpu.data               15725                       # number of overall hits
system.l2.overall_hits::total                   15754                       # number of overall hits
system.l2.demand_misses::.cpu.inst                334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19750                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20084                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               334                       # number of overall misses
system.l2.overall_misses::.cpu.data             19750                       # number of overall misses
system.l2.overall_misses::total                 20084                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1698664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1726293000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27629000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1698664000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1726293000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            35475                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35838                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           35475                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35838                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.920110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.556730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.560411                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.920110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.556730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.560411                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82721.556886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86008.303797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85953.644692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82721.556886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86008.303797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85953.644692                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3315                       # number of writebacks
system.l2.writebacks::total                      3315                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20082                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24289000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1501038000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1525327000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24289000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1501038000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1525327000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.920110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.556674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.560355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.920110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.556674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.560355                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72721.556886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76009.621227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75954.934767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72721.556886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76009.621227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75954.934767                       # average overall mshr miss latency
system.l2.replacements                           3701                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          101                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              101                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          101                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          101                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    38                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1668045000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1668045000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85919.697126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85919.697126                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1473905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1473905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75919.697126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75919.697126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27629000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27629000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.920110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82721.556886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82721.556886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24289000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24289000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.920110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72721.556886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72721.556886                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91127.976190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91127.976190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     27133000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27133000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81236.526946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81236.526946                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13271.947518                       # Cycle average of tags in use
system.l2.tags.total_refs                       70825                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20085                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.526263                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.554480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       211.983491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13059.409547                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    586709                       # Number of tag accesses
system.l2.tags.data_accesses                   586709                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014889585500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               77794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3315                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40164                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6630                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40164                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6630                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.416894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.206559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1692.919042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          366     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.008174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.007821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.116594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              365     99.46%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.27%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2570496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               424320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     46.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   55524143000                       # Total gap between requests
system.mem_ctrls.avgGap                    2373130.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2527616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       422976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 769939.877352244221                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 45520966.341541215777                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7617563.846438596025                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6630                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19509500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1279170500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 500374099750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29205.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32387.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  75471206.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2527744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2570496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       424320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       424320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19748                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20082                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3315                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3315                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       769940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     45523272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         46293211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       769940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       769940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      7641769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         7641769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      7641769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       769940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     45523272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        53934980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40162                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6609                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          452                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               545642500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1298680000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13586.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32336.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               31211                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5656                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   302.253459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   236.565534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.708645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           43      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4095     41.35%     41.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3476     35.10%     76.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          706      7.13%     84.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          193      1.95%     85.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          349      3.52%     89.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          279      2.82%     92.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          194      1.96%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          568      5.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2570368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             422976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               46.290906                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.617564                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35928480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19092645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      142800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17252100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4382997840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10144191960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12779665440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27521928465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.654712                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33125190000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1854060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  20547163500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        34786080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18489240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143956680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17246880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4382997840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   9998068470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12902716800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27498261990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.228491                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33446152250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1854060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  20226201250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3315                       # Transaction distribution
system.membus.trans_dist::CleanEvict              125                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19414                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           668                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        43604                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  43604                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2994816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2994816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20082                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            55269000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          187980250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        35763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          107                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19452                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16023                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          833                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       105913                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                106746                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8694144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8754304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3701                       # Total snoops (count)
system.tol2bus.snoopTraffic                    424320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            39539                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.093939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39190     99.12%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    348      0.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39539                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  55526413500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          100564000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            907500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          88688498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
