###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:28:41 2015
#  Design:            DacCtrl
#  Command:           timeDesign -signoff -expandedViews
###############################################################
Path 1: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.134
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.766
- Arrival Time                  0.977
= Slack Time                   23.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.789 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.789 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.270 |   0.270 |   24.059 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.271 |   24.060 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.180 |   0.450 |   24.239 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.451 |   24.240 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 0.398 |   0.848 |   24.637 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   0.849 |   24.638 | 
     | g1162/CO        |   ^   | n_34     | HAX3_HV   | 0.128 |   0.977 |   24.766 | 
     | count_reg[4]/SE |   ^   | n_34     | DFCSX2_HV | 0.000 |   0.977 |   24.766 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.789 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.789 | 
     +--------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.812
- Arrival Time                  1.006
= Slack Time                   23.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.805 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.806 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.270 |   0.270 |   24.076 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.271 |   24.076 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.180 |   0.450 |   24.256 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.451 |   24.256 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 0.398 |   0.848 |   24.654 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   0.849 |   24.654 | 
     | g1162/SUM       |   v   | n_22     | HAX3_HV   | 0.157 |   1.006 |   24.811 | 
     | count_reg[3]/D  |   v   | n_22     | DFCX1_HV  | 0.000 |   1.006 |   24.812 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -23.805 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -23.805 | 
     +-------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.739
- Arrival Time                  0.657
= Slack Time                   24.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   24.083 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   24.083 | 
     | count_reg[0]/Q  |   ^   | count[0] | DFCX1_HV   | 0.327 |   0.327 |   24.410 | 
     | g1202/B         |   ^   | count[0] | NAND2XL_HV | 0.001 |   0.328 |   24.411 | 
     | g1202/Q         |   v   | n_1      | NAND2XL_HV | 0.058 |   0.386 |   24.468 | 
     | g1201/A         |   v   | n_1      | INVXL_HV   | 0.000 |   0.386 |   24.468 | 
     | g1201/Q         |   ^   | n_38     | INVXL_HV   | 0.271 |   0.656 |   24.739 | 
     | count_reg[2]/SE |   ^   | n_38     | DFCSX2_HV  | 0.000 |   0.657 |   24.739 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.083 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.082 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SI (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.164
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.736
- Arrival Time                  0.590
= Slack Time                   24.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.146 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.146 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV | 0.219 |   0.219 |   24.365 | 
     | g1205/A         |   v   | count[2] | INVXL_HV  | 0.000 |   0.219 |   24.365 | 
     | g1205/Q         |   ^   | n_6      | INVXL_HV  | 0.370 |   0.590 |   24.736 | 
     | count_reg[2]/SI |   ^   | n_6      | DFCSX2_HV | 0.000 |   0.590 |   24.736 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.146 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.146 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.799
- Arrival Time                  0.626
= Slack Time                   24.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.173 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV  | 0.000 |   0.000 |   24.174 | 
     | count_reg[0]/Q  |   v   | count[0] | DFCX1_HV  | 0.251 |   0.251 |   24.424 | 
     | g1204/B         |   v   | count[0] | NOR2XL_HV | 0.000 |   0.252 |   24.425 | 
     | g1204/Q         |   ^   | n_9      | NOR2XL_HV | 0.293 |   0.545 |   24.718 | 
     | g1191/B1        |   ^   | n_9      | AO21X3_HV | 0.000 |   0.545 |   24.718 | 
     | g1191/Q         |   ^   | n_10     | AO21X3_HV | 0.081 |   0.626 |   24.799 | 
     | count_reg[1]/D  |   ^   | n_10     | DFCX1_HV  | 0.000 |   0.626 |   24.799 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -24.173 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -24.173 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SI (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.215
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.685
- Arrival Time                  0.489
= Slack Time                   24.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.196 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.196 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.367 |   0.367 |   24.563 | 
     | g1208/A         |   ^   | count[4] | INVX3_HV  | 0.001 |   0.369 |   24.564 | 
     | g1208/Q         |   v   | n_54     | INVX3_HV  | 0.119 |   0.487 |   24.683 | 
     | count_reg[4]/SI |   v   | n_54     | DFCSX2_HV | 0.002 |   0.489 |   24.685 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.196 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.195 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.721
- Arrival Time                  0.368
= Slack Time                   24.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.353 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.353 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.367 |   0.367 |   24.720 | 
     | count_reg[4]/D  |   ^   | count[4] | DFCSX2_HV | 0.001 |   0.368 |   24.721 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.353 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.353 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.165
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.735
- Arrival Time                  0.271
= Slack Time                   24.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   24.465 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   24.465 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.270 |   0.270 |   24.735 | 
     | count_reg[2]/D  |   ^   | count[2] | DFCSX2_HV | 0.000 |   0.271 |   24.735 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -24.465 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -24.465 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
- Setup                         0.118
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.783
- Arrival Time                  0.282
= Slack Time                   24.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   24.500 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |   24.500 | 
     | count_reg[0]/QN |   ^   | n_17  | DFCX1_HV | 0.282 |   0.282 |   24.782 | 
     | count_reg[0]/D  |   ^   | n_17  | DFCX1_HV | 0.000 |   0.282 |   24.783 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -24.500 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -24.500 | 
     +-------------------------------------------------------------------------+ 

