

================================================================
== Vitis HLS Report for 'convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4'
================================================================
* Date:           Fri Nov 15 20:43:00 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        SSEE_Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a12t-cpg238-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.706 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        9|        9|  90.000 ns|  90.000 ns|    8|    8|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_4  |        7|        7|         3|          2|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    78|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      0|   119|    -|
|Register         |        -|   -|     30|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     30|   197|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_153_p2                |         +|   0|  0|  10|           2|           1|
    |add_ln53_1_fu_235_p2              |         +|   0|  0|  13|           4|           2|
    |add_ln53_2_fu_245_p2              |         +|   0|  0|  13|           4|           2|
    |add_ln53_fu_179_p2                |         +|   0|  0|  13|           4|           1|
    |sub_ln53_fu_168_p2                |         -|   0|  0|  13|           4|           4|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_147_p2               |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  78|          23|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |i_fu_76                  |   9|          2|    2|          4|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |kernel_address0_local    |  13|          3|    4|         12|
    |kernel_address1_local    |  13|          3|    4|         12|
    |kernel_d0_local          |  13|          3|    8|         24|
    |kernel_d1_local          |  13|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 119|         27|   33|         91|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_1_reg_262                  |  2|   0|    2|          0|
    |i_fu_76                      |  2|   0|    2|          0|
    |icmp_ln46_reg_269            |  1|   0|    1|          0|
    |sub_ln53_reg_273             |  4|   0|    4|          0|
    |tmp_2_reg_279                |  8|   0|    8|          0|
    |tmp_3_reg_284                |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 30|   0|   30|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4|  return value|
|in_stream_TVALID  |   in|    1|        axis|                                 in_stream_V_data_V|       pointer|
|in_stream_TDATA   |   in|   32|        axis|                                 in_stream_V_data_V|       pointer|
|kernel_address0   |  out|    4|   ap_memory|                                             kernel|         array|
|kernel_ce0        |  out|    1|   ap_memory|                                             kernel|         array|
|kernel_we0        |  out|    1|   ap_memory|                                             kernel|         array|
|kernel_d0         |  out|    8|   ap_memory|                                             kernel|         array|
|kernel_address1   |  out|    4|   ap_memory|                                             kernel|         array|
|kernel_ce1        |  out|    1|   ap_memory|                                             kernel|         array|
|kernel_we1        |  out|    1|   ap_memory|                                             kernel|         array|
|kernel_d1         |  out|    8|   ap_memory|                                             kernel|         array|
|in_stream_TREADY  |  out|    1|        axis|                                 in_stream_V_dest_V|       pointer|
|in_stream_TDEST   |   in|    5|        axis|                                 in_stream_V_dest_V|       pointer|
|in_stream_TKEEP   |   in|    4|        axis|                                 in_stream_V_keep_V|       pointer|
|in_stream_TSTRB   |   in|    4|        axis|                                 in_stream_V_strb_V|       pointer|
|in_stream_TUSER   |   in|    4|        axis|                                 in_stream_V_user_V|       pointer|
|in_stream_TLAST   |   in|    1|        axis|                                 in_stream_V_last_V|       pointer|
|in_stream_TID     |   in|    5|        axis|                                   in_stream_V_id_V|       pointer|
+------------------+-----+-----+------------+---------------------------------------------------+--------------+

