library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity mux_4 is
	
	Port ( 
	SEL : in  STD_LOGIC_VECTOR (1 downto 0);   
	A   : in  STD_LOGIC_VECTOR (3 downto 0);   
	X   : out STD_LOGIC
);                    
end mux_4to1_top;

architecture Behavioral of mux_4to1_top is
begin
with SEL select
    X <= A(0) when "00",
         A(1) when "01",
         A(2) when "10",
         A(3) when "11",
         '0'  when others;
end Behavioral;