5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd exclude4.vcd -o exclude4.cdd -v exclude4.v -y ./lib -e foo_module.foo_named_block
3 0 $root $root NA 0 0
3 0 main main exclude4.v 1 12
3 0 foo_module main.bar ./lib/foo_module.v 1 34
2 1 9 19001c 1 0 20004 0 0 1 4 100
2 2 9 19001c 1 47 4 1 0 foo_func.a
2 3 9 f001e 1 3a 8 0 2 foo_func
2 4 9 7000b 0 1 400 0 0 foo_a
2 5 9 7001e 1 35 f00a 3 4
2 6 12 10009 2 3b 2100a 0 0 1 2 1102 foo_task
1 foo_c 0 3 6 1 1 2
1 foo_a 0 5 30005 1 1 2
1 foo_b 0 6 830005 1 1 102
1 foo_d 0 7 30005 1 1 2
4 5 5 5
4 6 0 0
3 2 foo_module.foo_func main.bar.foo_func ./lib/foo_module.v 19 24
2 7 22 100010 1 1 804 0 0 a
2 8 22 f000f 1 1b 20808 7 0 1 2 1002
2 9 22 4000b 0 1 c00 0 0 foo_func
2 10 22 40010 1 37 1180a 8 9
1 foo_func 0 19 850009 1 1 2
1 a 0 20 800008 1 1 2
4 10 0 0
3 3 foo_module.foo_task main.bar.foo_task ./lib/foo_module.v 26 32
2 11 28 c000f 1 0 20004 0 0 1 4 100
2 12 28 40008 0 1 400 0 0 foo_b
2 13 28 4000f 1 37 11006 11 12
2 14 29 50006 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 15 29 50006 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 16 29 40006 2 2c 2000a 14 15 32 2 aa aa aa aa aa aa aa aa
2 17 30 c000f 1 0 20008 0 0 1 4 1001
2 18 30 40008 0 1 400 0 0 foo_b
2 19 30 4000f 1 37 a 17 18
4 19 0 0
4 16 19 0
4 13 16 16
