/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [8:0] _01_;
  reg [18:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_73z;
  wire [8:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_0_19z = ~celloutsig_0_18z[4];
  assign celloutsig_1_18z = celloutsig_1_10z[0] | ~(celloutsig_1_14z);
  assign celloutsig_0_0z = in_data[64] | in_data[77];
  assign celloutsig_0_3z = celloutsig_0_1z | celloutsig_0_2z;
  assign celloutsig_1_14z = celloutsig_1_13z[0] ^ celloutsig_1_5z;
  assign celloutsig_0_15z = celloutsig_0_0z ^ celloutsig_0_14z[2];
  assign celloutsig_0_2z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_1_8z = ~(celloutsig_1_1z[1] ^ celloutsig_1_4z[4]);
  assign celloutsig_0_11z = ~(celloutsig_0_2z ^ in_data[21]);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_12z[6:4];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_10z };
  reg [2:0] _15_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_4z, celloutsig_0_58z, celloutsig_0_2z };
  assign out_data[2:0] = _15_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 19'h00000;
    else _02_ <= { celloutsig_0_8z[3:2], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_55z = _00_ & { celloutsig_0_28z[4:3], celloutsig_0_52z };
  assign celloutsig_0_12z = { in_data[12:2], celloutsig_0_4z } & { celloutsig_0_8z[12:9], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_20z = _02_[15:12] & { celloutsig_0_10z[1:0], celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_73z = _01_[6:1] / { 1'h1, celloutsig_0_52z, celloutsig_0_40z, celloutsig_0_55z };
  assign celloutsig_1_1z = in_data[178:172] / { 1'h1, in_data[150:147], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_7z[6:2] / { 1'h1, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_22z = { in_data[16:11], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z } / { 1'h1, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_1_9z = celloutsig_1_7z[5:2] == { celloutsig_1_4z[7:5], celloutsig_1_0z };
  assign celloutsig_0_40z = { celloutsig_0_16z, celloutsig_0_33z } === { celloutsig_0_7z[5:1], celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_34z };
  assign celloutsig_0_52z = celloutsig_0_18z[9:5] === celloutsig_0_7z[8:4];
  assign celloutsig_0_6z = ! { in_data[94:84], celloutsig_0_5z };
  assign celloutsig_0_1z = ! in_data[27:25];
  assign celloutsig_0_25z = ! { celloutsig_0_20z[3:2], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[191:184] < in_data[110:103];
  assign celloutsig_1_5z = celloutsig_1_4z[7:2] < { in_data[114:113], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_13z[8:2], celloutsig_1_13z[7], celloutsig_1_13z[0] } < { in_data[165:159], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_24z = celloutsig_0_16z[7:0] < { _02_[17:11], celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_12z[11:10], celloutsig_0_15z, celloutsig_0_3z } < { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_33z };
  assign celloutsig_0_58z = celloutsig_0_22z[5] & ~(celloutsig_0_36z);
  assign celloutsig_0_21z = celloutsig_0_7z[8] & ~(celloutsig_0_16z[6]);
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[4:2], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z } * { celloutsig_0_7z[2], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_31z[2:1], celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_15z } !== { celloutsig_0_12z[2:0], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_7z = ~ celloutsig_1_1z[6:1];
  assign celloutsig_0_28z = ~ celloutsig_0_8z[13:1];
  assign celloutsig_0_31z = ~ { celloutsig_0_7z[7:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_1z[5:1] | { in_data[170:167], celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } | { celloutsig_0_8z[7:6], celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z } | { in_data[66:59], celloutsig_0_15z };
  assign celloutsig_0_5z = | { in_data[47], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[139:136];
  assign celloutsig_0_33z = | _02_[5:2];
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_0z, in_data[117:104] };
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_7z[6] };
  assign celloutsig_1_4z = in_data[142:131] << { celloutsig_1_1z[5:2], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_18z = { celloutsig_0_12z[7:5], celloutsig_0_5z, celloutsig_0_12z } >>> celloutsig_0_8z;
  assign { celloutsig_1_13z[6:2], celloutsig_1_13z[8], celloutsig_1_13z[0], celloutsig_1_13z[12:10], celloutsig_1_13z[7], celloutsig_1_13z[9] } = ~ { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z[2:0], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_12z = ~celloutsig_1_3z;
  assign celloutsig_1_13z[1] = celloutsig_1_13z[7];
  assign { out_data[128], out_data[96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z };
endmodule
