{"Source Block": ["oh/elink/dv/elink_e16_model.v@2507:2519@HdlStmAssign", "\n   assign data[DW-1:0]    = {fifo_tran_out[5*LW-1:4*LW],\n                             fifo_tran_out[8*LW-1:6*LW],\n                             fifo_tran_out[10*LW-1:9*LW]};\n\n   assign srcaddr_int[AW-1:0] = {fifo_tran_out[9*LW-1:8*LW],\n                                 fifo_tran_out[12*LW-1:10*LW],\n                                 fifo_tran_out[14*LW-1:13*LW]};\n\n   //# Multicast transaction (there is no multicast transaction when no external compare)\n   assign multicast_match = write & ~cfg_extcomp_dis &\n\t\t\t    (ctrlmode[1:0]==2'b11) & ~(datamode[1:0] == 2'b11);\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2503:2515", "\n   assign datamode[1:0]   =  fifo_tran_out[6*LW-5:6*LW-6];\n   assign write           =  fifo_tran_out[6*LW-7]; \n   assign access_int      =  fifo_tran_out[5*LW]; \n\n   assign data[DW-1:0]    = {fifo_tran_out[5*LW-1:4*LW],\n                             fifo_tran_out[8*LW-1:6*LW],\n                             fifo_tran_out[10*LW-1:9*LW]};\n\n   assign srcaddr_int[AW-1:0] = {fifo_tran_out[9*LW-1:8*LW],\n                                 fifo_tran_out[12*LW-1:10*LW],\n                                 fifo_tran_out[14*LW-1:13*LW]};\n\n"]], "Diff Content": {"Delete": [[2512, "   assign srcaddr_int[AW-1:0] = {fifo_tran_out[9*LW-1:8*LW],\n"], [2513, "                                 fifo_tran_out[12*LW-1:10*LW],\n"], [2514, "                                 fifo_tran_out[14*LW-1:13*LW]};\n"]], "Add": []}}