{
    "verilog.ctags.path": "ctags",

    "verilog.linting.linter": "verilator",
    "verilog.linting.verilator.runAtFileLocation": false,
    "verilog.linting.verilator.arguments": "-Wall -y rtl -y sim --timing",

    "verilog.formatting.veribleVerilogFormatter.arguments": "--wrap_spaces=2 --column_limit=120 --case_items_alignment=align --class_member_variable_alignment=align --distribution_items_alignment=align --enum_assignment_statement_alignment=align --formal_parameters_alignment=align --named_parameter_alignment=align --named_port_alignment=align --port_declarations_alignment=align --port_declarations_right_align_packed_dimensions=true --port_declarations_right_align_unpacked_dimensions=true --struct_union_members_alignment=align"
}
