// Seed: 1957687039
module module_0 #(
    parameter id_1 = 32'd82
);
  parameter id_1 = 1;
  logic [7:0][id_1 : -1] id_2;
  assign id_2[-1] = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 _id_2,
    input tri1 id_3,
    inout wor id_4
);
  assign id_1 = id_3;
  logic [~  id_2 : -1] id_6 = id_2 + (id_2);
  module_0 modCall_1 ();
  assign id_4 = -1;
  wire id_7;
  ;
endmodule
module module_2 #(
    parameter id_3 = 32'd23
) (
    input  tri   id_0,
    output wand  id_1,
    output wor   id_2
    , id_7,
    input  uwire _id_3,
    input  tri0  id_4,
    output tri   id_5
);
  wire [1 : id_3  >>  1 'o0] id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
