{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543596089153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543596089161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 08:41:28 2018 " "Processing started: Fri Nov 30 08:41:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543596089161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596089161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Top_level -c VGA_Top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Top_level -c VGA_Top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596089162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543596089926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543596089926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colordecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file colordecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorDecoder " "Found entity 1: ColorDecoder" {  } { { "ColorDecoder.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/ColorDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file colorparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorParser " "Found entity 1: ColorParser" {  } { { "ColorParser.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/ColorParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file imagegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageGen " "Found entity 1: ImageGen" {  } { { "ImageGenerator.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/ImageGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mux8to5.sv(21) " "Verilog HDL information at Mux8to5.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "Mux8to5.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/Mux8to5.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543596103479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8to5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8to5 " "Found entity 1: Mux8to5" {  } { { "Mux8to5.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/Mux8to5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103481 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or \"(\" ObjectShifter.sv(20) " "Verilog HDL syntax error at ObjectShifter.sv(20) near text: \"<=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ObjectShifter.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/ObjectShifter.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543596103487 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ObjectShifter ObjectShifter.sv(1) " "Ignored design unit \"ObjectShifter\" at ObjectShifter.sv(1) due to previous errors" {  } { { "ObjectShifter.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/ObjectShifter.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543596103487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objectshifter.sv 0 0 " "Found 0 design units, including 0 entities, in source file objectshifter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg8.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister8 " "Found entity 1: ShiftRegister8" {  } { { "ShiftReg8.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/ShiftReg8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg11.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister11 " "Found entity 1: ShiftRegister11" {  } { { "ShiftReg11.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/ShiftReg11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103499 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" SignalMux.sv(12) " "Verilog HDL syntax error at SignalMux.sv(12) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SignalMux.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/SignalMux.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543596103504 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" SignalMux.sv(15) " "Verilog HDL syntax error at SignalMux.sv(15) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SignalMux.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/SignalMux.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543596103504 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" SignalMux.sv(18) " "Verilog HDL syntax error at SignalMux.sv(18) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SignalMux.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/SignalMux.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543596103504 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SignalMux SignalMux.sv(1) " "Ignored design unit \"SignalMux\" at SignalMux.sv(1) due to previous errors" {  } { { "SignalMux.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/SignalMux.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543596103505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalmux.sv 0 0 " "Found 0 design units, including 0 entities, in source file signalmux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA_Interface.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/VGA_Interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Top " "Found entity 1: VGA_Top" {  } { { "VGA_Top_level.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/VGA_Top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103518 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" PS2_Decoder.sv(68) " "Verilog HDL syntax error at PS2_Decoder.sv(68) near text: \";\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "PS2_Decoder.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/PS2_Decoder.sv" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543596103524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_decoder.sv 0 0 " "Found 0 design units, including 0 entities, in source file ps2_decoder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_Decoder " "Found entity 1: NES_Decoder" {  } { { "NES_Decoder.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/NES_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_Decoder " "Found entity 1: IR_Decoder" {  } { { "IR_Decoder.sv" "" { Text "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/IR_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543596103536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/output_files/VGA_Top_level.map.smsg " "Generated suppressed messages file C:/Projects/ECE 271/ECE-271-Fall-2018-Final-Project/output_files/VGA_Top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103570 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543596103694 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 30 08:41:43 2018 " "Processing ended: Fri Nov 30 08:41:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543596103694 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543596103694 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543596103694 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543596103694 ""}
