
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03X+7t
Install: /eda/synpro/fpga/R-2021.03X
OS: Ubuntu 20.04.4 LTS
Hostname: OMEN
max virtual memory: unlimited (bytes)
max user processes: 31123
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Wed Jul 13 15:35:25 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/constraints/synplify_constraints.sdc"
                         "/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_2D_noc_ref_design_RD22/ac7t1500/src/constraints/synplify_constraints.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start        Requested     Requested     Clock        Clock             Clock
Level     Clock        Frequency     Period        Type         Group             Load 
---------------------------------------------------------------------------------------
0 -       send_clk     500.0 MHz     2.000         declared     group_44_40_1     3900 
                                                                                       
0 -       reg_clk      200.0 MHz     5.000         declared     group_44_40_3     1812 
                                                                                       
0 -       chk_clk      499.0 MHz     2.004         declared     group_44_40_2     1569 
=======================================================================================


Clock Load Summary
******************

             Clock     Source               Clock Pin                      Non-clock Pin     Non-clock Pin
Clock        Load      Pin                  Seq Example                    Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------
send_clk     3900      i_send_clk(port)     x_sync_start_axi.clk           -                 -            
                                                                                                          
reg_clk      1812      i_reg_clk(port)      num_transactions_d[31:0].C     -                 -            
                                                                                                          
chk_clk      1569      i_chk_clk(port)      x_sync_start_h_chk.clk         -                 -            
==========================================================================================================
