\doxysubsubsection{STM32\+WLxx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}
\hypertarget{group__STM32WLxx__System__Exported__Functions}{}\label{group__STM32WLxx__System__Exported__Functions}\index{STM32WLxx\_System\_Exported\_Functions@{STM32WLxx\_System\_Exported\_Functions}}
\doxysubsubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__STM32WLxx__System__Exported__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__STM32WLxx__System__Exported__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update}} (void)
\begin{DoxyCompactList}\small\item\em Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Function Documentation}
\Hypertarget{group__STM32WLxx__System__Exported__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}\label{group__STM32WLxx__System__Exported__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f} 
\index{STM32WLxx\_System\_Exported\_Functions@{STM32WLxx\_System\_Exported\_Functions}!SystemCoreClockUpdate@{SystemCoreClockUpdate}}
\index{SystemCoreClockUpdate@{SystemCoreClockUpdate}!STM32WLxx\_System\_Exported\_Functions@{STM32WLxx\_System\_Exported\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{SystemCoreClockUpdate()}{SystemCoreClockUpdate()}}
{\footnotesize\ttfamily void System\+Core\+Clock\+Update (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [extern]}}



Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. 

\begin{DoxyNote}{Note}
Each time the core clock (HCLK) changes, this function must be called to update System\+Core\+Clock variable value. Otherwise, any configuration based on this variable will be incorrect.

-\/ The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source\+:
\end{DoxyNote}

\begin{DoxyItemize}
\item If SYSCLK source is MSI, System\+Core\+Clock will contain the \doxylink{group__stm32WLxx__System__Private__Includes_ga90e2a73d7fe4a7425c6e31fef5ce7263}{MSI\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*})}
\item If SYSCLK source is HSI, System\+Core\+Clock will contain the \doxylink{group__stm32WLxx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*})}
\item If SYSCLK source is HSE, System\+Core\+Clock will contain the \doxylink{group__stm32WLxx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*})}
\item If SYSCLK source is PLL, System\+Core\+Clock will contain the \doxylink{group__stm32WLxx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*})} or \doxylink{group__stm32WLxx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*})} or \doxylink{group__stm32WLxx__System__Private__Includes_ga90e2a73d7fe4a7425c6e31fef5ce7263}{MSI\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*})} multiplied/divided by the PLL factors.
\end{DoxyItemize}

(\texorpdfstring{$\ast$}{*}) MSI\+\_\+\+VALUE is a constant defined in \doxylink{stm32wlxx__hal_8h}{stm32wlxx\+\_\+hal.\+h} file (default value 4 MHz) but the real value may vary depending on the variations in voltage and temperature.

(\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}) HSI\+\_\+\+VALUE is a constant defined in \doxylink{stm32wlxx__hal__conf_8h}{stm32wlxx\+\_\+hal\+\_\+conf.\+h} file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.

(\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}) HSE\+\_\+\+VALUE is a constant defined in \doxylink{stm32wlxx__hal__conf_8h}{stm32wlxx\+\_\+hal\+\_\+conf.\+h} file (default value 32 MHz), user has to ensure that HSE\+\_\+\+VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.


\begin{DoxyItemize}
\item The result of this function could be not correct when using fractional value for HSE crystal.
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{system__stm32wlxx_8c_source_l00266}{266}} of file \mbox{\hyperlink{system__stm32wlxx_8c_source}{system\+\_\+stm32wlxx.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00267\ \{}
\DoxyCodeLine{00268\ \ \ uint32\_t\ tmp,\ msirange,\ pllvco,\ pllr,\ pllsource\ ,\ pllm;}
\DoxyCodeLine{00269\ }
\DoxyCodeLine{00270\ \ \textcolor{comment}{/*\ Get\ MSI\ Range\ frequency-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00271\ }
\DoxyCodeLine{00272\ \ \ \ \textcolor{comment}{/*\ Get\ MSI\ Range\ frequency-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00273\ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}})\ ==\ 0U)}
\DoxyCodeLine{00274\ \ \ \ \{\ \textcolor{comment}{/*\ MSISRANGE\ from\ RCC\_CSR\ applies\ */}}
\DoxyCodeLine{00275\ \ \ \ \ \ msirange\ =\ (\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga054a1764497165e83c364efc148f42f0}{RCC\_CSR\_MSISRANGE}})\ >>\ 8U;}
\DoxyCodeLine{00276\ \ \ \ \}}
\DoxyCodeLine{00277\ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{00278\ \ \ \ \{\ \textcolor{comment}{/*\ MSIRANGE\ from\ RCC\_CR\ applies\ */}}
\DoxyCodeLine{00279\ \ \ \ \ \ msirange\ =\ (\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\_CR\_MSIRANGE}})\ >>\ 4U;}
\DoxyCodeLine{00280\ \ \ \ \}}
\DoxyCodeLine{00281\ \ \ \ \textcolor{comment}{/*MSI\ frequency\ range\ in\ HZ*/}}
\DoxyCodeLine{00282\ \ \ \ msirange\ =\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga97fd1cc016516302e2915d3154b980b5}{MSIRangeTable}}[msirange];}
\DoxyCodeLine{00283\ }
\DoxyCodeLine{00284\ }
\DoxyCodeLine{00285\ \ \ \textcolor{comment}{/*SystemCoreClock=HAL\_RCC\_GetSysClockFreq();*/}}
\DoxyCodeLine{00286\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00287\ \ \ \textcolor{keywordflow}{switch}\ (\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}})}
\DoxyCodeLine{00288\ \ \ \{}
\DoxyCodeLine{00289\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x00:\ \ \ \textcolor{comment}{/*\ MSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{00290\ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ msirange;}
\DoxyCodeLine{00291\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{00292\ }
\DoxyCodeLine{00293\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x04:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{00294\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{00295\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{00296\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{00297\ }
\DoxyCodeLine{00298\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x08:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{00299\ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{00300\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{00301\ }
\DoxyCodeLine{00302\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0C:\ \textcolor{comment}{/*\ PLL\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{00303\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ or\ MSI\_VALUE/\ PLLM)\ *\ PLLN}}
\DoxyCodeLine{00304\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLLR}}
\DoxyCodeLine{00305\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00306\ \ \ \ \ \ \ pllsource\ =\ (\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}});}
\DoxyCodeLine{00307\ \ \ \ \ \ \ pllm\ =\ ((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\_PLLCFGR\_PLLM\_Pos}})\ +\ 1UL\ ;}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00309\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (pllsource)}
\DoxyCodeLine{00310\ \ \ \ \ \ \ \{}
\DoxyCodeLine{00311\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x02:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{00312\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ (\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ pllm);}
\DoxyCodeLine{00313\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{00314\ }
\DoxyCodeLine{00315\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x03:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{00316\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ (\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ pllm);}
\DoxyCodeLine{00317\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{00318\ }
\DoxyCodeLine{00319\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:\ \ \ \ \textcolor{comment}{/*\ MSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{00320\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ (msirange\ /\ pllm);}
\DoxyCodeLine{00321\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{00322\ \ \ \ \ \ \ \}}
\DoxyCodeLine{00323\ }
\DoxyCodeLine{00324\ \ \ \ \ \ \ pllvco\ =\ pllvco\ *\ ((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}});}
\DoxyCodeLine{00325\ \ \ \ \ \ \ pllr\ =\ (((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\_PLLCFGR\_PLLR\_Pos}})\ +\ 1UL);}
\DoxyCodeLine{00326\ }
\DoxyCodeLine{00327\ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ pllvco/pllr;}
\DoxyCodeLine{00328\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{00329\ }
\DoxyCodeLine{00330\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{00331\ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ msirange;}
\DoxyCodeLine{00332\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{00333\ \ \ \}}
\DoxyCodeLine{00334\ }
\DoxyCodeLine{00335\ \ \ \textcolor{comment}{/*\ Compute\ HCLK\ clock\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ \&\&\ \ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{00337\ \ \ \textcolor{comment}{/*\ Get\ HCLK2\ prescaler\ */}}
\DoxyCodeLine{00338\ \ \ tmp\ =\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga094c87a4ec51afe55595514d0b40e6fa}{AHBPrescTable}}[((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>EXTCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab185561cca7116d708122dc099de224}{RCC\_EXTCFGR\_C2HPRE}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{RCC\_EXTCFGR\_C2HPRE\_Pos}})];}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00340\ \ \ \textcolor{comment}{/*\ Get\ HCLK1\ prescaler\ */}}
\DoxyCodeLine{00341\ \ \ tmp\ =\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga094c87a4ec51afe55595514d0b40e6fa}{AHBPrescTable}}[((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\_CFGR\_HPRE\_Pos}})];}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00343\ }
\DoxyCodeLine{00344\ \ \ \textcolor{comment}{/*\ Core\ clock\ frequency\ */}}
\DoxyCodeLine{00345\ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ /\ tmp;}
\DoxyCodeLine{00346\ \}}

\end{DoxyCode}
\Hypertarget{group__STM32WLxx__System__Exported__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}\label{group__STM32WLxx__System__Exported__Functions_ga93f514700ccf00d08dbdcff7f1224eb2} 
\index{STM32WLxx\_System\_Exported\_Functions@{STM32WLxx\_System\_Exported\_Functions}!SystemInit@{SystemInit}}
\index{SystemInit@{SystemInit}!STM32WLxx\_System\_Exported\_Functions@{STM32WLxx\_System\_Exported\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{SystemInit()}{SystemInit()}}
{\footnotesize\ttfamily void System\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [extern]}}



Setup the microcontroller system. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{system__stm32wlxx_8c_source_l00211}{211}} of file \mbox{\hyperlink{system__stm32wlxx_8c_source}{system\+\_\+stm32wlxx.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00212\ \{}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#if\ defined(USER\_VECT\_TAB\_ADDRESS)}}
\DoxyCodeLine{00214\ \ \ \textcolor{comment}{/*\ Configure\ the\ Vector\ Table\ location\ add\ offset\ address\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00215\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR\ =\ VECT\_TAB\_BASE\_ADDRESS\ |\ VECT\_TAB\_OFFSET;}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00217\ }
\DoxyCodeLine{00218\ \ \ \textcolor{comment}{/*\ FPU\ settings\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#if\ (\_\_FPU\_PRESENT\ ==\ 1)\ \&\&\ (\_\_FPU\_USED\ ==\ 1)}}
\DoxyCodeLine{00220\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CPACR\ |=\ ((3UL\ <<\ (10UL*2UL))|(3UL\ <<\ (11UL*2UL)));\ \ \textcolor{comment}{/*\ set\ CP10\ and\ CP11\ Full\ Access\ */}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00222\ \}}

\end{DoxyCode}
