# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do PWM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ove-a/Desktop/Verin/PWM/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:06 on Nov 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ove-a/Desktop/Verin/PWM/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity PWM
# -- Compiling architecture Behavioral of PWM
# End time: 10:34:06 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ove-a/Desktop/Verin/PWM/counter_8bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:06 on Nov 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ove-a/Desktop/Verin/PWM/counter_8bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter_8bits
# -- Compiling architecture Behavioral of counter_8bits
# End time: 10:34:06 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ove-a/Desktop/Verin/PWM/Comparator_sup_8bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:06 on Nov 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ove-a/Desktop/Verin/PWM/Comparator_sup_8bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Comparator_sup_8bits
# -- Compiling architecture Behavioral of Comparator_sup_8bits
# End time: 10:34:06 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ove-a/Desktop/Verin/PWM/Comparator_inf_8bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:06 on Nov 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ove-a/Desktop/Verin/PWM/Comparator_inf_8bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Comparator_inf_8bits
# -- Compiling architecture Behavioral of Comparator_inf_8bits
# End time: 10:34:06 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:06 on Nov 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PWM_vhd_tst
# -- Compiling architecture PWM_arch of PWM_vhd_tst
# ** Error: C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd(40): (vcom-1294) Declaration with designator "PWM" already exists in this region.
# ** =====> Prior declaration of "pwm" is at C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd(36).
# ** Error: C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd(53): ** Error: (vcom-1590) Bad expression in actual part of association element 'PWM'.
# ** Error: C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd(53): (vcom-1454) Formal "pwm" of mode BUFFER cannot be associated with an expression.
# ** Warning: C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd(78): VHDL Compiler exiting
# End time: 10:34:06 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 2
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./PWM_run_msim_rtl_vhdl.do line 13
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/ove-a/Desktop/Verin/PWM/simulation/modelsim/tb_PWM.vhd}"
