# Verik Guide
## Annotations

### Context

#### Synthesis Context

##### `@Synthesizable`

- Restricted subset of Kotlin corresponding to synthesizable Verilog

##### `@Simulatable`

- Restricted subset of Kotlin corresponding to simulatable Verilog

#### Transpilation Context

##### `@Virtual`

- Component is expected at simulation time so sources are not transpiled 
- Used with `@Synthesizable` and `@Simulatable` annotations

### Components

#### `@Module`

#### `@Interface`

#### `@Port`

#### `@Object`

#### `@Type`

### IO

#### `@In`

#### `@Out`

### Net Type

#### `@Wire`

#### `@Reg`

# Data Types

## Operations

## Classes

## Control Flow

Lorem ipsum

## Verik Commands

Lorem i-sum

