

================================================================
== Vivado HLS Report for 'incrust_finjeu'
================================================================
* Date:           Thu Jan 25 17:20:52 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        incrust_finjeu
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %s_axis_video_V_data_V), !map !45"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %s_axis_video_V_keep_V), !map !49"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %s_axis_video_V_strb_V), !map !53"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_user_V), !map !57"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_last_V), !map !61"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_id_V), !map !65"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_dest_V), !map !69"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %m_axis_video_V_data_V), !map !73"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_keep_V), !map !77"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_strb_V), !map !81"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !85"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !89"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !93"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !97"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !101"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !107"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !111"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @incrust_finjeu_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 24 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%vsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsize_in)"   --->   Operation 25 'read' 'vsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%hsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hsize_in)"   --->   Operation 26 'read' 'hsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [incrust_finjeu/incrustfinjeu.cpp:14]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %s_axis_video_V_data_V, i3* %s_axis_video_V_keep_V, i3* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [incrust_finjeu/incrustfinjeu.cpp:14]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [incrust_finjeu/incrustfinjeu.cpp:15]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [incrust_finjeu/incrustfinjeu.cpp:16]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp eq i32 %mode_read, 1" [incrust_finjeu/incrustfinjeu.cpp:27]   --->   Operation 31 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%cast = zext i32 %vsize_in_read to i64"   --->   Operation 32 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %hsize_in_read to i64"   --->   Operation 33 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 34 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %1" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.66>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln20, %.reset ]" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %0 ], [ %select_ln20_2, %.reset ]" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%pixel_1 = phi i32 [ 0, %0 ], [ %pixel_3, %.reset ]"   --->   Operation 38 'phi' 'pixel_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %0 ], [ %j, %.reset ]"   --->   Operation 39 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [incrust_finjeu/incrustfinjeu.cpp:22]   --->   Operation 40 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp ugt i31 %i_0, 439" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 41 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln29_1 = icmp ult i31 %i_0, 640" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 42 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%and_ln29 = and i1 %icmp_ln29, %icmp_ln29_1" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 43 'and' 'and_ln29' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %j_0 to i32" [incrust_finjeu/incrustfinjeu.cpp:23]   --->   Operation 44 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp slt i32 %zext_ln23, %hsize_in_read" [incrust_finjeu/incrustfinjeu.cpp:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.77ns)   --->   "%icmp_ln20 = icmp eq i64 %indvar_flatten, %bound" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 46 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln20 = add i64 %indvar_flatten, 1" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 47 'add' 'add_ln20' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %2, label %.reset" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.73ns)   --->   "%select_ln20 = select i1 %icmp_ln23, i31 %j_0, i31 0" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 49 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.52ns)   --->   "%add_ln20_1 = add i31 1, %i_0" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 50 'add' 'add_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln29_4 = icmp ugt i31 %add_ln20_1, 439" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 51 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln29_5 = icmp ult i31 %add_ln20_1, 640" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 52 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln20_1)   --->   "%and_ln29_4 = and i1 %icmp_ln29_4, %icmp_ln29_5" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 53 'and' 'and_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln20_1 = select i1 %icmp_ln23, i1 %and_ln29, i1 %and_ln29_4" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 54 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.73ns)   --->   "%select_ln20_2 = select i1 %icmp_ln23, i31 %i_0, i31 %add_ln20_1" [incrust_finjeu/incrustfinjeu.cpp:20]   --->   Operation 55 'select' 'select_ln20_2' <Predicate = (!icmp_ln20)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %s_axis_video_V_data_V, i3* %s_axis_video_V_keep_V, i3* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V)" [incrust_finjeu/incrustfinjeu.cpp:25]   --->   Operation 56 'read' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 1" [incrust_finjeu/incrustfinjeu.cpp:25]   --->   Operation 57 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 2" [incrust_finjeu/incrustfinjeu.cpp:25]   --->   Operation 58 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3" [incrust_finjeu/incrustfinjeu.cpp:25]   --->   Operation 59 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4" [incrust_finjeu/incrustfinjeu.cpp:25]   --->   Operation 60 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 5" [incrust_finjeu/incrustfinjeu.cpp:25]   --->   Operation 61 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 6" [incrust_finjeu/incrustfinjeu.cpp:25]   --->   Operation 62 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln29_2 = icmp ugt i31 %select_ln20, 759" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 63 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln29_3 = icmp ult i31 %select_ln20, 1160" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 64 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %pixel_1 to i64" [incrust_finjeu/incrustfinjeu.cpp:30]   --->   Operation 65 'sext' 'sext_ln30' <Predicate = (!icmp_ln20 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mat_V_addr = getelementptr [80000 x i1]* @mat_V, i64 0, i64 %sext_ln30" [incrust_finjeu/incrustfinjeu.cpp:30]   --->   Operation 66 'getelementptr' 'mat_V_addr' <Predicate = (!icmp_ln20 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%video_data_V_1 = load i1* %mat_V_addr, align 1" [incrust_finjeu/incrustfinjeu.cpp:30]   --->   Operation 67 'load' 'video_data_V_1' <Predicate = (!icmp_ln20 & icmp_ln27)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 80000> <ROM>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%pixel = add nsw i32 1, %pixel_1" [incrust_finjeu/incrustfinjeu.cpp:31]   --->   Operation 68 'add' 'pixel' <Predicate = (!icmp_ln20 & icmp_ln27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_1 = and i1 %icmp_ln29_2, %icmp_ln27" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 69 'and' 'and_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %and_ln29_1, %icmp_ln29_3" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 70 'and' 'and_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %select_ln20_1" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 71 'and' 'and_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node pixel_3)   --->   "%pixel_2 = select i1 %and_ln29_3, i32 %pixel, i32 %pixel_1" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 72 'select' 'pixel_2' <Predicate = (!icmp_ln20 & icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.69ns) (out node of the LUT)   --->   "%pixel_3 = select i1 %icmp_ln27, i32 %pixel_2, i32 %pixel_1" [incrust_finjeu/incrustfinjeu.cpp:27]   --->   Operation 73 'select' 'pixel_3' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.52ns)   --->   "%j = add i31 1, %select_ln20" [incrust_finjeu/incrustfinjeu.cpp:23]   --->   Operation 74 'add' 'j' <Predicate = (!icmp_ln20)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node video_data_V)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0" [incrust_finjeu/incrustfinjeu.cpp:25]   --->   Operation 75 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln20 & !icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%video_data_V_1 = load i1* %mat_V_addr, align 1" [incrust_finjeu/incrustfinjeu.cpp:30]   --->   Operation 76 'load' 'video_data_V_1' <Predicate = (!icmp_ln20 & icmp_ln27)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 80000> <ROM>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node video_data_V)   --->   "%video_data_V_2 = and i1 %and_ln29_3, %video_data_V_1" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 77 'and' 'video_data_V_2' <Predicate = (!icmp_ln20 & icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node video_data_V)   --->   "%select_ln29 = select i1 %video_data_V_2, i24 -1, i24 0" [incrust_finjeu/incrustfinjeu.cpp:29]   --->   Operation 78 'select' 'select_ln29' <Predicate = (!icmp_ln20 & icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.99ns) (out node of the LUT)   --->   "%video_data_V = select i1 %icmp_ln27, i24 %select_ln29, i24 %tmp_data_V_1" [incrust_finjeu/incrustfinjeu.cpp:27]   --->   Operation 79 'select' 'video_data_V' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %video_data_V, i3 %tmp_keep_V, i3 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [incrust_finjeu/incrustfinjeu.cpp:39]   --->   Operation 80 'write' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [incrust_finjeu/incrustfinjeu.cpp:22]   --->   Operation 81 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [incrust_finjeu/incrustfinjeu.cpp:22]   --->   Operation 82 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %video_data_V, i3 %tmp_keep_V, i3 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [incrust_finjeu/incrustfinjeu.cpp:39]   --->   Operation 83 'write' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %1" [incrust_finjeu/incrustfinjeu.cpp:23]   --->   Operation 84 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [incrust_finjeu/incrustfinjeu.cpp:46]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
spectopmodule_ln0  (spectopmodule) [ 000000]
mode_read          (read         ) [ 000000]
vsize_in_read      (read         ) [ 000000]
hsize_in_read      (read         ) [ 001110]
specinterface_ln14 (specinterface) [ 000000]
specinterface_ln14 (specinterface) [ 000000]
specinterface_ln15 (specinterface) [ 000000]
specinterface_ln16 (specinterface) [ 000000]
icmp_ln27          (icmp         ) [ 001110]
cast               (zext         ) [ 000000]
cast1              (zext         ) [ 000000]
bound              (mul          ) [ 001110]
br_ln20            (br           ) [ 011110]
indvar_flatten     (phi          ) [ 001000]
i_0                (phi          ) [ 001000]
pixel_1            (phi          ) [ 001000]
j_0                (phi          ) [ 001000]
specpipeline_ln22  (specpipeline ) [ 000000]
icmp_ln29          (icmp         ) [ 000000]
icmp_ln29_1        (icmp         ) [ 000000]
and_ln29           (and          ) [ 000000]
zext_ln23          (zext         ) [ 000000]
icmp_ln23          (icmp         ) [ 000000]
icmp_ln20          (icmp         ) [ 001110]
add_ln20           (add          ) [ 011110]
br_ln20            (br           ) [ 000000]
select_ln20        (select       ) [ 000000]
add_ln20_1         (add          ) [ 000000]
icmp_ln29_4        (icmp         ) [ 000000]
icmp_ln29_5        (icmp         ) [ 000000]
and_ln29_4         (and          ) [ 000000]
select_ln20_1      (select       ) [ 000000]
select_ln20_2      (select       ) [ 011110]
empty              (read         ) [ 001100]
tmp_keep_V         (extractvalue ) [ 001110]
tmp_strb_V         (extractvalue ) [ 001110]
tmp_user_V         (extractvalue ) [ 001110]
tmp_last_V         (extractvalue ) [ 001110]
tmp_id_V           (extractvalue ) [ 001110]
tmp_dest_V         (extractvalue ) [ 001110]
icmp_ln29_2        (icmp         ) [ 000000]
icmp_ln29_3        (icmp         ) [ 000000]
sext_ln30          (sext         ) [ 000000]
mat_V_addr         (getelementptr) [ 001100]
pixel              (add          ) [ 000000]
and_ln29_1         (and          ) [ 000000]
and_ln29_2         (and          ) [ 000000]
and_ln29_3         (and          ) [ 001100]
pixel_2            (select       ) [ 000000]
pixel_3            (select       ) [ 011110]
j                  (add          ) [ 011110]
tmp_data_V_1       (extractvalue ) [ 000000]
video_data_V_1     (load         ) [ 000000]
video_data_V_2     (and          ) [ 000000]
select_ln29        (select       ) [ 000000]
video_data_V       (select       ) [ 001010]
specpipeline_ln22  (specpipeline ) [ 000000]
specpipeline_ln22  (specpipeline ) [ 000000]
write_ln39         (write        ) [ 000000]
br_ln23            (br           ) [ 011110]
ret_ln46           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="hsize_in">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hsize_in"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vsize_in">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsize_in"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mode">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mat_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="incrust_finjeu_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="mode_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="vsize_in_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsize_in_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="hsize_in_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hsize_in_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="34" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="0" index="3" bw="3" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="0" index="3" bw="3" slack="0"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="1" slack="0"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="1" slack="0"/>
<pin id="135" dir="0" index="8" bw="24" slack="0"/>
<pin id="136" dir="0" index="9" bw="3" slack="1"/>
<pin id="137" dir="0" index="10" bw="3" slack="1"/>
<pin id="138" dir="0" index="11" bw="1" slack="1"/>
<pin id="139" dir="0" index="12" bw="1" slack="1"/>
<pin id="140" dir="0" index="13" bw="1" slack="1"/>
<pin id="141" dir="0" index="14" bw="1" slack="1"/>
<pin id="142" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="mat_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_V_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="video_data_V_1/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="64" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="1"/>
<pin id="177" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="31" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="pixel_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixel_1 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="pixel_1_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_1/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="j_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="1"/>
<pin id="199" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="31" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln27_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="cast1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bound_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln29_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln29_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="and_ln29_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln23_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln23_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln20_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="1"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln20_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln20_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="31" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln20_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="31" slack="0"/>
<pin id="277" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln29_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_4/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln29_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="0"/>
<pin id="288" dir="0" index="1" bw="11" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_5/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="and_ln29_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_4/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln20_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln20_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="31" slack="0"/>
<pin id="309" dir="0" index="2" bw="31" slack="0"/>
<pin id="310" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_keep_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="34" slack="0"/>
<pin id="316" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_strb_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="34" slack="0"/>
<pin id="320" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_user_V_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="34" slack="0"/>
<pin id="324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_last_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="34" slack="0"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_id_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="34" slack="0"/>
<pin id="332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_dest_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="34" slack="0"/>
<pin id="336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln29_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln29_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="0"/>
<pin id="346" dir="0" index="1" bw="12" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln30_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="pixel_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="and_ln29_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="1"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="and_ln29_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln29_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="pixel_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixel_2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="pixel_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixel_3/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="j_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="31" slack="0"/>
<pin id="396" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_data_V_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="34" slack="1"/>
<pin id="401" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="video_data_V_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="video_data_V_2/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln29_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="video_data_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="2"/>
<pin id="417" dir="0" index="1" bw="24" slack="0"/>
<pin id="418" dir="0" index="2" bw="24" slack="0"/>
<pin id="419" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="video_data_V/3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="hsize_in_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hsize_in_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="icmp_ln27_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="435" class="1005" name="bound_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="440" class="1005" name="icmp_ln20_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln20_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="449" class="1005" name="select_ln20_2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="31" slack="0"/>
<pin id="451" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20_2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="empty_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="34" slack="1"/>
<pin id="456" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_keep_V_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="1"/>
<pin id="461" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_strb_V_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_user_V_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_last_V_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_id_V_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_dest_V_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="489" class="1005" name="mat_V_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="17" slack="1"/>
<pin id="491" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mat_V_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="and_ln29_3_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29_3 "/>
</bind>
</comp>

<comp id="499" class="1005" name="pixel_3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pixel_3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="j_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="31" slack="0"/>
<pin id="506" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="509" class="1005" name="video_data_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="24" slack="1"/>
<pin id="511" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="video_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="78" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="143"><net_src comp="88" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="90" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="96" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="102" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="179" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="179" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="228" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="201" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="168" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="168" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="250" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="201" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="76" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="179" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="274" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="280" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="250" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="240" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="292" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="250" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="179" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="274" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="108" pin="8"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="108" pin="8"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="108" pin="8"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="108" pin="8"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="108" pin="8"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="108" pin="8"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="266" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="266" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="190" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="190" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="338" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="344" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="298" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="355" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="190" pin="4"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="378" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="190" pin="4"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="76" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="266" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="158" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="84" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="86" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="407" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="399" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="3"/><net_sink comp="126" pin=8"/></net>

<net id="426"><net_src comp="102" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="431"><net_src comp="208" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="438"><net_src comp="222" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="443"><net_src comp="255" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="260" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="452"><net_src comp="306" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="457"><net_src comp="108" pin="8"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="462"><net_src comp="314" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="126" pin=9"/></net>

<net id="467"><net_src comp="318" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="126" pin=10"/></net>

<net id="472"><net_src comp="322" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="126" pin=11"/></net>

<net id="477"><net_src comp="326" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="126" pin=12"/></net>

<net id="482"><net_src comp="330" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="126" pin=13"/></net>

<net id="487"><net_src comp="334" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="126" pin=14"/></net>

<net id="492"><net_src comp="151" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="497"><net_src comp="372" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="502"><net_src comp="386" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="507"><net_src comp="393" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="512"><net_src comp="415" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="126" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {4 }
	Port: m_axis_video_V_keep_V | {4 }
	Port: m_axis_video_V_strb_V | {4 }
	Port: m_axis_video_V_user_V | {4 }
	Port: m_axis_video_V_last_V | {4 }
	Port: m_axis_video_V_id_V | {4 }
	Port: m_axis_video_V_dest_V | {4 }
 - Input state : 
	Port: incrust_finjeu : s_axis_video_V_data_V | {2 }
	Port: incrust_finjeu : s_axis_video_V_keep_V | {2 }
	Port: incrust_finjeu : s_axis_video_V_strb_V | {2 }
	Port: incrust_finjeu : s_axis_video_V_user_V | {2 }
	Port: incrust_finjeu : s_axis_video_V_last_V | {2 }
	Port: incrust_finjeu : s_axis_video_V_id_V | {2 }
	Port: incrust_finjeu : s_axis_video_V_dest_V | {2 }
	Port: incrust_finjeu : hsize_in | {1 }
	Port: incrust_finjeu : vsize_in | {1 }
	Port: incrust_finjeu : mode | {1 }
	Port: incrust_finjeu : mat_V | {2 3 }
  - Chain level:
	State 1
		bound : 1
	State 2
		icmp_ln29 : 1
		icmp_ln29_1 : 1
		and_ln29 : 2
		zext_ln23 : 1
		icmp_ln23 : 2
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		select_ln20 : 3
		add_ln20_1 : 1
		icmp_ln29_4 : 2
		icmp_ln29_5 : 2
		and_ln29_4 : 3
		select_ln20_1 : 3
		select_ln20_2 : 3
		icmp_ln29_2 : 4
		icmp_ln29_3 : 4
		sext_ln30 : 1
		mat_V_addr : 2
		video_data_V_1 : 3
		pixel : 1
		and_ln29_1 : 5
		and_ln29_2 : 5
		and_ln29_3 : 5
		pixel_2 : 5
		pixel_3 : 6
		j : 4
	State 3
		video_data_V_2 : 1
		select_ln29 : 1
		video_data_V : 2
		write_ln39 : 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln20_fu_260      |    0    |    0    |    71   |
|    add   |     add_ln20_1_fu_274     |    0    |    0    |    38   |
|          |        pixel_fu_355       |    0    |    0    |    39   |
|          |          j_fu_393         |    0    |    0    |    38   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln27_fu_208     |    0    |    0    |    18   |
|          |      icmp_ln29_fu_228     |    0    |    0    |    18   |
|          |     icmp_ln29_1_fu_234    |    0    |    0    |    18   |
|          |      icmp_ln23_fu_250     |    0    |    0    |    18   |
|   icmp   |      icmp_ln20_fu_255     |    0    |    0    |    29   |
|          |     icmp_ln29_4_fu_280    |    0    |    0    |    18   |
|          |     icmp_ln29_5_fu_286    |    0    |    0    |    18   |
|          |     icmp_ln29_2_fu_338    |    0    |    0    |    18   |
|          |     icmp_ln29_3_fu_344    |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln20_fu_266    |    0    |    0    |    31   |
|          |    select_ln20_1_fu_298   |    0    |    0    |    2    |
|          |    select_ln20_2_fu_306   |    0    |    0    |    31   |
|  select  |       pixel_2_fu_378      |    0    |    0    |    32   |
|          |       pixel_3_fu_386      |    0    |    0    |    32   |
|          |     select_ln29_fu_407    |    0    |    0    |    2    |
|          |    video_data_V_fu_415    |    0    |    0    |    24   |
|----------|---------------------------|---------|---------|---------|
|    mul   |        bound_fu_222       |    4    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln29_fu_240      |    0    |    0    |    2    |
|          |     and_ln29_4_fu_292     |    0    |    0    |    2    |
|    and   |     and_ln29_1_fu_361     |    0    |    0    |    2    |
|          |     and_ln29_2_fu_366     |    0    |    0    |    2    |
|          |     and_ln29_3_fu_372     |    0    |    0    |    2    |
|          |   video_data_V_2_fu_402   |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |    mode_read_read_fu_90   |    0    |    0    |    0    |
|   read   |  vsize_in_read_read_fu_96 |    0    |    0    |    0    |
|          | hsize_in_read_read_fu_102 |    0    |    0    |    0    |
|          |     empty_read_fu_108     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_126     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        cast_fu_214        |    0    |    0    |    0    |
|   zext   |        cast1_fu_218       |    0    |    0    |    0    |
|          |      zext_ln23_fu_246     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_keep_V_fu_314     |    0    |    0    |    0    |
|          |     tmp_strb_V_fu_318     |    0    |    0    |    0    |
|          |     tmp_user_V_fu_322     |    0    |    0    |    0    |
|extractvalue|     tmp_last_V_fu_326     |    0    |    0    |    0    |
|          |      tmp_id_V_fu_330      |    0    |    0    |    0    |
|          |     tmp_dest_V_fu_334     |    0    |    0    |    0    |
|          |    tmp_data_V_1_fu_399    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      sext_ln30_fu_350     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |    0    |   545   |
|----------|---------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|mat_V|    8   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    8   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln20_reg_444   |   64   |
|  and_ln29_3_reg_494  |    1   |
|     bound_reg_435    |   64   |
|     empty_reg_454    |   34   |
| hsize_in_read_reg_423|   32   |
|      i_0_reg_175     |   31   |
|   icmp_ln20_reg_440  |    1   |
|   icmp_ln27_reg_428  |    1   |
|indvar_flatten_reg_164|   64   |
|      j_0_reg_197     |   31   |
|       j_reg_504      |   31   |
|  mat_V_addr_reg_489  |   17   |
|    pixel_1_reg_186   |   32   |
|    pixel_3_reg_499   |   32   |
| select_ln20_2_reg_449|   31   |
|  tmp_dest_V_reg_484  |    1   |
|   tmp_id_V_reg_479   |    1   |
|  tmp_keep_V_reg_459  |    3   |
|  tmp_last_V_reg_474  |    1   |
|  tmp_strb_V_reg_464  |    3   |
|  tmp_user_V_reg_469  |    1   |
| video_data_V_reg_509 |   24   |
+----------------------+--------+
|         Total        |   500  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_126 |  p8  |   2  |  24  |   48   ||    9    |
| grp_access_fu_158 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   545  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   500  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    4   |    3   |   500  |   563  |
+-----------+--------+--------+--------+--------+--------+
