// Seed: 2954667294
module module_0 ();
  id_1(
      1, -1
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 'd0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2#(
      .id_3(-1),
      .id_4(1'h0)
  ) = id_3;
  wor id_5 = 1;
  assign id_4 = 1'b0;
  tri0 id_6;
  module_0 modCall_1 ();
  id_7(
      1
  );
  assign id_6 = id_4 - 1;
endmodule
