<stg><name>symbol_to_pixl</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:0 %sym_num_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sym_num_3_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:1 %DATA_LEN_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:14 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="0">
<![CDATA[
codeRepl:15 %call_ln0 = call void @symbol_to_pixl_Pipeline_VITIS_LOOP_27_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i32 %DATA_LEN_1_loc, i32 %sym_num_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="0">
<![CDATA[
codeRepl:15 %call_ln0 = call void @symbol_to_pixl_Pipeline_VITIS_LOOP_27_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i32 %DATA_LEN_1_loc, i32 %sym_num_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:18 %empty_11 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="14" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:16 %DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc_load"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:17 %sym_num_3_loc_load = load i32 %sym_num_3_loc

]]></Node>
<StgValue><ssdm name="sym_num_3_loc_load"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:19 %mul = mul i32 %DATA_LEN_1_loc_load, i32 %sym_num_3_loc_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:20 %sub = add i32 %mul, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:21 %empty_12 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="1" op_6_bw="32" op_7_bw="64" op_8_bw="8" op_9_bw="8" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:22 %call_ln0 = call void @symbol_to_pixl_Pipeline_VITIS_LOOP_53_2, i32 %mul, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i32 %sub, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="20" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="1" op_6_bw="32" op_7_bw="64" op_8_bw="8" op_9_bw="8" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:22 %call_ln0 = call void @symbol_to_pixl_Pipeline_VITIS_LOOP_53_2, i32 %mul, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i32 %sub, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="21" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="22" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
codeRepl:23 %ret_ln69 = ret

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="data_in_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</port>
<port id="41" name="data_in_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</port>
<port id="42" name="data_in_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</port>
<port id="43" name="data_in_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</port>
<port id="44" name="data_out_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</port>
<port id="45" name="data_out_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</port>
<port id="46" name="data_out_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</port>
<port id="47" name="data_out_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="sym_num_3_loc" fromId="48" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_48" to="DATA_LEN_1_loc" fromId="48" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_Wait" to="empty" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="symbol_to_pixl_Pipeline_VITIS_LOOP_27_1" to="call_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="data_in_V_data_V" to="call_ln0" fromId="40" toId="11">
</dataflow>
<dataflow id="56" from="data_in_V_keep_V" to="call_ln0" fromId="41" toId="11">
</dataflow>
<dataflow id="57" from="data_in_V_strb_V" to="call_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="58" from="data_in_V_last_V" to="call_ln0" fromId="43" toId="11">
</dataflow>
<dataflow id="59" from="data_out_V_data_V" to="call_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="60" from="data_out_V_keep_V" to="call_ln0" fromId="45" toId="11">
</dataflow>
<dataflow id="61" from="data_out_V_strb_V" to="call_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="62" from="data_out_V_last_V" to="call_ln0" fromId="47" toId="11">
</dataflow>
<dataflow id="63" from="DATA_LEN_1_loc" to="call_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="64" from="sym_num_3_loc" to="call_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="65" from="symbol_to_pixl_Pipeline_VITIS_LOOP_27_1" to="call_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="66" from="data_in_V_data_V" to="call_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="67" from="data_in_V_keep_V" to="call_ln0" fromId="41" toId="12">
</dataflow>
<dataflow id="68" from="data_in_V_strb_V" to="call_ln0" fromId="42" toId="12">
</dataflow>
<dataflow id="69" from="data_in_V_last_V" to="call_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="70" from="data_out_V_data_V" to="call_ln0" fromId="44" toId="12">
</dataflow>
<dataflow id="71" from="data_out_V_keep_V" to="call_ln0" fromId="45" toId="12">
</dataflow>
<dataflow id="72" from="data_out_V_strb_V" to="call_ln0" fromId="46" toId="12">
</dataflow>
<dataflow id="73" from="data_out_V_last_V" to="call_ln0" fromId="47" toId="12">
</dataflow>
<dataflow id="74" from="DATA_LEN_1_loc" to="call_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="75" from="sym_num_3_loc" to="call_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="76" from="_ssdm_op_Wait" to="empty_11" fromId="51" toId="13">
</dataflow>
<dataflow id="77" from="DATA_LEN_1_loc" to="DATA_LEN_1_loc_load" fromId="9" toId="14">
</dataflow>
<dataflow id="78" from="sym_num_3_loc" to="sym_num_3_loc_load" fromId="8" toId="15">
</dataflow>
<dataflow id="79" from="DATA_LEN_1_loc_load" to="mul" fromId="14" toId="16">
</dataflow>
<dataflow id="80" from="sym_num_3_loc_load" to="mul" fromId="15" toId="16">
</dataflow>
<dataflow id="81" from="mul" to="sub" fromId="16" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_82" to="sub" fromId="82" toId="17">
</dataflow>
<dataflow id="84" from="_ssdm_op_Wait" to="empty_12" fromId="51" toId="18">
</dataflow>
<dataflow id="86" from="symbol_to_pixl_Pipeline_VITIS_LOOP_53_2" to="call_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="87" from="mul" to="call_ln0" fromId="16" toId="19">
</dataflow>
<dataflow id="88" from="data_in_V_data_V" to="call_ln0" fromId="40" toId="19">
</dataflow>
<dataflow id="89" from="data_in_V_keep_V" to="call_ln0" fromId="41" toId="19">
</dataflow>
<dataflow id="90" from="data_in_V_strb_V" to="call_ln0" fromId="42" toId="19">
</dataflow>
<dataflow id="91" from="data_in_V_last_V" to="call_ln0" fromId="43" toId="19">
</dataflow>
<dataflow id="92" from="sub" to="call_ln0" fromId="17" toId="19">
</dataflow>
<dataflow id="93" from="data_out_V_data_V" to="call_ln0" fromId="44" toId="19">
</dataflow>
<dataflow id="94" from="data_out_V_keep_V" to="call_ln0" fromId="45" toId="19">
</dataflow>
<dataflow id="95" from="data_out_V_strb_V" to="call_ln0" fromId="46" toId="19">
</dataflow>
<dataflow id="96" from="data_out_V_last_V" to="call_ln0" fromId="47" toId="19">
</dataflow>
<dataflow id="97" from="symbol_to_pixl_Pipeline_VITIS_LOOP_53_2" to="call_ln0" fromId="85" toId="20">
</dataflow>
<dataflow id="98" from="mul" to="call_ln0" fromId="16" toId="20">
</dataflow>
<dataflow id="99" from="data_in_V_data_V" to="call_ln0" fromId="40" toId="20">
</dataflow>
<dataflow id="100" from="data_in_V_keep_V" to="call_ln0" fromId="41" toId="20">
</dataflow>
<dataflow id="101" from="data_in_V_strb_V" to="call_ln0" fromId="42" toId="20">
</dataflow>
<dataflow id="102" from="data_in_V_last_V" to="call_ln0" fromId="43" toId="20">
</dataflow>
<dataflow id="103" from="sub" to="call_ln0" fromId="17" toId="20">
</dataflow>
<dataflow id="104" from="data_out_V_data_V" to="call_ln0" fromId="44" toId="20">
</dataflow>
<dataflow id="105" from="data_out_V_keep_V" to="call_ln0" fromId="45" toId="20">
</dataflow>
<dataflow id="106" from="data_out_V_strb_V" to="call_ln0" fromId="46" toId="20">
</dataflow>
<dataflow id="107" from="data_out_V_last_V" to="call_ln0" fromId="47" toId="20">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="108" toId="21">
</dataflow>
<dataflow id="111" from="empty_2" to="spectopmodule_ln0" fromId="110" toId="21">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="117" from="empty_3" to="specinterface_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="121" from="empty_1" to="specinterface_ln0" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="124" from="empty_1" to="specinterface_ln0" fromId="120" toId="22">
</dataflow>
<dataflow id="125" from="empty_1" to="specinterface_ln0" fromId="120" toId="22">
</dataflow>
<dataflow id="126" from="empty_1" to="specinterface_ln0" fromId="120" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="131" from="empty_1" to="specinterface_ln0" fromId="120" toId="22">
</dataflow>
<dataflow id="132" from="empty_1" to="specinterface_ln0" fromId="120" toId="22">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="134" from="data_in_V_data_V" to="specinterface_ln0" fromId="40" toId="23">
</dataflow>
<dataflow id="135" from="data_in_V_keep_V" to="specinterface_ln0" fromId="41" toId="23">
</dataflow>
<dataflow id="136" from="data_in_V_strb_V" to="specinterface_ln0" fromId="42" toId="23">
</dataflow>
<dataflow id="137" from="data_in_V_last_V" to="specinterface_ln0" fromId="43" toId="23">
</dataflow>
<dataflow id="139" from="empty" to="specinterface_ln0" fromId="138" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="23">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="143" toId="23">
</dataflow>
<dataflow id="145" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="146" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="147" from="empty_1" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="148" from="empty_1" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="149" from="empty_1" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="151" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="153" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="154" from="empty_1" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="155" from="empty_1" to="specinterface_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="156" toId="24">
</dataflow>
<dataflow id="158" from="data_in_V_data_V" to="specbitsmap_ln0" fromId="40" toId="24">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="156" toId="25">
</dataflow>
<dataflow id="160" from="data_in_V_keep_V" to="specbitsmap_ln0" fromId="41" toId="25">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="156" toId="26">
</dataflow>
<dataflow id="162" from="data_in_V_strb_V" to="specbitsmap_ln0" fromId="42" toId="26">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="156" toId="27">
</dataflow>
<dataflow id="164" from="data_in_V_last_V" to="specbitsmap_ln0" fromId="43" toId="27">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="28">
</dataflow>
<dataflow id="166" from="data_out_V_data_V" to="specinterface_ln0" fromId="44" toId="28">
</dataflow>
<dataflow id="167" from="data_out_V_keep_V" to="specinterface_ln0" fromId="45" toId="28">
</dataflow>
<dataflow id="168" from="data_out_V_strb_V" to="specinterface_ln0" fromId="46" toId="28">
</dataflow>
<dataflow id="169" from="data_out_V_last_V" to="specinterface_ln0" fromId="47" toId="28">
</dataflow>
<dataflow id="170" from="empty" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="171" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="28">
</dataflow>
<dataflow id="172" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="28">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="143" toId="28">
</dataflow>
<dataflow id="174" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="28">
</dataflow>
<dataflow id="175" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="28">
</dataflow>
<dataflow id="176" from="empty_1" to="specinterface_ln0" fromId="120" toId="28">
</dataflow>
<dataflow id="177" from="empty_1" to="specinterface_ln0" fromId="120" toId="28">
</dataflow>
<dataflow id="178" from="empty_1" to="specinterface_ln0" fromId="120" toId="28">
</dataflow>
<dataflow id="179" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="28">
</dataflow>
<dataflow id="180" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="28">
</dataflow>
<dataflow id="181" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="28">
</dataflow>
<dataflow id="182" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="28">
</dataflow>
<dataflow id="183" from="empty_1" to="specinterface_ln0" fromId="120" toId="28">
</dataflow>
<dataflow id="184" from="empty_1" to="specinterface_ln0" fromId="120" toId="28">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="156" toId="29">
</dataflow>
<dataflow id="186" from="data_out_V_data_V" to="specbitsmap_ln0" fromId="44" toId="29">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="156" toId="30">
</dataflow>
<dataflow id="188" from="data_out_V_keep_V" to="specbitsmap_ln0" fromId="45" toId="30">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="156" toId="31">
</dataflow>
<dataflow id="190" from="data_out_V_strb_V" to="specbitsmap_ln0" fromId="46" toId="31">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="156" toId="32">
</dataflow>
<dataflow id="192" from="data_out_V_last_V" to="specbitsmap_ln0" fromId="47" toId="32">
</dataflow>
</dataflows>


</stg>
