module `mname`  #(
  parameter DataWidth = 16
) (

  input  [DataWidth-1:0]        a,
  input  [DataWidth-1:0]        b,
  input                         c_in,

  output logic [DataWidth-1:0]  res,
  output logic                  c_out
);

  assign {c_out, res} = a + b + { {(DataWidth-1){1'b0}}, c_in};

endmodule

