<stg><name>sqrt_fixed<40, 18></name>


<trans_list>

<trans id="630" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1 %x_read = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="17" op_0_bw="17" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3 %trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i40.i32.i32, i40 %x_read, i32 22, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="21" op_0_bw="17">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4 %zext_ln708 = zext i17 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="22" op_0_bw="40">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5 %trunc_ln731 = trunc i40 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i40.i32.i32, i40 %x_read, i32 38, i32 39

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="2">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8 %sext_ln640 = sext i2 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln640"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9 %icmp_ln489 = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln489"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10 %add_ln248 = add i3 %sext_ln640, i3 7

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11 %p_Result_73 = partset i21 @llvm.part.set.i21.i3, i21 %zext_ln708, i3 %add_ln248, i32 16, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12 %x_l_I_V_93 = select i1 %icmp_ln489, i21 %zext_ln708, i21 %p_Result_73

]]></Node>
<StgValue><ssdm name="x_l_I_V_93"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13 %res_I_V_18 = select i1 %icmp_ln489, i9 0, i9 256

]]></Node>
<StgValue><ssdm name="res_I_V_18"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14 %p_Result_s_90 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %res_I_V_18, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_s_90"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15 %tmp_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %p_Result_s_90, i1 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16 %p_Result_5 = partselect i4 @_ssdm_op_PartSelect.i4.i21.i32.i32, i21 %x_l_I_V_93, i32 14, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="3">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17 %zext_ln489 = zext i3 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln489"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18 %icmp_ln489_1 = icmp_ult  i4 %p_Result_5, i4 %zext_ln489

]]></Node>
<StgValue><ssdm name="icmp_ln489_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19 %sub_ln248 = sub i4 %p_Result_5, i4 %zext_ln489

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20 %p_Result_74 = partset i21 @llvm.part.set.i21.i4, i21 %x_l_I_V_93, i4 %sub_ln248, i32 14, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21 %p_Result_75 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_18, i32 7, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22 %x_l_I_V_94 = select i1 %icmp_ln489_1, i21 %x_l_I_V_93, i21 %p_Result_74

]]></Node>
<StgValue><ssdm name="x_l_I_V_94"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23 %res_I_V_19 = select i1 %icmp_ln489_1, i9 %res_I_V_18, i9 %p_Result_75

]]></Node>
<StgValue><ssdm name="res_I_V_19"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24 %p_Result_8 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %res_I_V_19, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25 %tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %p_Result_8, i1 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26 %p_Result_9 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %x_l_I_V_94, i32 12, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="4">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27 %zext_ln489_1 = zext i4 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln489_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28 %icmp_ln489_2 = icmp_ult  i5 %p_Result_9, i5 %zext_ln489_1

]]></Node>
<StgValue><ssdm name="icmp_ln489_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29 %sub_ln248_1 = sub i5 %p_Result_9, i5 %zext_ln489_1

]]></Node>
<StgValue><ssdm name="sub_ln248_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30 %p_Result_76 = partset i21 @llvm.part.set.i21.i5, i21 %x_l_I_V_94, i5 %sub_ln248_1, i32 12, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31 %p_Result_77 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_19, i32 6, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32 %x_l_I_V_95 = select i1 %icmp_ln489_2, i21 %x_l_I_V_94, i21 %p_Result_76

]]></Node>
<StgValue><ssdm name="x_l_I_V_95"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33 %res_I_V_20 = select i1 %icmp_ln489_2, i9 %res_I_V_19, i9 %p_Result_77

]]></Node>
<StgValue><ssdm name="res_I_V_20"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34 %p_Result_7 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %res_I_V_20, i32 5, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35 %tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_Result_7, i1 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36 %p_Result_4 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %x_l_I_V_95, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="5">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37 %zext_ln489_2 = zext i5 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln489_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38 %icmp_ln489_3 = icmp_ult  i6 %p_Result_4, i6 %zext_ln489_2

]]></Node>
<StgValue><ssdm name="icmp_ln489_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39 %sub_ln248_2 = sub i6 %p_Result_4, i6 %zext_ln489_2

]]></Node>
<StgValue><ssdm name="sub_ln248_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="6" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40 %p_Result_78 = partset i21 @llvm.part.set.i21.i6, i21 %x_l_I_V_95, i6 %sub_ln248_2, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41 %p_Result_79 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_20, i32 5, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:42 %x_l_I_V_96 = select i1 %icmp_ln489_3, i21 %x_l_I_V_95, i21 %p_Result_78

]]></Node>
<StgValue><ssdm name="x_l_I_V_96"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:43 %res_I_V_21 = select i1 %icmp_ln489_3, i9 %res_I_V_20, i9 %p_Result_79

]]></Node>
<StgValue><ssdm name="res_I_V_21"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:44 %p_Result_10 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %res_I_V_21, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:45 %tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_Result_10, i1 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:46 %p_Result_11 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %x_l_I_V_96, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="6">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:47 %zext_ln489_3 = zext i6 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln489_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:48 %icmp_ln489_4 = icmp_ult  i7 %p_Result_11, i7 %zext_ln489_3

]]></Node>
<StgValue><ssdm name="icmp_ln489_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:49 %sub_ln248_3 = sub i7 %p_Result_11, i7 %zext_ln489_3

]]></Node>
<StgValue><ssdm name="sub_ln248_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="7" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50 %p_Result_80 = partset i21 @llvm.part.set.i21.i7, i21 %x_l_I_V_96, i7 %sub_ln248_3, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:51 %p_Result_81 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_21, i32 4, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52 %x_l_I_V_97 = select i1 %icmp_ln489_4, i21 %x_l_I_V_96, i21 %p_Result_80

]]></Node>
<StgValue><ssdm name="x_l_I_V_97"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:53 %res_I_V_22 = select i1 %icmp_ln489_4, i9 %res_I_V_21, i9 %p_Result_81

]]></Node>
<StgValue><ssdm name="res_I_V_22"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:54 %p_Result_13 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %res_I_V_22, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55 %tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_Result_13, i1 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:56 %p_Result_14 = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %x_l_I_V_97, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="7">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:57 %zext_ln489_4 = zext i7 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln489_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58 %icmp_ln489_5 = icmp_ult  i8 %p_Result_14, i8 %zext_ln489_4

]]></Node>
<StgValue><ssdm name="icmp_ln489_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59 %sub_ln248_4 = sub i8 %p_Result_14, i8 %zext_ln489_4

]]></Node>
<StgValue><ssdm name="sub_ln248_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:60 %p_Result_82 = partset i21 @llvm.part.set.i21.i8, i21 %x_l_I_V_97, i8 %sub_ln248_4, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:61 %p_Result_83 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_22, i32 3, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:62 %x_l_I_V_98 = select i1 %icmp_ln489_5, i21 %x_l_I_V_97, i21 %p_Result_82

]]></Node>
<StgValue><ssdm name="x_l_I_V_98"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:63 %res_I_V_23 = select i1 %icmp_ln489_5, i9 %res_I_V_22, i9 %p_Result_83

]]></Node>
<StgValue><ssdm name="res_I_V_23"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:64 %p_Result_16 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %res_I_V_23, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:65 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %p_Result_16, i1 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:66 %p_Result_17 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %x_l_I_V_98, i32 4, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:67 %zext_ln489_5 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln489_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:68 %icmp_ln489_6 = icmp_ult  i9 %p_Result_17, i9 %zext_ln489_5

]]></Node>
<StgValue><ssdm name="icmp_ln489_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:69 %sub_ln248_5 = sub i9 %p_Result_17, i9 %zext_ln489_5

]]></Node>
<StgValue><ssdm name="sub_ln248_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:70 %p_Result_84 = partset i21 @llvm.part.set.i21.i9, i21 %x_l_I_V_98, i9 %sub_ln248_5, i32 4, i32 12

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:71 %p_Result_85 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_23, i32 2, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72 %x_l_I_V_99 = select i1 %icmp_ln489_6, i21 %x_l_I_V_98, i21 %p_Result_84

]]></Node>
<StgValue><ssdm name="x_l_I_V_99"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:73 %res_I_V_24 = select i1 %icmp_ln489_6, i9 %res_I_V_23, i9 %p_Result_85

]]></Node>
<StgValue><ssdm name="res_I_V_24"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:74 %p_Result_19 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %res_I_V_24, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:75 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_Result_19, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:76 %p_Result_20 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %x_l_I_V_99, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:77 %zext_ln489_6 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln489_6"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:78 %icmp_ln489_7 = icmp_ult  i10 %p_Result_20, i10 %zext_ln489_6

]]></Node>
<StgValue><ssdm name="icmp_ln489_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:79 %sub_ln248_6 = sub i10 %p_Result_20, i10 %zext_ln489_6

]]></Node>
<StgValue><ssdm name="sub_ln248_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="10" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:80 %p_Result_86 = partset i21 @llvm.part.set.i21.i10, i21 %x_l_I_V_99, i10 %sub_ln248_6, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:81 %p_Result_87 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_24, i32 1, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:82 %x_l_I_V_100 = select i1 %icmp_ln489_7, i21 %x_l_I_V_99, i21 %p_Result_86

]]></Node>
<StgValue><ssdm name="x_l_I_V_100"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:83 %res_I_V = select i1 %icmp_ln489_7, i9 %res_I_V_24, i9 %p_Result_87

]]></Node>
<StgValue><ssdm name="res_I_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:84 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %res_I_V, i1 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:85 %trunc_ln640 = trunc i21 %x_l_I_V_100

]]></Node>
<StgValue><ssdm name="trunc_ln640"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:86 %zext_ln489_7 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln489_7"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:87 %icmp_ln489_8 = icmp_ult  i11 %trunc_ln640, i11 %zext_ln489_7

]]></Node>
<StgValue><ssdm name="icmp_ln489_8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:88 %sub_ln248_7 = sub i11 %trunc_ln640, i11 %zext_ln489_7

]]></Node>
<StgValue><ssdm name="sub_ln248_7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="21" op_0_bw="21" op_1_bw="21" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:89 %p_Result_88 = partset i21 @llvm.part.set.i21.i11, i21 %x_l_I_V_100, i11 %sub_ln248_7, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:90 %p_Result_89 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V, i32 0, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:91 %x_l_I_V_101 = select i1 %icmp_ln489_8, i21 %x_l_I_V_100, i21 %p_Result_88

]]></Node>
<StgValue><ssdm name="x_l_I_V_101"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:92 %res_I_V_25 = select i1 %icmp_ln489_8, i9 %res_I_V, i9 %p_Result_89

]]></Node>
<StgValue><ssdm name="res_I_V_25"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:93 %trunc_ln4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 0, i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:94 %zext_ln1494 = zext i19 %trunc_ln4

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:95 %icmp_ln318 = icmp_ne  i21 %x_l_I_V_101, i21 %zext_ln1494

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:96 %tmp_47 = partselect i2 @_ssdm_op_PartSelect.i2.i40.i32.i32, i40 %x_read, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:97 %icmp_ln318_1 = icmp_eq  i2 %tmp_47, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln318_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:99 %x_l_I_V_19 = add i21 %x_l_I_V_101, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_19"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:103 %icmp_ln1494 = icmp_ult  i21 %zext_ln1494, i21 %x_l_I_V_101

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:110 %trunc_ln104 = trunc i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:112 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %res_I_V_25, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:130 %trunc_ln104_1 = trunc i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln104_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:132 %tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %res_I_V_25, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:150 %trunc_ln104_2 = trunc i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln104_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:152 %tmp_20 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %res_I_V_25, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:170 %trunc_ln104_3 = trunc i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln104_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:172 %tmp_21 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %res_I_V_25, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:190 %trunc_ln104_4 = trunc i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln104_4"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:192 %tmp_22 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %res_I_V_25, i32 5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:210 %trunc_ln104_5 = trunc i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln104_5"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:212 %tmp_23 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %res_I_V_25, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:230 %trunc_ln104_6 = trunc i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln104_6"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:232 %tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %res_I_V_25, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:250 %trunc_ln104_7 = trunc i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="trunc_ln104_7"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:252 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %res_I_V_25, i32 8

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6 %x_l_FH_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln731, i1 0

]]></Node>
<StgValue><ssdm name="x_l_FH_V"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:98 %or_ln318 = or i1 %icmp_ln318, i1 %icmp_ln318_1

]]></Node>
<StgValue><ssdm name="or_ln318"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:100 %x_l_I_V_20 = select i1 %icmp_ln318_1, i21 %x_l_I_V_19, i21 %x_l_I_V_101

]]></Node>
<StgValue><ssdm name="x_l_I_V_20"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:101 %x_l_I_V_102 = sub i21 %x_l_I_V_20, i21 %zext_ln1494

]]></Node>
<StgValue><ssdm name="x_l_I_V_102"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:102 %x_l_FH_V_35 = add i23 %x_l_FH_V, i23 6291456

]]></Node>
<StgValue><ssdm name="x_l_FH_V_35"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:104 %xor_ln1494 = xor i1 %icmp_ln1494, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:105 %and_ln318_1 = and i1 %or_ln318, i1 %xor_ln1494

]]></Node>
<StgValue><ssdm name="and_ln318_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:106 %res_FH_V_45 = select i1 %and_ln318_1, i23 0, i23 4194304

]]></Node>
<StgValue><ssdm name="res_FH_V_45"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:107 %p_Val2_35 = select i1 %and_ln318_1, i23 %x_l_FH_V, i23 %x_l_FH_V_35

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:108 %x_l_I_V_103 = select i1 %and_ln318_1, i21 %x_l_I_V_101, i21 %x_l_I_V_102

]]></Node>
<StgValue><ssdm name="x_l_I_V_103"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:109 %p_Result_23 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_45, i32 21, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="2" op_3_bw="20">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:111 %mul_FH_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i20, i1 %trunc_ln104, i2 %p_Result_23, i20 524288

]]></Node>
<StgValue><ssdm name="mul_FH_V"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:113 %trunc_ln1494_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 0, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="trunc_ln1494_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:114 %zext_ln1494_1 = zext i19 %trunc_ln1494_1

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:115 %icmp_ln318_2 = icmp_ne  i21 %x_l_I_V_103, i21 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="icmp_ln318_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:116 %icmp_ln318_3 = icmp_ult  i23 %p_Val2_35, i23 %mul_FH_V

]]></Node>
<StgValue><ssdm name="icmp_ln318_3"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:117 %or_ln318_1 = or i1 %icmp_ln318_2, i1 %icmp_ln318_3

]]></Node>
<StgValue><ssdm name="or_ln318_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:118 %x_l_I_V = add i21 %x_l_I_V_103, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:119 %x_l_I_V_23 = select i1 %icmp_ln318_3, i21 %x_l_I_V, i21 %x_l_I_V_103

]]></Node>
<StgValue><ssdm name="x_l_I_V_23"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:120 %x_l_I_V_104 = sub i21 %x_l_I_V_23, i21 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="x_l_I_V_104"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:121 %x_l_FH_V_36 = sub i23 %p_Val2_35, i23 %mul_FH_V

]]></Node>
<StgValue><ssdm name="x_l_FH_V_36"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:122 %p_Result_90 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_45, i32 21, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:123 %icmp_ln1494_6 = icmp_ult  i21 %zext_ln1494_1, i21 %x_l_I_V_103

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:124 %xor_ln1494_1 = xor i1 %icmp_ln1494_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:125 %and_ln318_2 = and i1 %or_ln318_1, i1 %xor_ln1494_1

]]></Node>
<StgValue><ssdm name="and_ln318_2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:126 %res_FH_V_46 = select i1 %and_ln318_2, i23 %res_FH_V_45, i23 %p_Result_90

]]></Node>
<StgValue><ssdm name="res_FH_V_46"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:127 %x_l_FH_V_37 = select i1 %and_ln318_2, i23 %p_Val2_35, i23 %x_l_FH_V_36

]]></Node>
<StgValue><ssdm name="x_l_FH_V_37"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:128 %x_l_I_V_105 = select i1 %and_ln318_2, i21 %x_l_I_V_103, i21 %x_l_I_V_104

]]></Node>
<StgValue><ssdm name="x_l_I_V_105"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:129 %p_Result_24 = partselect i3 @_ssdm_op_PartSelect.i3.i23.i32.i32, i23 %res_FH_V_46, i32 20, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="23" op_1_bw="2" op_2_bw="3" op_3_bw="18">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:131 %mul_FH_V_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i18, i2 %trunc_ln104_1, i3 %p_Result_24, i18 131072

]]></Node>
<StgValue><ssdm name="mul_FH_V_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:133 %trunc_ln1494_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i12.i7, i12 0, i7 %tmp_19

]]></Node>
<StgValue><ssdm name="trunc_ln1494_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:134 %zext_ln1494_2 = zext i19 %trunc_ln1494_2

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:135 %icmp_ln318_4 = icmp_ne  i21 %x_l_I_V_105, i21 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="icmp_ln318_4"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:136 %icmp_ln318_5 = icmp_ult  i23 %x_l_FH_V_37, i23 %mul_FH_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln318_5"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:137 %or_ln318_2 = or i1 %icmp_ln318_4, i1 %icmp_ln318_5

]]></Node>
<StgValue><ssdm name="or_ln318_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:138 %x_l_I_V_26 = add i21 %x_l_I_V_105, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_26"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:139 %x_l_I_V_27 = select i1 %icmp_ln318_5, i21 %x_l_I_V_26, i21 %x_l_I_V_105

]]></Node>
<StgValue><ssdm name="x_l_I_V_27"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:140 %x_l_I_V_106 = sub i21 %x_l_I_V_27, i21 %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="x_l_I_V_106"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:141 %x_l_FH_V_38 = sub i23 %x_l_FH_V_37, i23 %mul_FH_V_1

]]></Node>
<StgValue><ssdm name="x_l_FH_V_38"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:142 %p_Result_91 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_46, i32 20, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:143 %icmp_ln1494_7 = icmp_ult  i21 %zext_ln1494_2, i21 %x_l_I_V_105

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:144 %xor_ln1494_2 = xor i1 %icmp_ln1494_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_2"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:145 %and_ln318_3 = and i1 %or_ln318_2, i1 %xor_ln1494_2

]]></Node>
<StgValue><ssdm name="and_ln318_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:146 %res_FH_V_47 = select i1 %and_ln318_3, i23 %res_FH_V_46, i23 %p_Result_91

]]></Node>
<StgValue><ssdm name="res_FH_V_47"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:147 %x_l_FH_V_39 = select i1 %and_ln318_3, i23 %x_l_FH_V_37, i23 %x_l_FH_V_38

]]></Node>
<StgValue><ssdm name="x_l_FH_V_39"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:148 %x_l_I_V_107 = select i1 %and_ln318_3, i21 %x_l_I_V_105, i21 %x_l_I_V_106

]]></Node>
<StgValue><ssdm name="x_l_I_V_107"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:149 %p_Result_25 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_47, i32 19, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="23" op_0_bw="23" op_1_bw="3" op_2_bw="4" op_3_bw="16">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:151 %mul_FH_V_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i16, i3 %trunc_ln104_2, i4 %p_Result_25, i16 32768

]]></Node>
<StgValue><ssdm name="mul_FH_V_2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:153 %trunc_ln1494_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 0, i6 %tmp_20

]]></Node>
<StgValue><ssdm name="trunc_ln1494_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:154 %zext_ln1494_3 = zext i19 %trunc_ln1494_3

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:155 %icmp_ln318_6 = icmp_ne  i21 %x_l_I_V_107, i21 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="icmp_ln318_6"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:156 %icmp_ln318_7 = icmp_ult  i23 %x_l_FH_V_39, i23 %mul_FH_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln318_7"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:157 %or_ln318_3 = or i1 %icmp_ln318_6, i1 %icmp_ln318_7

]]></Node>
<StgValue><ssdm name="or_ln318_3"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:158 %x_l_I_V_30 = add i21 %x_l_I_V_107, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_30"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:159 %x_l_I_V_31 = select i1 %icmp_ln318_7, i21 %x_l_I_V_30, i21 %x_l_I_V_107

]]></Node>
<StgValue><ssdm name="x_l_I_V_31"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:160 %x_l_I_V_108 = sub i21 %x_l_I_V_31, i21 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="x_l_I_V_108"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:161 %x_l_FH_V_40 = sub i23 %x_l_FH_V_39, i23 %mul_FH_V_2

]]></Node>
<StgValue><ssdm name="x_l_FH_V_40"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:162 %p_Result_92 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_47, i32 19, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_92"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:163 %icmp_ln1494_8 = icmp_ult  i21 %zext_ln1494_3, i21 %x_l_I_V_107

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:164 %xor_ln1494_3 = xor i1 %icmp_ln1494_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:165 %and_ln318_4 = and i1 %or_ln318_3, i1 %xor_ln1494_3

]]></Node>
<StgValue><ssdm name="and_ln318_4"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:166 %res_FH_V_48 = select i1 %and_ln318_4, i23 %res_FH_V_47, i23 %p_Result_92

]]></Node>
<StgValue><ssdm name="res_FH_V_48"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:167 %x_l_FH_V_41 = select i1 %and_ln318_4, i23 %x_l_FH_V_39, i23 %x_l_FH_V_40

]]></Node>
<StgValue><ssdm name="x_l_FH_V_41"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:168 %x_l_I_V_109 = select i1 %and_ln318_4, i21 %x_l_I_V_107, i21 %x_l_I_V_108

]]></Node>
<StgValue><ssdm name="x_l_I_V_109"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:169 %p_Result_26 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %res_FH_V_48, i32 18, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="23" op_0_bw="23" op_1_bw="4" op_2_bw="5" op_3_bw="14">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:171 %mul_FH_V_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i5.i14, i4 %trunc_ln104_3, i5 %p_Result_26, i14 8192

]]></Node>
<StgValue><ssdm name="mul_FH_V_3"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:173 %trunc_ln1494_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 0, i5 %tmp_21

]]></Node>
<StgValue><ssdm name="trunc_ln1494_4"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:174 %zext_ln1494_4 = zext i19 %trunc_ln1494_4

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:175 %icmp_ln318_8 = icmp_ne  i21 %x_l_I_V_109, i21 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="icmp_ln318_8"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:176 %icmp_ln318_9 = icmp_ult  i23 %x_l_FH_V_41, i23 %mul_FH_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln318_9"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:177 %or_ln318_4 = or i1 %icmp_ln318_8, i1 %icmp_ln318_9

]]></Node>
<StgValue><ssdm name="or_ln318_4"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:178 %x_l_I_V_34 = add i21 %x_l_I_V_109, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_34"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:179 %x_l_I_V_35 = select i1 %icmp_ln318_9, i21 %x_l_I_V_34, i21 %x_l_I_V_109

]]></Node>
<StgValue><ssdm name="x_l_I_V_35"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:180 %x_l_I_V_110 = sub i21 %x_l_I_V_35, i21 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="x_l_I_V_110"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:181 %x_l_FH_V_42 = sub i23 %x_l_FH_V_41, i23 %mul_FH_V_3

]]></Node>
<StgValue><ssdm name="x_l_FH_V_42"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:182 %p_Result_93 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_48, i32 18, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:183 %icmp_ln1494_9 = icmp_ult  i21 %zext_ln1494_4, i21 %x_l_I_V_109

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:184 %xor_ln1494_4 = xor i1 %icmp_ln1494_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_4"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:185 %and_ln318_5 = and i1 %or_ln318_4, i1 %xor_ln1494_4

]]></Node>
<StgValue><ssdm name="and_ln318_5"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:186 %res_FH_V_49 = select i1 %and_ln318_5, i23 %res_FH_V_48, i23 %p_Result_93

]]></Node>
<StgValue><ssdm name="res_FH_V_49"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:187 %x_l_FH_V_43 = select i1 %and_ln318_5, i23 %x_l_FH_V_41, i23 %x_l_FH_V_42

]]></Node>
<StgValue><ssdm name="x_l_FH_V_43"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:188 %x_l_I_V_111 = select i1 %and_ln318_5, i21 %x_l_I_V_109, i21 %x_l_I_V_110

]]></Node>
<StgValue><ssdm name="x_l_I_V_111"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:189 %p_Result_27 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_49, i32 17, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="23" op_0_bw="23" op_1_bw="5" op_2_bw="6" op_3_bw="12">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:191 %mul_FH_V_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i5.i6.i12, i5 %trunc_ln104_4, i6 %p_Result_27, i12 2048

]]></Node>
<StgValue><ssdm name="mul_FH_V_4"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:193 %trunc_ln1494_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 0, i4 %tmp_22

]]></Node>
<StgValue><ssdm name="trunc_ln1494_5"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:194 %zext_ln1494_5 = zext i19 %trunc_ln1494_5

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:195 %icmp_ln318_10 = icmp_ne  i21 %x_l_I_V_111, i21 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="icmp_ln318_10"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:196 %icmp_ln318_22 = icmp_ult  i23 %x_l_FH_V_43, i23 %mul_FH_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln318_22"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:197 %or_ln318_5 = or i1 %icmp_ln318_10, i1 %icmp_ln318_22

]]></Node>
<StgValue><ssdm name="or_ln318_5"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:198 %x_l_I_V_38 = add i21 %x_l_I_V_111, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_38"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:199 %x_l_I_V_39 = select i1 %icmp_ln318_22, i21 %x_l_I_V_38, i21 %x_l_I_V_111

]]></Node>
<StgValue><ssdm name="x_l_I_V_39"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:200 %x_l_I_V_112 = sub i21 %x_l_I_V_39, i21 %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="x_l_I_V_112"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:201 %x_l_FH_V_44 = sub i23 %x_l_FH_V_43, i23 %mul_FH_V_4

]]></Node>
<StgValue><ssdm name="x_l_FH_V_44"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:203 %icmp_ln1494_10 = icmp_ult  i21 %zext_ln1494_5, i21 %x_l_I_V_111

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:204 %xor_ln1494_5 = xor i1 %icmp_ln1494_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_5"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:205 %and_ln318_6 = and i1 %or_ln318_5, i1 %xor_ln1494_5

]]></Node>
<StgValue><ssdm name="and_ln318_6"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:207 %x_l_FH_V_45 = select i1 %and_ln318_6, i23 %x_l_FH_V_43, i23 %x_l_FH_V_44

]]></Node>
<StgValue><ssdm name="x_l_FH_V_45"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln318_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:202 %p_Result_94 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_49, i32 17, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_94"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:206 %res_FH_V_50 = select i1 %and_ln318_6, i23 %res_FH_V_49, i23 %p_Result_94

]]></Node>
<StgValue><ssdm name="res_FH_V_50"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:208 %x_l_I_V_113 = select i1 %and_ln318_6, i21 %x_l_I_V_111, i21 %x_l_I_V_112

]]></Node>
<StgValue><ssdm name="x_l_I_V_113"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:209 %p_Result_28 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %res_FH_V_50, i32 16, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="6" op_2_bw="7" op_3_bw="10">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:211 %mul_FH_V_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i7.i10, i6 %trunc_ln104_5, i7 %p_Result_28, i10 512

]]></Node>
<StgValue><ssdm name="mul_FH_V_5"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:213 %trunc_ln1494_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 0, i3 %tmp_23

]]></Node>
<StgValue><ssdm name="trunc_ln1494_6"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:214 %zext_ln1494_6 = zext i19 %trunc_ln1494_6

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:215 %icmp_ln318_23 = icmp_ne  i21 %x_l_I_V_113, i21 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="icmp_ln318_23"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:216 %icmp_ln318_24 = icmp_ult  i23 %x_l_FH_V_45, i23 %mul_FH_V_5

]]></Node>
<StgValue><ssdm name="icmp_ln318_24"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:217 %or_ln318_6 = or i1 %icmp_ln318_23, i1 %icmp_ln318_24

]]></Node>
<StgValue><ssdm name="or_ln318_6"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:218 %x_l_I_V_42 = add i21 %x_l_I_V_113, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_42"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:219 %x_l_I_V_43 = select i1 %icmp_ln318_24, i21 %x_l_I_V_42, i21 %x_l_I_V_113

]]></Node>
<StgValue><ssdm name="x_l_I_V_43"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:220 %x_l_I_V_114 = sub i21 %x_l_I_V_43, i21 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="x_l_I_V_114"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:221 %x_l_FH_V_46 = sub i23 %x_l_FH_V_45, i23 %mul_FH_V_5

]]></Node>
<StgValue><ssdm name="x_l_FH_V_46"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:222 %p_Result_95 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_50, i32 16, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:223 %icmp_ln1494_11 = icmp_ult  i21 %zext_ln1494_6, i21 %x_l_I_V_113

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:224 %xor_ln1494_6 = xor i1 %icmp_ln1494_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_6"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:225 %and_ln318_7 = and i1 %or_ln318_6, i1 %xor_ln1494_6

]]></Node>
<StgValue><ssdm name="and_ln318_7"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:226 %res_FH_V_51 = select i1 %and_ln318_7, i23 %res_FH_V_50, i23 %p_Result_95

]]></Node>
<StgValue><ssdm name="res_FH_V_51"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:227 %x_l_FH_V_47 = select i1 %and_ln318_7, i23 %x_l_FH_V_45, i23 %x_l_FH_V_46

]]></Node>
<StgValue><ssdm name="x_l_FH_V_47"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:228 %x_l_I_V_115 = select i1 %and_ln318_7, i21 %x_l_I_V_113, i21 %x_l_I_V_114

]]></Node>
<StgValue><ssdm name="x_l_I_V_115"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:229 %p_Result_29 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_51, i32 15, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:231 %mul_FH_V_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln104_6, i8 %p_Result_29, i8 128

]]></Node>
<StgValue><ssdm name="mul_FH_V_6"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:233 %trunc_ln1494_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 0, i2 %tmp_24

]]></Node>
<StgValue><ssdm name="trunc_ln1494_7"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:234 %zext_ln1494_7 = zext i19 %trunc_ln1494_7

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:235 %icmp_ln318_25 = icmp_ne  i21 %x_l_I_V_115, i21 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="icmp_ln318_25"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:236 %icmp_ln318_26 = icmp_ult  i23 %x_l_FH_V_47, i23 %mul_FH_V_6

]]></Node>
<StgValue><ssdm name="icmp_ln318_26"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:237 %or_ln318_7 = or i1 %icmp_ln318_25, i1 %icmp_ln318_26

]]></Node>
<StgValue><ssdm name="or_ln318_7"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:238 %x_l_I_V_46 = add i21 %x_l_I_V_115, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_46"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:239 %x_l_I_V_47 = select i1 %icmp_ln318_26, i21 %x_l_I_V_46, i21 %x_l_I_V_115

]]></Node>
<StgValue><ssdm name="x_l_I_V_47"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:240 %x_l_I_V_116 = sub i21 %x_l_I_V_47, i21 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="x_l_I_V_116"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:241 %x_l_FH_V_48 = sub i23 %x_l_FH_V_47, i23 %mul_FH_V_6

]]></Node>
<StgValue><ssdm name="x_l_FH_V_48"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:242 %p_Result_96 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_51, i32 15, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_96"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:243 %icmp_ln1494_12 = icmp_ult  i21 %zext_ln1494_7, i21 %x_l_I_V_115

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:244 %xor_ln1494_7 = xor i1 %icmp_ln1494_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_7"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:245 %and_ln318_8 = and i1 %or_ln318_7, i1 %xor_ln1494_7

]]></Node>
<StgValue><ssdm name="and_ln318_8"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:246 %res_FH_V = select i1 %and_ln318_8, i23 %res_FH_V_51, i23 %p_Result_96

]]></Node>
<StgValue><ssdm name="res_FH_V"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:247 %x_l_FH_V_49 = select i1 %and_ln318_8, i23 %x_l_FH_V_47, i23 %x_l_FH_V_48

]]></Node>
<StgValue><ssdm name="x_l_FH_V_49"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:248 %x_l_I_V_117 = select i1 %and_ln318_8, i21 %x_l_I_V_115, i21 %x_l_I_V_116

]]></Node>
<StgValue><ssdm name="x_l_I_V_117"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:249 %p_Result_30 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %res_FH_V, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="8" op_2_bw="9" op_3_bw="6">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:251 %mul_FH_V_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i9.i6, i8 %trunc_ln104_7, i9 %p_Result_30, i6 32

]]></Node>
<StgValue><ssdm name="mul_FH_V_7"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:253 %trunc_ln1494_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 0, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="trunc_ln1494_8"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:254 %zext_ln1494_8 = zext i19 %trunc_ln1494_8

]]></Node>
<StgValue><ssdm name="zext_ln1494_8"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:255 %icmp_ln318_27 = icmp_ne  i21 %x_l_I_V_117, i21 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="icmp_ln318_27"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:256 %icmp_ln318_28 = icmp_ult  i23 %x_l_FH_V_49, i23 %mul_FH_V_7

]]></Node>
<StgValue><ssdm name="icmp_ln318_28"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:257 %or_ln318_8 = or i1 %icmp_ln318_27, i1 %icmp_ln318_28

]]></Node>
<StgValue><ssdm name="or_ln318_8"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:258 %x_l_I_V_50 = add i21 %x_l_I_V_117, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_50"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:259 %x_l_I_V_51 = select i1 %icmp_ln318_28, i21 %x_l_I_V_50, i21 %x_l_I_V_117

]]></Node>
<StgValue><ssdm name="x_l_I_V_51"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:260 %x_l_I_V_118 = sub i21 %x_l_I_V_51, i21 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="x_l_I_V_118"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:261 %x_l_FH_V_50 = sub i23 %x_l_FH_V_49, i23 %mul_FH_V_7

]]></Node>
<StgValue><ssdm name="x_l_FH_V_50"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:262 %p_Result_97 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V, i32 14, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:263 %icmp_ln1494_15 = icmp_ult  i21 %zext_ln1494_8, i21 %x_l_I_V_117

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:264 %xor_ln1494_8 = xor i1 %icmp_ln1494_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_8"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:265 %and_ln318_9 = and i1 %or_ln318_8, i1 %xor_ln1494_8

]]></Node>
<StgValue><ssdm name="and_ln318_9"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:266 %res_FH_V_52 = select i1 %and_ln318_9, i23 %res_FH_V, i23 %p_Result_97

]]></Node>
<StgValue><ssdm name="res_FH_V_52"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:267 %x_l_FH_V_51 = select i1 %and_ln318_9, i23 %x_l_FH_V_49, i23 %x_l_FH_V_50

]]></Node>
<StgValue><ssdm name="x_l_FH_V_51"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:268 %x_l_I_V_119 = select i1 %and_ln318_9, i21 %x_l_I_V_117, i21 %x_l_I_V_118

]]></Node>
<StgValue><ssdm name="x_l_I_V_119"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:269 %p_Result_31 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_52, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="23" op_0_bw="23" op_1_bw="9" op_2_bw="10" op_3_bw="4">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:270 %mul_FH_V_8 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i9.i10.i4, i9 %res_I_V_25, i10 %p_Result_31, i4 8

]]></Node>
<StgValue><ssdm name="mul_FH_V_8"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:271 %icmp_ln318_29 = icmp_ne  i21 %x_l_I_V_119, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln318_29"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:272 %icmp_ln318_30 = icmp_ult  i23 %x_l_FH_V_51, i23 %mul_FH_V_8

]]></Node>
<StgValue><ssdm name="icmp_ln318_30"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:273 %or_ln318_9 = or i1 %icmp_ln318_29, i1 %icmp_ln318_30

]]></Node>
<StgValue><ssdm name="or_ln318_9"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:274 %x_l_I_V_54 = add i21 %x_l_I_V_119, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_54"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:275 %x_l_I_V_120 = select i1 %icmp_ln318_30, i21 %x_l_I_V_54, i21 %x_l_I_V_119

]]></Node>
<StgValue><ssdm name="x_l_I_V_120"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:276 %x_l_FH_V_52 = sub i23 %x_l_FH_V_51, i23 %mul_FH_V_8

]]></Node>
<StgValue><ssdm name="x_l_FH_V_52"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:277 %p_Result_98 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_52, i32 13, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_98"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:278 %icmp_ln1494_16 = icmp_eq  i21 %x_l_I_V_119, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:279 %and_ln318_10 = and i1 %or_ln318_9, i1 %icmp_ln1494_16

]]></Node>
<StgValue><ssdm name="and_ln318_10"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:280 %res_FH_V_53 = select i1 %and_ln318_10, i23 %res_FH_V_52, i23 %p_Result_98

]]></Node>
<StgValue><ssdm name="res_FH_V_53"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:281 %x_l_FH_V_53 = select i1 %and_ln318_10, i23 %x_l_FH_V_51, i23 %x_l_FH_V_52

]]></Node>
<StgValue><ssdm name="x_l_FH_V_53"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:282 %x_l_I_V_121 = select i1 %and_ln318_10, i21 %x_l_I_V_119, i21 %x_l_I_V_120

]]></Node>
<StgValue><ssdm name="x_l_I_V_121"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:283 %p_Result_32 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %res_FH_V_53, i32 12, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="9" op_3_bw="11" op_4_bw="2">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:284 %mul_FH_V_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i9.i11.i2, i1 0, i9 %res_I_V_25, i11 %p_Result_32, i2 2

]]></Node>
<StgValue><ssdm name="mul_FH_V_9"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:285 %icmp_ln318_31 = icmp_ne  i21 %x_l_I_V_121, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln318_31"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:286 %icmp_ln318_32 = icmp_ult  i23 %x_l_FH_V_53, i23 %mul_FH_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln318_32"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:287 %or_ln318_10 = or i1 %icmp_ln318_31, i1 %icmp_ln318_32

]]></Node>
<StgValue><ssdm name="or_ln318_10"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:288 %x_l_I_V_57 = add i21 %x_l_I_V_121, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_57"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:289 %x_l_I_V_122 = select i1 %icmp_ln318_32, i21 %x_l_I_V_57, i21 %x_l_I_V_121

]]></Node>
<StgValue><ssdm name="x_l_I_V_122"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:290 %x_l_FH_V_54 = sub i23 %x_l_FH_V_53, i23 %mul_FH_V_9

]]></Node>
<StgValue><ssdm name="x_l_FH_V_54"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:291 %p_Result_99 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_53, i32 12, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_99"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:292 %icmp_ln1494_17 = icmp_eq  i21 %x_l_I_V_121, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:293 %and_ln318_11 = and i1 %or_ln318_10, i1 %icmp_ln1494_17

]]></Node>
<StgValue><ssdm name="and_ln318_11"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:294 %res_FH_V_54 = select i1 %and_ln318_11, i23 %res_FH_V_53, i23 %p_Result_99

]]></Node>
<StgValue><ssdm name="res_FH_V_54"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:295 %x_l_FH_V_55 = select i1 %and_ln318_11, i23 %x_l_FH_V_53, i23 %x_l_FH_V_54

]]></Node>
<StgValue><ssdm name="x_l_FH_V_55"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:296 %x_l_I_V_123 = select i1 %and_ln318_11, i21 %x_l_I_V_121, i21 %x_l_I_V_122

]]></Node>
<StgValue><ssdm name="x_l_I_V_123"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:297 %p_Result_33 = partselect i12 @_ssdm_op_PartSelect.i12.i23.i32.i32, i23 %res_FH_V_54, i32 11, i32 22

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="23" op_0_bw="23" op_1_bw="2" op_2_bw="9" op_3_bw="12">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:298 %mul_FH_V_10 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i9.i12, i2 0, i9 %res_I_V_25, i12 %p_Result_33

]]></Node>
<StgValue><ssdm name="mul_FH_V_10"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:299 %icmp_ln1494_13 = icmp_ne  i21 %x_l_I_V_123, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:300 %icmp_ln1498 = icmp_eq  i21 %x_l_I_V_123, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:301 %icmp_ln1494_14 = icmp_ugt  i23 %x_l_FH_V_55, i23 %mul_FH_V_10

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:302 %and_ln318 = and i1 %icmp_ln1498, i1 %icmp_ln1494_14

]]></Node>
<StgValue><ssdm name="and_ln318"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:303 %icmp_ln331 = icmp_ult  i23 %mul_FH_V_10, i23 %x_l_FH_V_55

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:305 %x_l_I_V_60 = add i21 %x_l_I_V_123, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_60"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:307 %xor_ln703 = xor i23 %mul_FH_V_10, i23 8388607

]]></Node>
<StgValue><ssdm name="xor_ln703"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:308 %x_l_FH_V_56 = add i23 %x_l_FH_V_55, i23 %xor_ln703

]]></Node>
<StgValue><ssdm name="x_l_FH_V_56"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:310 %or_ln318_22 = or i1 %icmp_ln1494_13, i1 %and_ln318

]]></Node>
<StgValue><ssdm name="or_ln318_22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="312" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:304 %xor_ln331 = xor i1 %icmp_ln331, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln331"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:306 %x_l_I_V_124 = select i1 %xor_ln331, i21 %x_l_I_V_60, i21 %x_l_I_V_123

]]></Node>
<StgValue><ssdm name="x_l_I_V_124"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:309 %p_Result_100 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_54, i32 11, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:311 %res_FH_V_55 = select i1 %or_ln318_22, i23 %p_Result_100, i23 %res_FH_V_54

]]></Node>
<StgValue><ssdm name="res_FH_V_55"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:312 %x_l_FL_V_21 = select i1 %or_ln318_22, i23 4194304, i23 0

]]></Node>
<StgValue><ssdm name="x_l_FL_V_21"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:313 %x_l_FH_V_57 = select i1 %or_ln318_22, i23 %x_l_FH_V_56, i23 %x_l_FH_V_55

]]></Node>
<StgValue><ssdm name="x_l_FH_V_57"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:314 %x_l_I_V_125 = select i1 %or_ln318_22, i21 %x_l_I_V_124, i21 %x_l_I_V_123

]]></Node>
<StgValue><ssdm name="x_l_I_V_125"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="2" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:315 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_55, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:316 %tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %res_FH_V_55, i32 12, i32 22

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="23" op_0_bw="23" op_1_bw="3" op_2_bw="9" op_3_bw="11">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:317 %mul_FH_V_11 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i3.i9.i11, i3 0, i9 %res_I_V_25, i11 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_FH_V_11"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="23" op_0_bw="23" op_1_bw="2" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:318 %mul_FL_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i21, i2 %tmp_2, i21 1048576

]]></Node>
<StgValue><ssdm name="mul_FL_V"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:319 %icmp_ln318_11 = icmp_ne  i23 %x_l_FH_V_57, i23 %mul_FH_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln318_11"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:320 %delta_V = icmp_ult  i23 %x_l_FL_V_21, i23 %mul_FL_V

]]></Node>
<StgValue><ssdm name="delta_V"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:321 %or_ln318_11 = or i1 %icmp_ln318_11, i1 %delta_V

]]></Node>
<StgValue><ssdm name="or_ln318_11"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:322 %p_neg231 = select i1 %delta_V, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg231"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:323 %xor_ln339 = xor i1 %delta_V, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:324 %or_ln339 = or i1 %icmp_ln318_11, i1 %xor_ln339

]]></Node>
<StgValue><ssdm name="or_ln339"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:325 %x_l_I_V_63 = add i21 %x_l_I_V_125, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_63"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:326 %icmp_ln1495 = icmp_ult  i23 %x_l_FH_V_57, i23 %mul_FH_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:327 %xor_ln1495 = xor i1 %icmp_ln1495, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:328 %and_ln339 = and i1 %xor_ln1495, i1 %or_ln339

]]></Node>
<StgValue><ssdm name="and_ln339"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:329 %x_l_I_V_126 = select i1 %and_ln339, i21 %x_l_I_V_125, i21 %x_l_I_V_63

]]></Node>
<StgValue><ssdm name="x_l_I_V_126"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:330 %sub_ln703 = sub i23 %p_neg231, i23 %mul_FH_V_11

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:331 %x_l_FH_V_58 = add i23 %sub_ln703, i23 %x_l_FH_V_57

]]></Node>
<StgValue><ssdm name="x_l_FH_V_58"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:332 %x_l_FL_V = sub i23 %x_l_FL_V_21, i23 %mul_FL_V

]]></Node>
<StgValue><ssdm name="x_l_FL_V"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:333 %p_Result_101 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_55, i32 10, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:334 %icmp_ln1498_1 = icmp_eq  i21 %x_l_I_V_125, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:335 %icmp_ln1494_18 = icmp_ult  i23 %mul_FH_V_11, i23 %x_l_FH_V_57

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:336 %xor_ln1494_9 = xor i1 %icmp_ln1494_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_9"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:337 %and_ln318_12 = and i1 %xor_ln1494_9, i1 %or_ln318_11

]]></Node>
<StgValue><ssdm name="and_ln318_12"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:338 %and_ln318_13 = and i1 %and_ln318_12, i1 %icmp_ln1498_1

]]></Node>
<StgValue><ssdm name="and_ln318_13"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:339 %res_FH_V_56 = select i1 %and_ln318_13, i23 %res_FH_V_55, i23 %p_Result_101

]]></Node>
<StgValue><ssdm name="res_FH_V_56"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:340 %x_l_FL_V_22 = select i1 %and_ln318_13, i23 %x_l_FL_V_21, i23 %x_l_FL_V

]]></Node>
<StgValue><ssdm name="x_l_FL_V_22"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:341 %x_l_FH_V_59 = select i1 %and_ln318_13, i23 %x_l_FH_V_57, i23 %x_l_FH_V_58

]]></Node>
<StgValue><ssdm name="x_l_FH_V_59"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:342 %x_l_I_V_127 = select i1 %and_ln318_13, i21 %x_l_I_V_125, i21 %x_l_I_V_126

]]></Node>
<StgValue><ssdm name="x_l_I_V_127"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:343 %tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_56, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:344 %tmp_26 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_56, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="23" op_0_bw="23" op_1_bw="4" op_2_bw="9" op_3_bw="10">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:345 %mul_FH_V_12 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i9.i10, i4 0, i9 %res_I_V_25, i10 %tmp_26

]]></Node>
<StgValue><ssdm name="mul_FH_V_12"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="23" op_0_bw="23" op_1_bw="4" op_2_bw="19">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:346 %mul_FL_V_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i19, i4 %tmp_3, i19 262144

]]></Node>
<StgValue><ssdm name="mul_FL_V_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:347 %icmp_ln318_12 = icmp_ne  i23 %x_l_FH_V_59, i23 %mul_FH_V_12

]]></Node>
<StgValue><ssdm name="icmp_ln318_12"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:348 %delta_V_1 = icmp_ult  i23 %x_l_FL_V_22, i23 %mul_FL_V_1

]]></Node>
<StgValue><ssdm name="delta_V_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:349 %or_ln318_12 = or i1 %icmp_ln318_12, i1 %delta_V_1

]]></Node>
<StgValue><ssdm name="or_ln318_12"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:350 %p_neg232 = select i1 %delta_V_1, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg232"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:351 %xor_ln339_1 = xor i1 %delta_V_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_1"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:352 %or_ln339_1 = or i1 %icmp_ln318_12, i1 %xor_ln339_1

]]></Node>
<StgValue><ssdm name="or_ln339_1"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:353 %x_l_I_V_66 = add i21 %x_l_I_V_127, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_66"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:354 %icmp_ln1495_1 = icmp_ult  i23 %x_l_FH_V_59, i23 %mul_FH_V_12

]]></Node>
<StgValue><ssdm name="icmp_ln1495_1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:355 %xor_ln1495_1 = xor i1 %icmp_ln1495_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_1"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:356 %and_ln339_1 = and i1 %xor_ln1495_1, i1 %or_ln339_1

]]></Node>
<StgValue><ssdm name="and_ln339_1"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:357 %x_l_I_V_128 = select i1 %and_ln339_1, i21 %x_l_I_V_127, i21 %x_l_I_V_66

]]></Node>
<StgValue><ssdm name="x_l_I_V_128"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:358 %sub_ln703_3 = sub i23 %p_neg232, i23 %mul_FH_V_12

]]></Node>
<StgValue><ssdm name="sub_ln703_3"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:359 %x_l_FH_V_60 = add i23 %sub_ln703_3, i23 %x_l_FH_V_59

]]></Node>
<StgValue><ssdm name="x_l_FH_V_60"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:360 %x_l_FL_V_3 = sub i23 %x_l_FL_V_22, i23 %mul_FL_V_1

]]></Node>
<StgValue><ssdm name="x_l_FL_V_3"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:361 %p_Result_102 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_56, i32 9, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:362 %icmp_ln1498_2 = icmp_eq  i21 %x_l_I_V_127, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_2"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:363 %icmp_ln1494_19 = icmp_ult  i23 %mul_FH_V_12, i23 %x_l_FH_V_59

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:364 %xor_ln1494_10 = xor i1 %icmp_ln1494_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_10"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:365 %and_ln318_14 = and i1 %xor_ln1494_10, i1 %or_ln318_12

]]></Node>
<StgValue><ssdm name="and_ln318_14"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:366 %and_ln318_15 = and i1 %and_ln318_14, i1 %icmp_ln1498_2

]]></Node>
<StgValue><ssdm name="and_ln318_15"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:367 %res_FH_V_57 = select i1 %and_ln318_15, i23 %res_FH_V_56, i23 %p_Result_102

]]></Node>
<StgValue><ssdm name="res_FH_V_57"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:368 %x_l_FL_V_23 = select i1 %and_ln318_15, i23 %x_l_FL_V_22, i23 %x_l_FL_V_3

]]></Node>
<StgValue><ssdm name="x_l_FL_V_23"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:369 %x_l_FH_V_61 = select i1 %and_ln318_15, i23 %x_l_FH_V_59, i23 %x_l_FH_V_60

]]></Node>
<StgValue><ssdm name="x_l_FH_V_61"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:370 %x_l_I_V_129 = select i1 %and_ln318_15, i21 %x_l_I_V_127, i21 %x_l_I_V_128

]]></Node>
<StgValue><ssdm name="x_l_I_V_129"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:371 %tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_57, i32 8, i32 13

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:372 %tmp_27 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %res_FH_V_57, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="23" op_0_bw="23" op_1_bw="5" op_2_bw="9" op_3_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:373 %mul_FH_V_13 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i5.i9.i9, i5 0, i9 %res_I_V_25, i9 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_FH_V_13"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="23" op_0_bw="23" op_1_bw="6" op_2_bw="17">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:374 %mul_FL_V_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i17, i6 %tmp_10, i17 65536

]]></Node>
<StgValue><ssdm name="mul_FL_V_2"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:375 %icmp_ln318_13 = icmp_ne  i23 %x_l_FH_V_61, i23 %mul_FH_V_13

]]></Node>
<StgValue><ssdm name="icmp_ln318_13"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:376 %delta_V_2 = icmp_ult  i23 %x_l_FL_V_23, i23 %mul_FL_V_2

]]></Node>
<StgValue><ssdm name="delta_V_2"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:377 %or_ln318_13 = or i1 %icmp_ln318_13, i1 %delta_V_2

]]></Node>
<StgValue><ssdm name="or_ln318_13"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:378 %p_neg233 = select i1 %delta_V_2, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg233"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:379 %xor_ln339_2 = xor i1 %delta_V_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_2"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:380 %or_ln339_2 = or i1 %icmp_ln318_13, i1 %xor_ln339_2

]]></Node>
<StgValue><ssdm name="or_ln339_2"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:381 %x_l_I_V_69 = add i21 %x_l_I_V_129, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_69"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:382 %icmp_ln1495_2 = icmp_ult  i23 %x_l_FH_V_61, i23 %mul_FH_V_13

]]></Node>
<StgValue><ssdm name="icmp_ln1495_2"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:383 %xor_ln1495_2 = xor i1 %icmp_ln1495_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_2"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:384 %and_ln339_2 = and i1 %xor_ln1495_2, i1 %or_ln339_2

]]></Node>
<StgValue><ssdm name="and_ln339_2"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:385 %x_l_I_V_130 = select i1 %and_ln339_2, i21 %x_l_I_V_129, i21 %x_l_I_V_69

]]></Node>
<StgValue><ssdm name="x_l_I_V_130"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:386 %sub_ln703_6 = sub i23 %p_neg233, i23 %mul_FH_V_13

]]></Node>
<StgValue><ssdm name="sub_ln703_6"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:387 %x_l_FH_V_62 = add i23 %sub_ln703_6, i23 %x_l_FH_V_61

]]></Node>
<StgValue><ssdm name="x_l_FH_V_62"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:388 %x_l_FL_V_5 = sub i23 %x_l_FL_V_23, i23 %mul_FL_V_2

]]></Node>
<StgValue><ssdm name="x_l_FL_V_5"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:389 %p_Result_103 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_57, i32 8, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:390 %icmp_ln1498_3 = icmp_eq  i21 %x_l_I_V_129, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_3"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:391 %icmp_ln1494_20 = icmp_ult  i23 %mul_FH_V_13, i23 %x_l_FH_V_61

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:392 %xor_ln1494_11 = xor i1 %icmp_ln1494_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_11"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:393 %and_ln318_16 = and i1 %xor_ln1494_11, i1 %or_ln318_13

]]></Node>
<StgValue><ssdm name="and_ln318_16"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:394 %and_ln318_17 = and i1 %and_ln318_16, i1 %icmp_ln1498_3

]]></Node>
<StgValue><ssdm name="and_ln318_17"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:395 %res_FH_V_58 = select i1 %and_ln318_17, i23 %res_FH_V_57, i23 %p_Result_103

]]></Node>
<StgValue><ssdm name="res_FH_V_58"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:396 %x_l_FL_V_24 = select i1 %and_ln318_17, i23 %x_l_FL_V_23, i23 %x_l_FL_V_5

]]></Node>
<StgValue><ssdm name="x_l_FL_V_24"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:397 %x_l_FH_V_63 = select i1 %and_ln318_17, i23 %x_l_FH_V_61, i23 %x_l_FH_V_62

]]></Node>
<StgValue><ssdm name="x_l_FH_V_63"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:398 %x_l_I_V_131 = select i1 %and_ln318_17, i21 %x_l_I_V_129, i21 %x_l_I_V_130

]]></Node>
<StgValue><ssdm name="x_l_I_V_131"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:399 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_58, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:400 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_58, i32 15, i32 22

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="23" op_0_bw="23" op_1_bw="6" op_2_bw="9" op_3_bw="8">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:401 %mul_FH_V_14 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i9.i8, i6 0, i9 %res_I_V_25, i8 %tmp_28

]]></Node>
<StgValue><ssdm name="mul_FH_V_14"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="23" op_1_bw="8" op_2_bw="15">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:402 %mul_FL_V_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i15, i8 %tmp_11, i15 16384

]]></Node>
<StgValue><ssdm name="mul_FL_V_3"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:403 %icmp_ln318_14 = icmp_ne  i23 %x_l_FH_V_63, i23 %mul_FH_V_14

]]></Node>
<StgValue><ssdm name="icmp_ln318_14"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:404 %delta_V_3 = icmp_ult  i23 %x_l_FL_V_24, i23 %mul_FL_V_3

]]></Node>
<StgValue><ssdm name="delta_V_3"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:405 %or_ln318_14 = or i1 %icmp_ln318_14, i1 %delta_V_3

]]></Node>
<StgValue><ssdm name="or_ln318_14"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:406 %p_neg234 = select i1 %delta_V_3, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg234"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:407 %xor_ln339_3 = xor i1 %delta_V_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_3"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:408 %or_ln339_3 = or i1 %icmp_ln318_14, i1 %xor_ln339_3

]]></Node>
<StgValue><ssdm name="or_ln339_3"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:409 %x_l_I_V_72 = add i21 %x_l_I_V_131, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_72"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:410 %icmp_ln1495_3 = icmp_ult  i23 %x_l_FH_V_63, i23 %mul_FH_V_14

]]></Node>
<StgValue><ssdm name="icmp_ln1495_3"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:411 %xor_ln1495_3 = xor i1 %icmp_ln1495_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_3"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:412 %and_ln339_3 = and i1 %xor_ln1495_3, i1 %or_ln339_3

]]></Node>
<StgValue><ssdm name="and_ln339_3"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:413 %x_l_I_V_132 = select i1 %and_ln339_3, i21 %x_l_I_V_131, i21 %x_l_I_V_72

]]></Node>
<StgValue><ssdm name="x_l_I_V_132"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:414 %sub_ln703_9 = sub i23 %p_neg234, i23 %mul_FH_V_14

]]></Node>
<StgValue><ssdm name="sub_ln703_9"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:415 %x_l_FH_V_64 = add i23 %sub_ln703_9, i23 %x_l_FH_V_63

]]></Node>
<StgValue><ssdm name="x_l_FH_V_64"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:416 %x_l_FL_V_7 = sub i23 %x_l_FL_V_24, i23 %mul_FL_V_3

]]></Node>
<StgValue><ssdm name="x_l_FL_V_7"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:417 %p_Result_104 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_58, i32 7, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_104"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:418 %icmp_ln1498_4 = icmp_eq  i21 %x_l_I_V_131, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_4"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:419 %icmp_ln1494_21 = icmp_ult  i23 %mul_FH_V_14, i23 %x_l_FH_V_63

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:420 %xor_ln1494_12 = xor i1 %icmp_ln1494_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_12"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:421 %and_ln318_18 = and i1 %xor_ln1494_12, i1 %or_ln318_14

]]></Node>
<StgValue><ssdm name="and_ln318_18"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:422 %and_ln318_19 = and i1 %and_ln318_18, i1 %icmp_ln1498_4

]]></Node>
<StgValue><ssdm name="and_ln318_19"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:423 %res_FH_V_59 = select i1 %and_ln318_19, i23 %res_FH_V_58, i23 %p_Result_104

]]></Node>
<StgValue><ssdm name="res_FH_V_59"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:424 %x_l_FL_V_25 = select i1 %and_ln318_19, i23 %x_l_FL_V_24, i23 %x_l_FL_V_7

]]></Node>
<StgValue><ssdm name="x_l_FL_V_25"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:425 %x_l_FH_V_65 = select i1 %and_ln318_19, i23 %x_l_FH_V_63, i23 %x_l_FH_V_64

]]></Node>
<StgValue><ssdm name="x_l_FH_V_65"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:426 %x_l_I_V_133 = select i1 %and_ln318_19, i21 %x_l_I_V_131, i21 %x_l_I_V_132

]]></Node>
<StgValue><ssdm name="x_l_I_V_133"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:427 %tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_59, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="7" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:428 %tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %res_FH_V_59, i32 16, i32 22

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="9" op_3_bw="7">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:429 %mul_FH_V_15 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i9.i7, i7 0, i9 %res_I_V_25, i7 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_FH_V_15"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="23" op_0_bw="23" op_1_bw="10" op_2_bw="13">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:430 %mul_FL_V_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i10.i13, i10 %tmp_12, i13 4096

]]></Node>
<StgValue><ssdm name="mul_FL_V_4"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:431 %icmp_ln318_15 = icmp_ne  i23 %x_l_FH_V_65, i23 %mul_FH_V_15

]]></Node>
<StgValue><ssdm name="icmp_ln318_15"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:432 %delta_V_4 = icmp_ult  i23 %x_l_FL_V_25, i23 %mul_FL_V_4

]]></Node>
<StgValue><ssdm name="delta_V_4"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:433 %or_ln318_15 = or i1 %icmp_ln318_15, i1 %delta_V_4

]]></Node>
<StgValue><ssdm name="or_ln318_15"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:434 %p_neg235 = select i1 %delta_V_4, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg235"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:435 %xor_ln339_4 = xor i1 %delta_V_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_4"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:436 %or_ln339_4 = or i1 %icmp_ln318_15, i1 %xor_ln339_4

]]></Node>
<StgValue><ssdm name="or_ln339_4"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:437 %x_l_I_V_75 = add i21 %x_l_I_V_133, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_75"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:438 %icmp_ln1495_4 = icmp_ult  i23 %x_l_FH_V_65, i23 %mul_FH_V_15

]]></Node>
<StgValue><ssdm name="icmp_ln1495_4"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:439 %xor_ln1495_4 = xor i1 %icmp_ln1495_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_4"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:440 %and_ln339_4 = and i1 %xor_ln1495_4, i1 %or_ln339_4

]]></Node>
<StgValue><ssdm name="and_ln339_4"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:441 %x_l_I_V_134 = select i1 %and_ln339_4, i21 %x_l_I_V_133, i21 %x_l_I_V_75

]]></Node>
<StgValue><ssdm name="x_l_I_V_134"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:442 %sub_ln703_12 = sub i23 %p_neg235, i23 %mul_FH_V_15

]]></Node>
<StgValue><ssdm name="sub_ln703_12"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:443 %x_l_FH_V_66 = add i23 %sub_ln703_12, i23 %x_l_FH_V_65

]]></Node>
<StgValue><ssdm name="x_l_FH_V_66"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:444 %x_l_FL_V_9 = sub i23 %x_l_FL_V_25, i23 %mul_FL_V_4

]]></Node>
<StgValue><ssdm name="x_l_FL_V_9"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:445 %p_Result_105 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_59, i32 6, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:446 %icmp_ln1498_5 = icmp_eq  i21 %x_l_I_V_133, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_5"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:447 %icmp_ln1494_22 = icmp_ult  i23 %mul_FH_V_15, i23 %x_l_FH_V_65

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:448 %xor_ln1494_13 = xor i1 %icmp_ln1494_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_13"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:449 %and_ln318_20 = and i1 %xor_ln1494_13, i1 %or_ln318_15

]]></Node>
<StgValue><ssdm name="and_ln318_20"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:450 %and_ln318_21 = and i1 %and_ln318_20, i1 %icmp_ln1498_5

]]></Node>
<StgValue><ssdm name="and_ln318_21"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:451 %res_FH_V_60 = select i1 %and_ln318_21, i23 %res_FH_V_59, i23 %p_Result_105

]]></Node>
<StgValue><ssdm name="res_FH_V_60"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:452 %x_l_FL_V_26 = select i1 %and_ln318_21, i23 %x_l_FL_V_25, i23 %x_l_FL_V_9

]]></Node>
<StgValue><ssdm name="x_l_FL_V_26"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:453 %x_l_FH_V_67 = select i1 %and_ln318_21, i23 %x_l_FH_V_65, i23 %x_l_FH_V_66

]]></Node>
<StgValue><ssdm name="x_l_FH_V_67"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:454 %x_l_I_V_135 = select i1 %and_ln318_21, i21 %x_l_I_V_133, i21 %x_l_I_V_134

]]></Node>
<StgValue><ssdm name="x_l_I_V_135"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:455 %tmp_13 = partselect i12 @_ssdm_op_PartSelect.i12.i23.i32.i32, i23 %res_FH_V_60, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="6" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:456 %tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_60, i32 17, i32 22

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="23" op_0_bw="23" op_1_bw="8" op_2_bw="9" op_3_bw="6">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:457 %mul_FH_V_16 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i9.i6, i8 0, i9 %res_I_V_25, i6 %tmp_30

]]></Node>
<StgValue><ssdm name="mul_FH_V_16"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:458 %mul_FL_V_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i12.i11, i12 %tmp_13, i11 1024

]]></Node>
<StgValue><ssdm name="mul_FL_V_5"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:459 %icmp_ln318_16 = icmp_ne  i23 %x_l_FH_V_67, i23 %mul_FH_V_16

]]></Node>
<StgValue><ssdm name="icmp_ln318_16"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:460 %delta_V_5 = icmp_ult  i23 %x_l_FL_V_26, i23 %mul_FL_V_5

]]></Node>
<StgValue><ssdm name="delta_V_5"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:461 %or_ln318_16 = or i1 %icmp_ln318_16, i1 %delta_V_5

]]></Node>
<StgValue><ssdm name="or_ln318_16"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:463 %xor_ln339_5 = xor i1 %delta_V_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_5"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:464 %or_ln339_5 = or i1 %icmp_ln318_16, i1 %xor_ln339_5

]]></Node>
<StgValue><ssdm name="or_ln339_5"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:465 %x_l_I_V_78 = add i21 %x_l_I_V_135, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_78"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:466 %icmp_ln1495_5 = icmp_ult  i23 %x_l_FH_V_67, i23 %mul_FH_V_16

]]></Node>
<StgValue><ssdm name="icmp_ln1495_5"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:467 %xor_ln1495_5 = xor i1 %icmp_ln1495_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_5"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:468 %and_ln339_5 = and i1 %xor_ln1495_5, i1 %or_ln339_5

]]></Node>
<StgValue><ssdm name="and_ln339_5"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:469 %x_l_I_V_136 = select i1 %and_ln339_5, i21 %x_l_I_V_135, i21 %x_l_I_V_78

]]></Node>
<StgValue><ssdm name="x_l_I_V_136"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:472 %x_l_FL_V_11 = sub i23 %x_l_FL_V_26, i23 %mul_FL_V_5

]]></Node>
<StgValue><ssdm name="x_l_FL_V_11"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:474 %icmp_ln1498_6 = icmp_eq  i21 %x_l_I_V_135, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_6"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:475 %icmp_ln1494_23 = icmp_ult  i23 %mul_FH_V_16, i23 %x_l_FH_V_67

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:476 %xor_ln1494_14 = xor i1 %icmp_ln1494_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_14"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:477 %and_ln318_22 = and i1 %xor_ln1494_14, i1 %or_ln318_16

]]></Node>
<StgValue><ssdm name="and_ln318_22"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:478 %and_ln318_23 = and i1 %and_ln318_22, i1 %icmp_ln1498_6

]]></Node>
<StgValue><ssdm name="and_ln318_23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %x_read, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln318_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:462 %p_neg236 = select i1 %delta_V_5, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg236"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln318_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:470 %sub_ln703_15 = sub i23 %p_neg236, i23 %mul_FH_V_16

]]></Node>
<StgValue><ssdm name="sub_ln703_15"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln318_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:471 %x_l_FH_V_68 = add i23 %sub_ln703_15, i23 %x_l_FH_V_67

]]></Node>
<StgValue><ssdm name="x_l_FH_V_68"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln318_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:473 %p_Result_106 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_60, i32 5, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_106"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:479 %res_FH_V_61 = select i1 %and_ln318_23, i23 %res_FH_V_60, i23 %p_Result_106

]]></Node>
<StgValue><ssdm name="res_FH_V_61"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:480 %x_l_FL_V_27 = select i1 %and_ln318_23, i23 %x_l_FL_V_26, i23 %x_l_FL_V_11

]]></Node>
<StgValue><ssdm name="x_l_FL_V_27"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:481 %x_l_FH_V_69 = select i1 %and_ln318_23, i23 %x_l_FH_V_67, i23 %x_l_FH_V_68

]]></Node>
<StgValue><ssdm name="x_l_FH_V_69"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:482 %x_l_I_V_137 = select i1 %and_ln318_23, i21 %x_l_I_V_135, i21 %x_l_I_V_136

]]></Node>
<StgValue><ssdm name="x_l_I_V_137"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="14" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:483 %tmp_14 = partselect i14 @_ssdm_op_PartSelect.i14.i23.i32.i32, i23 %res_FH_V_61, i32 4, i32 17

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="5" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:484 %tmp_31 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %res_FH_V_61, i32 18, i32 22

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="23" op_0_bw="23" op_1_bw="9" op_2_bw="9" op_3_bw="5">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:485 %mul_FH_V_17 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i9.i9.i5, i9 0, i9 %res_I_V_25, i5 %tmp_31

]]></Node>
<StgValue><ssdm name="mul_FH_V_17"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="23" op_0_bw="23" op_1_bw="14" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:486 %mul_FL_V_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %tmp_14, i9 256

]]></Node>
<StgValue><ssdm name="mul_FL_V_6"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:487 %icmp_ln318_17 = icmp_ne  i23 %x_l_FH_V_69, i23 %mul_FH_V_17

]]></Node>
<StgValue><ssdm name="icmp_ln318_17"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:488 %delta_V_6 = icmp_ult  i23 %x_l_FL_V_27, i23 %mul_FL_V_6

]]></Node>
<StgValue><ssdm name="delta_V_6"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:489 %or_ln318_17 = or i1 %icmp_ln318_17, i1 %delta_V_6

]]></Node>
<StgValue><ssdm name="or_ln318_17"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:490 %p_neg237 = select i1 %delta_V_6, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg237"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:491 %xor_ln339_6 = xor i1 %delta_V_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_6"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:492 %or_ln339_6 = or i1 %icmp_ln318_17, i1 %xor_ln339_6

]]></Node>
<StgValue><ssdm name="or_ln339_6"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:493 %x_l_I_V_81 = add i21 %x_l_I_V_137, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_81"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:494 %icmp_ln1495_6 = icmp_ult  i23 %x_l_FH_V_69, i23 %mul_FH_V_17

]]></Node>
<StgValue><ssdm name="icmp_ln1495_6"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:495 %xor_ln1495_6 = xor i1 %icmp_ln1495_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_6"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:496 %and_ln339_6 = and i1 %xor_ln1495_6, i1 %or_ln339_6

]]></Node>
<StgValue><ssdm name="and_ln339_6"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:497 %x_l_I_V_138 = select i1 %and_ln339_6, i21 %x_l_I_V_137, i21 %x_l_I_V_81

]]></Node>
<StgValue><ssdm name="x_l_I_V_138"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:498 %sub_ln703_18 = sub i23 %p_neg237, i23 %mul_FH_V_17

]]></Node>
<StgValue><ssdm name="sub_ln703_18"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:499 %x_l_FH_V_70 = add i23 %sub_ln703_18, i23 %x_l_FH_V_69

]]></Node>
<StgValue><ssdm name="x_l_FH_V_70"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:500 %x_l_FL_V_13 = sub i23 %x_l_FL_V_27, i23 %mul_FL_V_6

]]></Node>
<StgValue><ssdm name="x_l_FL_V_13"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:501 %p_Result_107 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_61, i32 4, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_107"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:502 %icmp_ln1498_7 = icmp_eq  i21 %x_l_I_V_137, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_7"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:503 %icmp_ln1494_24 = icmp_ult  i23 %mul_FH_V_17, i23 %x_l_FH_V_69

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:504 %xor_ln1494_15 = xor i1 %icmp_ln1494_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_15"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:505 %and_ln318_24 = and i1 %xor_ln1494_15, i1 %or_ln318_17

]]></Node>
<StgValue><ssdm name="and_ln318_24"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:506 %and_ln318_25 = and i1 %and_ln318_24, i1 %icmp_ln1498_7

]]></Node>
<StgValue><ssdm name="and_ln318_25"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:507 %res_FH_V_62 = select i1 %and_ln318_25, i23 %res_FH_V_61, i23 %p_Result_107

]]></Node>
<StgValue><ssdm name="res_FH_V_62"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:508 %x_l_FL_V_28 = select i1 %and_ln318_25, i23 %x_l_FL_V_27, i23 %x_l_FL_V_13

]]></Node>
<StgValue><ssdm name="x_l_FL_V_28"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:509 %x_l_FH_V_71 = select i1 %and_ln318_25, i23 %x_l_FH_V_69, i23 %x_l_FH_V_70

]]></Node>
<StgValue><ssdm name="x_l_FH_V_71"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:510 %x_l_I_V_139 = select i1 %and_ln318_25, i21 %x_l_I_V_137, i21 %x_l_I_V_138

]]></Node>
<StgValue><ssdm name="x_l_I_V_139"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:511 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %res_FH_V_62, i32 3, i32 18

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:512 %tmp_32 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_62, i32 19, i32 22

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="23" op_0_bw="23" op_1_bw="10" op_2_bw="9" op_3_bw="4">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:513 %mul_FH_V_18 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i10.i9.i4, i10 0, i9 %res_I_V_25, i4 %tmp_32

]]></Node>
<StgValue><ssdm name="mul_FH_V_18"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:514 %mul_FL_V_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_15, i7 64

]]></Node>
<StgValue><ssdm name="mul_FL_V_7"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:515 %icmp_ln318_18 = icmp_ne  i23 %x_l_FH_V_71, i23 %mul_FH_V_18

]]></Node>
<StgValue><ssdm name="icmp_ln318_18"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:516 %delta_V_7 = icmp_ult  i23 %x_l_FL_V_28, i23 %mul_FL_V_7

]]></Node>
<StgValue><ssdm name="delta_V_7"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:517 %or_ln318_18 = or i1 %icmp_ln318_18, i1 %delta_V_7

]]></Node>
<StgValue><ssdm name="or_ln318_18"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:518 %p_neg238 = select i1 %delta_V_7, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg238"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:519 %xor_ln339_7 = xor i1 %delta_V_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_7"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:520 %or_ln339_7 = or i1 %icmp_ln318_18, i1 %xor_ln339_7

]]></Node>
<StgValue><ssdm name="or_ln339_7"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:521 %x_l_I_V_84 = add i21 %x_l_I_V_139, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_84"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:522 %icmp_ln1495_7 = icmp_ult  i23 %x_l_FH_V_71, i23 %mul_FH_V_18

]]></Node>
<StgValue><ssdm name="icmp_ln1495_7"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:523 %xor_ln1495_7 = xor i1 %icmp_ln1495_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_7"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:524 %and_ln339_7 = and i1 %xor_ln1495_7, i1 %or_ln339_7

]]></Node>
<StgValue><ssdm name="and_ln339_7"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:525 %x_l_I_V_140 = select i1 %and_ln339_7, i21 %x_l_I_V_139, i21 %x_l_I_V_84

]]></Node>
<StgValue><ssdm name="x_l_I_V_140"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:526 %sub_ln703_21 = sub i23 %p_neg238, i23 %mul_FH_V_18

]]></Node>
<StgValue><ssdm name="sub_ln703_21"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:527 %x_l_FH_V_72 = add i23 %sub_ln703_21, i23 %x_l_FH_V_71

]]></Node>
<StgValue><ssdm name="x_l_FH_V_72"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:528 %x_l_FL_V_15 = sub i23 %x_l_FL_V_28, i23 %mul_FL_V_7

]]></Node>
<StgValue><ssdm name="x_l_FL_V_15"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:529 %p_Result_108 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_62, i32 3, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_108"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:530 %icmp_ln1498_8 = icmp_eq  i21 %x_l_I_V_139, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_8"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:531 %icmp_ln1494_25 = icmp_ult  i23 %mul_FH_V_18, i23 %x_l_FH_V_71

]]></Node>
<StgValue><ssdm name="icmp_ln1494_25"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:532 %xor_ln1494_16 = xor i1 %icmp_ln1494_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_16"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:533 %and_ln318_26 = and i1 %xor_ln1494_16, i1 %or_ln318_18

]]></Node>
<StgValue><ssdm name="and_ln318_26"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:534 %and_ln318_27 = and i1 %and_ln318_26, i1 %icmp_ln1498_8

]]></Node>
<StgValue><ssdm name="and_ln318_27"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:535 %res_FH_V_63 = select i1 %and_ln318_27, i23 %res_FH_V_62, i23 %p_Result_108

]]></Node>
<StgValue><ssdm name="res_FH_V_63"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:536 %x_l_FL_V_29 = select i1 %and_ln318_27, i23 %x_l_FL_V_28, i23 %x_l_FL_V_15

]]></Node>
<StgValue><ssdm name="x_l_FL_V_29"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:537 %x_l_FH_V_73 = select i1 %and_ln318_27, i23 %x_l_FH_V_71, i23 %x_l_FH_V_72

]]></Node>
<StgValue><ssdm name="x_l_FH_V_73"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:538 %x_l_I_V_141 = select i1 %and_ln318_27, i21 %x_l_I_V_139, i21 %x_l_I_V_140

]]></Node>
<StgValue><ssdm name="x_l_I_V_141"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:539 %tmp_16 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %res_FH_V_63, i32 2, i32 19

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:540 %tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i23.i32.i32, i23 %res_FH_V_63, i32 20, i32 22

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="23" op_0_bw="23" op_1_bw="11" op_2_bw="9" op_3_bw="3">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:541 %mul_FH_V_19 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i11.i9.i3, i11 0, i9 %res_I_V_25, i3 %tmp_33

]]></Node>
<StgValue><ssdm name="mul_FH_V_19"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:542 %mul_FL_V_8 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp_16, i5 16

]]></Node>
<StgValue><ssdm name="mul_FL_V_8"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:543 %icmp_ln318_19 = icmp_ne  i23 %x_l_FH_V_73, i23 %mul_FH_V_19

]]></Node>
<StgValue><ssdm name="icmp_ln318_19"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:544 %delta_V_8 = icmp_ult  i23 %x_l_FL_V_29, i23 %mul_FL_V_8

]]></Node>
<StgValue><ssdm name="delta_V_8"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:545 %or_ln318_19 = or i1 %icmp_ln318_19, i1 %delta_V_8

]]></Node>
<StgValue><ssdm name="or_ln318_19"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:546 %p_neg239 = select i1 %delta_V_8, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg239"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:547 %xor_ln339_8 = xor i1 %delta_V_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_8"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:548 %or_ln339_8 = or i1 %icmp_ln318_19, i1 %xor_ln339_8

]]></Node>
<StgValue><ssdm name="or_ln339_8"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:549 %x_l_I_V_87 = add i21 %x_l_I_V_141, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_87"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:550 %icmp_ln1495_8 = icmp_ult  i23 %x_l_FH_V_73, i23 %mul_FH_V_19

]]></Node>
<StgValue><ssdm name="icmp_ln1495_8"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:551 %xor_ln1495_8 = xor i1 %icmp_ln1495_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_8"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:552 %and_ln339_8 = and i1 %xor_ln1495_8, i1 %or_ln339_8

]]></Node>
<StgValue><ssdm name="and_ln339_8"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:553 %x_l_I_V_142 = select i1 %and_ln339_8, i21 %x_l_I_V_141, i21 %x_l_I_V_87

]]></Node>
<StgValue><ssdm name="x_l_I_V_142"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:554 %sub_ln703_24 = sub i23 %p_neg239, i23 %mul_FH_V_19

]]></Node>
<StgValue><ssdm name="sub_ln703_24"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:555 %x_l_FH_V_74 = add i23 %sub_ln703_24, i23 %x_l_FH_V_73

]]></Node>
<StgValue><ssdm name="x_l_FH_V_74"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:556 %x_l_FL_V_17 = sub i23 %x_l_FL_V_29, i23 %mul_FL_V_8

]]></Node>
<StgValue><ssdm name="x_l_FL_V_17"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:557 %p_Result_109 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_63, i32 2, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_109"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:558 %icmp_ln1498_9 = icmp_eq  i21 %x_l_I_V_141, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_9"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:559 %icmp_ln1494_26 = icmp_ult  i23 %mul_FH_V_19, i23 %x_l_FH_V_73

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:560 %xor_ln1494_17 = xor i1 %icmp_ln1494_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_17"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:561 %and_ln318_28 = and i1 %xor_ln1494_17, i1 %or_ln318_19

]]></Node>
<StgValue><ssdm name="and_ln318_28"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:562 %and_ln318_29 = and i1 %and_ln318_28, i1 %icmp_ln1498_9

]]></Node>
<StgValue><ssdm name="and_ln318_29"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:563 %res_FH_V_64 = select i1 %and_ln318_29, i23 %res_FH_V_63, i23 %p_Result_109

]]></Node>
<StgValue><ssdm name="res_FH_V_64"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:564 %x_l_FL_V_30 = select i1 %and_ln318_29, i23 %x_l_FL_V_29, i23 %x_l_FL_V_17

]]></Node>
<StgValue><ssdm name="x_l_FL_V_30"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:565 %x_l_FH_V_75 = select i1 %and_ln318_29, i23 %x_l_FH_V_73, i23 %x_l_FH_V_74

]]></Node>
<StgValue><ssdm name="x_l_FH_V_75"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:566 %x_l_I_V_143 = select i1 %and_ln318_29, i21 %x_l_I_V_141, i21 %x_l_I_V_142

]]></Node>
<StgValue><ssdm name="x_l_I_V_143"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="20" op_0_bw="20" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:567 %tmp_17 = partselect i20 @_ssdm_op_PartSelect.i20.i23.i32.i32, i23 %res_FH_V_64, i32 1, i32 20

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="2" op_0_bw="2" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:568 %tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_64, i32 21, i32 22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="9" op_3_bw="2">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:569 %mul_FH_V_20 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i12.i9.i2, i12 0, i9 %res_I_V_25, i2 %tmp_34

]]></Node>
<StgValue><ssdm name="mul_FH_V_20"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="23" op_0_bw="23" op_1_bw="20" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:570 %mul_FL_V_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i20.i3, i20 %tmp_17, i3 4

]]></Node>
<StgValue><ssdm name="mul_FL_V_9"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:571 %icmp_ln318_20 = icmp_ne  i23 %x_l_FH_V_75, i23 %mul_FH_V_20

]]></Node>
<StgValue><ssdm name="icmp_ln318_20"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:572 %delta_V_9 = icmp_ult  i23 %x_l_FL_V_30, i23 %mul_FL_V_9

]]></Node>
<StgValue><ssdm name="delta_V_9"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:573 %or_ln318_20 = or i1 %icmp_ln318_20, i1 %delta_V_9

]]></Node>
<StgValue><ssdm name="or_ln318_20"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:574 %p_neg240 = select i1 %delta_V_9, i23 8388607, i23 0

]]></Node>
<StgValue><ssdm name="p_neg240"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:575 %xor_ln339_9 = xor i1 %delta_V_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln339_9"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:576 %or_ln339_9 = or i1 %icmp_ln318_20, i1 %xor_ln339_9

]]></Node>
<StgValue><ssdm name="or_ln339_9"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:577 %x_l_I_V_90 = add i21 %x_l_I_V_143, i21 2097151

]]></Node>
<StgValue><ssdm name="x_l_I_V_90"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:578 %icmp_ln1495_9 = icmp_ult  i23 %x_l_FH_V_75, i23 %mul_FH_V_20

]]></Node>
<StgValue><ssdm name="icmp_ln1495_9"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:579 %xor_ln1495_9 = xor i1 %icmp_ln1495_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1495_9"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:580 %and_ln339_9 = and i1 %xor_ln1495_9, i1 %or_ln339_9

]]></Node>
<StgValue><ssdm name="and_ln339_9"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:581 %x_l_I_V_144 = select i1 %and_ln339_9, i21 %x_l_I_V_143, i21 %x_l_I_V_90

]]></Node>
<StgValue><ssdm name="x_l_I_V_144"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:582 %sub_ln703_27 = sub i23 %p_neg240, i23 %mul_FH_V_20

]]></Node>
<StgValue><ssdm name="sub_ln703_27"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:583 %x_l_FH_V_76 = add i23 %sub_ln703_27, i23 %x_l_FH_V_75

]]></Node>
<StgValue><ssdm name="x_l_FH_V_76"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:584 %x_l_FL_V_19 = sub i23 %x_l_FL_V_30, i23 %mul_FL_V_9

]]></Node>
<StgValue><ssdm name="x_l_FL_V_19"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:585 %p_Result_110 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_64, i32 1, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_110"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:586 %icmp_ln1498_10 = icmp_eq  i21 %x_l_I_V_143, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_10"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:587 %icmp_ln1494_27 = icmp_ult  i23 %mul_FH_V_20, i23 %x_l_FH_V_75

]]></Node>
<StgValue><ssdm name="icmp_ln1494_27"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:588 %xor_ln1494_18 = xor i1 %icmp_ln1494_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_18"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:589 %and_ln318_30 = and i1 %xor_ln1494_18, i1 %or_ln318_20

]]></Node>
<StgValue><ssdm name="and_ln318_30"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:590 %and_ln318_31 = and i1 %and_ln318_30, i1 %icmp_ln1498_10

]]></Node>
<StgValue><ssdm name="and_ln318_31"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:591 %res_FH_V_65 = select i1 %and_ln318_31, i23 %res_FH_V_64, i23 %p_Result_110

]]></Node>
<StgValue><ssdm name="res_FH_V_65"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:592 %x_l_FL_V_20 = select i1 %and_ln318_31, i23 %x_l_FL_V_30, i23 %x_l_FL_V_19

]]></Node>
<StgValue><ssdm name="x_l_FL_V_20"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:593 %x_l_FH_V_77 = select i1 %and_ln318_31, i23 %x_l_FH_V_75, i23 %x_l_FH_V_76

]]></Node>
<StgValue><ssdm name="x_l_FH_V_77"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:594 %x_l_I_V_145 = select i1 %and_ln318_31, i21 %x_l_I_V_143, i21 %x_l_I_V_144

]]></Node>
<StgValue><ssdm name="x_l_I_V_145"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="22" op_0_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:595 %trunc_ln104_8 = trunc i23 %res_FH_V_65

]]></Node>
<StgValue><ssdm name="trunc_ln104_8"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:596 %mul_FL_V_10 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln104_8, i1 1

]]></Node>
<StgValue><ssdm name="mul_FL_V_10"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:597 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %res_FH_V_65, i32 22

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="23" op_0_bw="23" op_1_bw="13" op_2_bw="9" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:598 %mul_FH_V_21 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i13.i9.i1, i13 0, i9 %res_I_V_25, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="mul_FH_V_21"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:599 %icmp_ln318_21 = icmp_ne  i23 %x_l_FH_V_77, i23 %mul_FH_V_21

]]></Node>
<StgValue><ssdm name="icmp_ln318_21"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:600 %icmp_ln1496 = icmp_ult  i23 %x_l_FL_V_20, i23 %mul_FL_V_10

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:601 %or_ln318_21 = or i1 %icmp_ln318_21, i1 %icmp_ln1496

]]></Node>
<StgValue><ssdm name="or_ln318_21"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="23" op_0_bw="23" op_1_bw="23" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:602 %p_Result_111 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_65, i32 0, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:603 %icmp_ln1498_11 = icmp_eq  i21 %x_l_I_V_145, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_11"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:604 %icmp_ln1494_28 = icmp_ult  i23 %mul_FH_V_21, i23 %x_l_FH_V_77

]]></Node>
<StgValue><ssdm name="icmp_ln1494_28"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:605 %xor_ln1494_19 = xor i1 %icmp_ln1494_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1494_19"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:606 %and_ln318_32 = and i1 %xor_ln1494_19, i1 %or_ln318_21

]]></Node>
<StgValue><ssdm name="and_ln318_32"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:607 %and_ln318_33 = and i1 %and_ln318_32, i1 %icmp_ln1498_11

]]></Node>
<StgValue><ssdm name="and_ln318_33"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:608 %res_FH_V_43 = select i1 %and_ln318_33, i23 %res_FH_V_65, i23 %p_Result_111

]]></Node>
<StgValue><ssdm name="res_FH_V_43"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:609 %zext_ln703 = zext i23 %res_FH_V_43

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:610 %res_FH_l_V = add i24 %zext_ln703, i24 1

]]></Node>
<StgValue><ssdm name="res_FH_l_V"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:611 %res_FH_V_66 = add i23 %res_FH_V_43, i23 1

]]></Node>
<StgValue><ssdm name="res_FH_V_66"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:612 %p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %res_FH_l_V, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:613 %res_I_V_16 = add i9 %res_I_V_25, i9 1

]]></Node>
<StgValue><ssdm name="res_I_V_16"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:614 %res_I_V_26 = select i1 %p_Result_70, i9 %res_I_V_16, i9 %res_I_V_25

]]></Node>
<StgValue><ssdm name="res_I_V_26"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="22" op_0_bw="22" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:615 %tmp_35 = partselect i22 @_ssdm_op_PartSelect.i22.i23.i32.i32, i23 %res_FH_V_66, i32 1, i32 22

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="31" op_0_bw="31" op_1_bw="9" op_2_bw="22">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:616 %trunc_ln6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i9.i22, i9 %res_I_V_26, i22 %tmp_35

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:617 %select_ln99 = select i1 %p_Result_s, i31 0, i31 %trunc_ln6

]]></Node>
<StgValue><ssdm name="select_ln99"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="31">
<![CDATA[
_ZN9ap_ufixedILi39ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi40ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:618 %ret_ln372 = ret i31 %select_ln99

]]></Node>
<StgValue><ssdm name="ret_ln372"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
