{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538537991441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538537991454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 00:39:51 2018 " "Processing started: Wed Oct 03 00:39:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538537991454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537991454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_TEST -c FPGA_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_TEST -c FPGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537991454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538537992153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538537992153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hourdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hourDecoder-decode " "Found design unit 1: hourDecoder-decode" {  } { { "hourDecoder.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/hourDecoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005437 ""} { "Info" "ISGN_ENTITY_NAME" "1 hourDecoder " "Found entity 1: hourDecoder" {  } { { "hourDecoder.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/hourDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-update " "Found design unit 1: acumulador-update" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/acumulador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005437 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/acumulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsodivisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsodivisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsoDivisor-pulso " "Found design unit 1: pulsoDivisor-pulso" {  } { { "pulsoDivisor.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/pulsoDivisor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005437 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulsoDivisor " "Found entity 1: pulsoDivisor" {  } { { "pulsoDivisor.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/pulsoDivisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005453 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-simples " "Found design unit 1: fluxoDados-simples" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005453 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005453 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005453 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-main " "Found design unit 1: Relogio-main" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005468 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu_controller-control " "Found design unit 1: menu_controller-control" {  } { { "menu_controller.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/menu_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005468 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu_controller " "Found entity 1: menu_controller" {  } { { "menu_controller.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/menu_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file output_files/test_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_pkg " "Found design unit 1: test_pkg" {  } { { "output_files/test_pkg.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/output_files/test_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-debounce " "Found design unit 1: debouncer-debounce" {  } { { "debouncer.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/debouncer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005468 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538005468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538538005562 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rst Relogio.vhd(38) " "VHDL Signal Declaration warning at Relogio.vhd(38): used explicit default value for signal \"rst\" because signal was never assigned a value" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538538005562 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "speed_select Relogio.vhd(39) " "VHDL Signal Declaration warning at Relogio.vhd(39): used explicit default value for signal \"speed_select\" because signal was never assigned a value" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538538005562 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "increment_select Relogio.vhd(41) " "VHDL Signal Declaration warning at Relogio.vhd(41): used explicit default value for signal \"increment_select\" because signal was never assigned a value" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538538005562 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "option_select Relogio.vhd(43) " "VHDL Signal Declaration warning at Relogio.vhd(43): used explicit default value for signal \"option_select\" because signal was never assigned a value" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538538005562 "|Relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsoDivisor pulsoDivisor:pulsoBlink " "Elaborating entity \"pulsoDivisor\" for hierarchy \"pulsoDivisor:pulsoBlink\"" {  } { { "Relogio.vhd" "pulsoBlink" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA pulsoDivisor:pulsoBlink\|ULA:B0 " "Elaborating entity \"ULA\" for hierarchy \"pulsoDivisor:pulsoBlink\|ULA:B0\"" {  } { { "pulsoDivisor.vhd" "B0" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/pulsoDivisor.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d ULA.vhd(32) " "VHDL Process Statement warning at ULA.vhd(32): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] ULA.vhd(32) " "Inferred latch for \"d\[1\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] ULA.vhd(32) " "Inferred latch for \"d\[2\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] ULA.vhd(32) " "Inferred latch for \"d\[3\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] ULA.vhd(32) " "Inferred latch for \"d\[4\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] ULA.vhd(32) " "Inferred latch for \"d\[5\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] ULA.vhd(32) " "Inferred latch for \"d\[6\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] ULA.vhd(32) " "Inferred latch for \"d\[7\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] ULA.vhd(32) " "Inferred latch for \"d\[8\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005593 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] ULA.vhd(32) " "Inferred latch for \"d\[9\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] ULA.vhd(32) " "Inferred latch for \"d\[10\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] ULA.vhd(32) " "Inferred latch for \"d\[11\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] ULA.vhd(32) " "Inferred latch for \"d\[12\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] ULA.vhd(32) " "Inferred latch for \"d\[13\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] ULA.vhd(32) " "Inferred latch for \"d\[14\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] ULA.vhd(32) " "Inferred latch for \"d\[15\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] ULA.vhd(32) " "Inferred latch for \"d\[16\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] ULA.vhd(32) " "Inferred latch for \"d\[17\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] ULA.vhd(32) " "Inferred latch for \"d\[18\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] ULA.vhd(32) " "Inferred latch for \"d\[19\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] ULA.vhd(32) " "Inferred latch for \"d\[20\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] ULA.vhd(32) " "Inferred latch for \"d\[21\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] ULA.vhd(32) " "Inferred latch for \"d\[22\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] ULA.vhd(32) " "Inferred latch for \"d\[23\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] ULA.vhd(32) " "Inferred latch for \"d\[24\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] ULA.vhd(32) " "Inferred latch for \"d\[25\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] ULA.vhd(32) " "Inferred latch for \"d\[26\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] ULA.vhd(32) " "Inferred latch for \"d\[27\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] ULA.vhd(32) " "Inferred latch for \"d\[28\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] ULA.vhd(32) " "Inferred latch for \"d\[29\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] ULA.vhd(32) " "Inferred latch for \"d\[30\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] ULA.vhd(32) " "Inferred latch for \"d\[31\]\" at ULA.vhd(32)" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 "|Relogio|acumulador:speedFactor|ULA:accULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debounceIncrement " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debounceIncrement\"" {  } { { "Relogio.vhd" "debounceIncrement" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:speedFactor " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:speedFactor\"" {  } { { "Relogio.vhd" "speedFactor" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:controlOption " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:controlOption\"" {  } { { "Relogio.vhd" "controlOption" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu_controller menu_controller:menuControl " "Elaborating entity \"menu_controller\" for hierarchy \"menu_controller:menuControl\"" {  } { { "Relogio.vhd" "menuControl" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:hora " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:hora\"" {  } { { "Relogio.vhd" "hora" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:A6 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:A6\"" {  } { { "Relogio.vhd" "A6" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hourDecoder hourDecoder:outputHour " "Elaborating entity \"hourDecoder\" for hierarchy \"hourDecoder:outputHour\"" {  } { { "Relogio.vhd" "outputHour" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538005640 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "conversorHex7Seg:outputSpeed\|content " "RAM logic \"conversorHex7Seg:outputSpeed\|content\" is uninferred due to inappropriate RAM size" {  } { { "conversorHex7Seg.vhd" "content" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538538006077 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hourDecoder:outputHour\|sel " "RAM logic \"hourDecoder:outputHour\|sel\" is uninferred due to inappropriate RAM size" {  } { { "hourDecoder.vhd" "sel" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/hourDecoder.vhd" 39 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538538006077 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "conversorHex7Seg:A6\|content " "RAM logic \"conversorHex7Seg:A6\|content\" is uninferred due to inappropriate RAM size" {  } { { "conversorHex7Seg.vhd" "content" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538538006077 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "conversorHex7Seg:A7\|content " "RAM logic \"conversorHex7Seg:A7\|content\" is uninferred due to inappropriate RAM size" {  } { { "conversorHex7Seg.vhd" "content" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538538006077 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "conversorHex7Seg:A8\|content " "RAM logic \"conversorHex7Seg:A8\|content\" is uninferred due to inappropriate RAM size" {  } { { "conversorHex7Seg.vhd" "content" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538538006077 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "conversorHex7Seg:A9\|content " "RAM logic \"conversorHex7Seg:A9\|content\" is uninferred due to inappropriate RAM size" {  } { { "conversorHex7Seg.vhd" "content" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538538006077 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hourDecoder:outputHour\|conversorHex7Seg:outputUnitHour\|content " "RAM logic \"hourDecoder:outputHour\|conversorHex7Seg:outputUnitHour\|content\" is uninferred due to inappropriate RAM size" {  } { { "conversorHex7Seg.vhd" "content" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538538006077 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hourDecoder:outputHour\|conversorHex7Seg:outputDecHour\|content " "RAM logic \"hourDecoder:outputHour\|conversorHex7Seg:outputDecHour\|content\" is uninferred due to inappropriate RAM size" {  } { { "conversorHex7Seg.vhd" "content" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/conversorHex7Seg.vhd" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538538006077 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1538538006077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hourDecoder:outputHour\|ULA:hourULA\|d\[1\] " "LATCH primitive \"hourDecoder:outputHour\|ULA:hourULA\|d\[1\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538538006093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hourDecoder:outputHour\|ULA:hourULA\|d\[2\] " "LATCH primitive \"hourDecoder:outputHour\|ULA:hourULA\|d\[2\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538538006093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hourDecoder:outputHour\|ULA:hourULA\|d\[3\] " "LATCH primitive \"hourDecoder:outputHour\|ULA:hourULA\|d\[3\]\" is permanently enabled" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538538006093 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hourDecoder:outputHour\|ULA:hourULA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hourDecoder:outputHour\|ULA:hourULA\|Div0\"" {  } { { "ULA.vhd" "Div0" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538006296 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hourDecoder:outputHour\|ULA:hourULA\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hourDecoder:outputHour\|ULA:hourULA\|Mod2\"" {  } { { "ULA.vhd" "Mod2" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538006296 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hourDecoder:outputHour\|ULA:hourULA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hourDecoder:outputHour\|ULA:hourULA\|Mod0\"" {  } { { "ULA.vhd" "Mod0" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538006296 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hourDecoder:outputHour\|ULA:hourULA\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hourDecoder:outputHour\|ULA:hourULA\|Mod1\"" {  } { { "ULA.vhd" "Mod1" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538006296 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hourDecoder:outputHour\|ULA:hourULA\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hourDecoder:outputHour\|ULA:hourULA\|Div2\"" {  } { { "ULA.vhd" "Div2" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538006296 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hourDecoder:outputHour\|ULA:hourULA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hourDecoder:outputHour\|ULA:hourULA\|Div1\"" {  } { { "ULA.vhd" "Div1" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538006296 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1538538006296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Div0\"" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538006359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Div0 " "Instantiated megafunction \"hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006359 ""}  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538538006359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538006406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538006406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538006437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538006437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538006484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538006484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538006552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538006552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538006603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538006603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Mod2\"" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538006619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Mod2 " "Instantiated megafunction \"hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006619 ""}  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538538006619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538006665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538006665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538006690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538006690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538538006799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538006799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Mod0\"" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538006846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Mod0 " "Instantiated megafunction \"hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006846 ""}  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538538006846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Div2\"" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538006924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Div2 " "Instantiated megafunction \"hourDecoder:outputHour\|ULA:hourULA\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538538006924 ""}  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/ULA.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538538006924 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pulsoDivisor.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/pulsoDivisor.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1538538007859 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1538538007859 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538538014718 "|Relogio|HEX1[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538538014718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538538014890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538538017655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538538017655 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Relogio.vhd" "" { Text "C:/intelFPGA_lite/18.0/RelogioProj/test/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538538018083 "|Relogio|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538538018083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6610 " "Implemented 6610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538538018083 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538538018083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6531 " "Implemented 6531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538538018083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538538018083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538538018141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 03 00:40:18 2018 " "Processing ended: Wed Oct 03 00:40:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538538018141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538538018141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538538018141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538538018141 ""}
