# do montre_digit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:31 on Dec 13,2021
# vlog -work work montre_digit.vo 
# -- Compiling module montre_digit
# -- Compiling module hard_block
# 
# Top level modules:
# 	montre_digit
# End time: 09:24:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:31 on Dec 13,2021
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module montre_digit_vlg_vec_tst
# 
# Top level modules:
# 	montre_digit_vlg_vec_tst
# End time: 09:24:32 on Dec 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.montre_digit_vlg_vec_tst 
# Start time: 09:24:32 on Dec 13,2021
# Loading work.montre_digit_vlg_vec_tst
# Loading work.montre_digit
# Loading work.hard_block
# ** Warning: (vsim-3017) montre_digit.vo(145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /montre_digit_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) montre_digit.vo(145): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) montre_digit.vo(168): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /montre_digit_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: nofile
# ** Warning: (vsim-3722) montre_digit.vo(168): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $stop    : Waveform3.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /montre_digit_vlg_vec_tst
# Break in Module montre_digit_vlg_vec_tst at Waveform3.vwf.vt line 45
# Stopped at Waveform3.vwf.vt line 45
# End time: 09:24:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
