

# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of EVEN COUNTER

---

## âœ… Day 70 - EVEN COUNTER

![EVEN COUNTER](./images/evencounter_schematic1.png)

**Description:**  
  the scematic of  EVEN COUNTER<br>
count <= count + 2'd2;<br>
out <= count;<br>



![EVENCOUNTER](./images/evencounter_schematic2.png)

**Description:**  
simulation results.
simualtion results of  EVEN COUNTER<br>
if(count[0] == 1)begin<br>
out <= count;<br>
end<br>


 
### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/evencounter_sim.png)

**Description:**  
simulation results.
simualtion results of EVEN COUNTER
