FPGA testing of verilog code 
to control a DEMUX 32 chanel chip.
Assumed FPGA is iCESugar-nano
according to documentation https://github.com/wuxx/icesugar-nano
ice40 FPGA is LP1K and package type CM36
