module module_0 (
    output logic id_1,
    input id_2
);
  id_3 id_4 (
      .id_2(1),
      .id_2(id_2)
  );
  assign id_1[id_2] = id_2;
endmodule
