<stg><name>myproject</name>


<trans_list>

<trans id="846" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:22  %layer2_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_0_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:25  %layer2_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_1_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:28  %layer2_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_2_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:31  %layer2_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_3_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:34  %layer2_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_4_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:37  %layer2_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_5_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:40  %layer2_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_6_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:43  %layer2_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_7_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:46  %layer2_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_8_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:49  %layer2_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_9_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:52  %layer2_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_10_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:55  %layer2_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_11_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:58  %layer2_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_12_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:61  %layer2_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_13_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:64  %layer2_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_14_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:67  %layer2_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_15_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:70  %layer2_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_16_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:73  %layer2_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_17_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:76  %layer2_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_18_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:79  %layer2_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_19_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:82  %layer2_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_20_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:85  %layer2_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_21_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:88  %layer2_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_22_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:91  %layer2_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_23_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:94  %layer2_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_24_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:97  %layer2_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_25_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:100  %layer2_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_26_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:103  %layer2_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_27_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:106  %layer2_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_28_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:109  %layer2_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_29_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:112  %layer2_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_30_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:115  %layer2_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_31_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:118  %layer2_out_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_32_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:121  %layer2_out_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_33_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:124  %layer2_out_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_34_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:127  %layer2_out_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_35_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:130  %layer2_out_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_36_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:133  %layer2_out_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_37_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:136  %layer2_out_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_38_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:139  %layer2_out_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_39_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:142  %layer2_out_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_40_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:145  %layer2_out_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_41_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:148  %layer2_out_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_42_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:151  %layer2_out_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_43_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:154  %layer2_out_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_44_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:157  %layer2_out_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_45_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:160  %layer2_out_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_46_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:163  %layer2_out_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_47_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:166  %layer2_out_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_48_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:169  %layer2_out_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_49_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:172  %layer2_out_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_50_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:175  %layer2_out_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_51_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:178  %layer2_out_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_52_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:181  %layer2_out_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_53_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:184  %layer2_out_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_54_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:187  %layer2_out_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_55_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:190  %layer2_out_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_56_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:193  %layer2_out_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_57_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:196  %layer2_out_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_58_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:199  %layer2_out_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_59_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:202  %layer2_out_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_60_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:205  %layer2_out_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_61_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:208  %layer2_out_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_62_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:211  %layer2_out_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer2_out_V_data_63_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:214  %layer4_out_V_data_0_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_0_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:217  %layer4_out_V_data_1_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_1_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:220  %layer4_out_V_data_2_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_2_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:223  %layer4_out_V_data_3_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_3_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:226  %layer4_out_V_data_4_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_4_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:229  %layer4_out_V_data_5_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_5_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:232  %layer4_out_V_data_6_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_6_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:235  %layer4_out_V_data_7_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_7_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:238  %layer4_out_V_data_8_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_8_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:241  %layer4_out_V_data_9_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_9_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:244  %layer4_out_V_data_10_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_10_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:247  %layer4_out_V_data_11_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_11_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:250  %layer4_out_V_data_12_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_12_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:253  %layer4_out_V_data_13_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_13_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:256  %layer4_out_V_data_14_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_14_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:259  %layer4_out_V_data_15_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_15_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:262  %layer4_out_V_data_16_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_16_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:265  %layer4_out_V_data_17_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_17_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:268  %layer4_out_V_data_18_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_18_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:271  %layer4_out_V_data_19_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_19_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:274  %layer4_out_V_data_20_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_20_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:277  %layer4_out_V_data_21_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_21_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:280  %layer4_out_V_data_22_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_22_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:283  %layer4_out_V_data_23_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_23_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:286  %layer4_out_V_data_24_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_24_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:289  %layer4_out_V_data_25_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_25_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:292  %layer4_out_V_data_26_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_26_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:295  %layer4_out_V_data_27_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_27_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:298  %layer4_out_V_data_28_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_28_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:301  %layer4_out_V_data_29_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_29_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:304  %layer4_out_V_data_30_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_30_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:307  %layer4_out_V_data_31_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_31_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:310  %layer4_out_V_data_32_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_32_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:313  %layer4_out_V_data_33_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_33_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:316  %layer4_out_V_data_34_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_34_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:319  %layer4_out_V_data_35_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_35_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:322  %layer4_out_V_data_36_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_36_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:325  %layer4_out_V_data_37_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_37_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:328  %layer4_out_V_data_38_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_38_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:331  %layer4_out_V_data_39_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_39_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:334  %layer4_out_V_data_40_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_40_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:337  %layer4_out_V_data_41_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_41_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:340  %layer4_out_V_data_42_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_42_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:343  %layer4_out_V_data_43_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_43_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:346  %layer4_out_V_data_44_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_44_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:349  %layer4_out_V_data_45_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_45_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:352  %layer4_out_V_data_46_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_46_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:355  %layer4_out_V_data_47_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_47_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:358  %layer4_out_V_data_48_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_48_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:361  %layer4_out_V_data_49_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_49_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:364  %layer4_out_V_data_50_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_50_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:367  %layer4_out_V_data_51_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_51_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:370  %layer4_out_V_data_52_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_52_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:373  %layer4_out_V_data_53_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_53_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:376  %layer4_out_V_data_54_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_54_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:379  %layer4_out_V_data_55_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_55_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:382  %layer4_out_V_data_56_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_56_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:385  %layer4_out_V_data_57_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_57_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:388  %layer4_out_V_data_58_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_58_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:391  %layer4_out_V_data_59_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_59_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:394  %layer4_out_V_data_60_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_60_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:397  %layer4_out_V_data_61_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_61_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:400  %layer4_out_V_data_62_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_62_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:403  %layer4_out_V_data_63_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer4_out_V_data_63_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:406  %layer5_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_0_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:409  %layer5_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_1_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:412  %layer5_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_2_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:415  %layer5_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_3_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:418  %layer5_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_4_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:421  %layer5_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_5_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:424  %layer5_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_6_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:427  %layer5_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_7_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:430  %layer5_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_8_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:433  %layer5_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_9_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:436  %layer5_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_10_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:439  %layer5_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_11_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:442  %layer5_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_12_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:445  %layer5_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_13_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:448  %layer5_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_14_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:451  %layer5_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_15_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:454  %layer5_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_16_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:457  %layer5_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_17_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:460  %layer5_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_18_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:463  %layer5_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_19_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:466  %layer5_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_20_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:469  %layer5_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_21_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:472  %layer5_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_22_V"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:475  %layer5_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_23_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:478  %layer5_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_24_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:481  %layer5_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_25_V"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:484  %layer5_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_26_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:487  %layer5_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_27_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:490  %layer5_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_28_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:493  %layer5_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_29_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:496  %layer5_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_30_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:499  %layer5_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer5_out_V_data_31_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:502  %layer7_out_V_data_0_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_0_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:505  %layer7_out_V_data_1_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_1_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:508  %layer7_out_V_data_2_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_2_V"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:511  %layer7_out_V_data_3_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_3_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:514  %layer7_out_V_data_4_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_4_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:517  %layer7_out_V_data_5_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_5_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:520  %layer7_out_V_data_6_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_6_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:523  %layer7_out_V_data_7_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_7_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:526  %layer7_out_V_data_8_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_8_V"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:529  %layer7_out_V_data_9_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_9_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:532  %layer7_out_V_data_10_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_10_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:535  %layer7_out_V_data_11_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_11_V"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:538  %layer7_out_V_data_12_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_12_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:541  %layer7_out_V_data_13_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_13_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:544  %layer7_out_V_data_14_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_14_V"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:547  %layer7_out_V_data_15_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_15_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:550  %layer7_out_V_data_16_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_16_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:553  %layer7_out_V_data_17_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_17_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:556  %layer7_out_V_data_18_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_18_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:559  %layer7_out_V_data_19_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_19_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:562  %layer7_out_V_data_20_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_20_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:565  %layer7_out_V_data_21_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_21_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:568  %layer7_out_V_data_22_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_22_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:571  %layer7_out_V_data_23_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_23_V"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:574  %layer7_out_V_data_24_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_24_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:577  %layer7_out_V_data_25_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_25_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:580  %layer7_out_V_data_26_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_26_V"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:583  %layer7_out_V_data_27_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_27_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:586  %layer7_out_V_data_28_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_28_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:589  %layer7_out_V_data_29_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_29_V"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:592  %layer7_out_V_data_30_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_30_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:595  %layer7_out_V_data_31_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer7_out_V_data_31_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:598  %layer8_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_0_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:601  %layer8_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_1_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:604  %layer8_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_2_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:607  %layer8_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_3_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:610  %layer8_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_4_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:613  %layer8_out_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_5_V"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:616  %layer8_out_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_6_V"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:619  %layer8_out_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_7_V"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:622  %layer8_out_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_8_V"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:625  %layer8_out_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_9_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:628  %layer8_out_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_10_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:631  %layer8_out_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_11_V"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:634  %layer8_out_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_12_V"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:637  %layer8_out_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_13_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:640  %layer8_out_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_14_V"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:643  %layer8_out_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_15_V"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:646  %layer8_out_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_16_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:649  %layer8_out_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_17_V"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:652  %layer8_out_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_18_V"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:655  %layer8_out_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_19_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:658  %layer8_out_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_20_V"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:661  %layer8_out_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_21_V"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:664  %layer8_out_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_22_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:667  %layer8_out_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_23_V"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:670  %layer8_out_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_24_V"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:673  %layer8_out_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_25_V"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:676  %layer8_out_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_26_V"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:679  %layer8_out_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_27_V"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:682  %layer8_out_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_28_V"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:685  %layer8_out_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_29_V"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:688  %layer8_out_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_30_V"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:691  %layer8_out_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer8_out_V_data_31_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:694  %layer10_out_V_data_0_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_0_V"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:697  %layer10_out_V_data_1_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_1_V"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:700  %layer10_out_V_data_2_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_2_V"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:703  %layer10_out_V_data_3_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_3_V"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:706  %layer10_out_V_data_4_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_4_V"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:709  %layer10_out_V_data_5_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_5_V"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:712  %layer10_out_V_data_6_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_6_V"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:715  %layer10_out_V_data_7_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_7_V"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:718  %layer10_out_V_data_8_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_8_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:721  %layer10_out_V_data_9_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_9_V"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:724  %layer10_out_V_data_10_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_10_V"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:727  %layer10_out_V_data_11_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_11_V"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:730  %layer10_out_V_data_12_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_12_V"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:733  %layer10_out_V_data_13_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_13_V"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:736  %layer10_out_V_data_14_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_14_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:739  %layer10_out_V_data_15_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_15_V"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:742  %layer10_out_V_data_16_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_16_V"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:745  %layer10_out_V_data_17_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_17_V"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:748  %layer10_out_V_data_18_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_18_V"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:751  %layer10_out_V_data_19_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_19_V"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:754  %layer10_out_V_data_20_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_20_V"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:757  %layer10_out_V_data_21_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_21_V"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:760  %layer10_out_V_data_22_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_22_V"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:763  %layer10_out_V_data_23_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_23_V"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:766  %layer10_out_V_data_24_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_24_V"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:769  %layer10_out_V_data_25_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_25_V"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:772  %layer10_out_V_data_26_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_26_V"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:775  %layer10_out_V_data_27_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_27_V"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:778  %layer10_out_V_data_28_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_28_V"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:781  %layer10_out_V_data_29_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_29_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:784  %layer10_out_V_data_30_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_30_V"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="7" op_0_bw="64">
<![CDATA[
codeRepl:787  %layer10_out_V_data_31_V = alloca i7, align 1

]]></Node>
<StgValue><ssdm name="layer10_out_V_data_31_V"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:790  %layer11_out_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_0_V"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:793  %layer11_out_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_1_V"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:796  %layer11_out_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_2_V"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:799  %layer11_out_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_3_V"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:802  %layer11_out_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="layer11_out_V_data_4_V"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="2" op_82_bw="112">
<![CDATA[
codeRepl:812  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>"(i16* %fc1_input_V_data_0_V, i16* %fc1_input_V_data_1_V, i16* %fc1_input_V_data_2_V, i16* %fc1_input_V_data_3_V, i16* %fc1_input_V_data_4_V, i16* %fc1_input_V_data_5_V, i16* %fc1_input_V_data_6_V, i16* %fc1_input_V_data_7_V, i16* %fc1_input_V_data_8_V, i16* %fc1_input_V_data_9_V, i16* %fc1_input_V_data_10_V, i16* %fc1_input_V_data_11_V, i16* %fc1_input_V_data_12_V, i16* %fc1_input_V_data_13_V, i16* %fc1_input_V_data_14_V, i16* %fc1_input_V_data_15_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V, i16* %layer2_out_V_data_32_V, i16* %layer2_out_V_data_33_V, i16* %layer2_out_V_data_34_V, i16* %layer2_out_V_data_35_V, i16* %layer2_out_V_data_36_V, i16* %layer2_out_V_data_37_V, i16* %layer2_out_V_data_38_V, i16* %layer2_out_V_data_39_V, i16* %layer2_out_V_data_40_V, i16* %layer2_out_V_data_41_V, i16* %layer2_out_V_data_42_V, i16* %layer2_out_V_data_43_V, i16* %layer2_out_V_data_44_V, i16* %layer2_out_V_data_45_V, i16* %layer2_out_V_data_46_V, i16* %layer2_out_V_data_47_V, i16* %layer2_out_V_data_48_V, i16* %layer2_out_V_data_49_V, i16* %layer2_out_V_data_50_V, i16* %layer2_out_V_data_51_V, i16* %layer2_out_V_data_52_V, i16* %layer2_out_V_data_53_V, i16* %layer2_out_V_data_54_V, i16* %layer2_out_V_data_55_V, i16* %layer2_out_V_data_56_V, i16* %layer2_out_V_data_57_V, i16* %layer2_out_V_data_58_V, i16* %layer2_out_V_data_59_V, i16* %layer2_out_V_data_60_V, i16* %layer2_out_V_data_61_V, i16* %layer2_out_V_data_62_V, i16* %layer2_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="279" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="2" op_82_bw="112">
<![CDATA[
codeRepl:812  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>"(i16* %fc1_input_V_data_0_V, i16* %fc1_input_V_data_1_V, i16* %fc1_input_V_data_2_V, i16* %fc1_input_V_data_3_V, i16* %fc1_input_V_data_4_V, i16* %fc1_input_V_data_5_V, i16* %fc1_input_V_data_6_V, i16* %fc1_input_V_data_7_V, i16* %fc1_input_V_data_8_V, i16* %fc1_input_V_data_9_V, i16* %fc1_input_V_data_10_V, i16* %fc1_input_V_data_11_V, i16* %fc1_input_V_data_12_V, i16* %fc1_input_V_data_13_V, i16* %fc1_input_V_data_14_V, i16* %fc1_input_V_data_15_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V, i16* %layer2_out_V_data_32_V, i16* %layer2_out_V_data_33_V, i16* %layer2_out_V_data_34_V, i16* %layer2_out_V_data_35_V, i16* %layer2_out_V_data_36_V, i16* %layer2_out_V_data_37_V, i16* %layer2_out_V_data_38_V, i16* %layer2_out_V_data_39_V, i16* %layer2_out_V_data_40_V, i16* %layer2_out_V_data_41_V, i16* %layer2_out_V_data_42_V, i16* %layer2_out_V_data_43_V, i16* %layer2_out_V_data_44_V, i16* %layer2_out_V_data_45_V, i16* %layer2_out_V_data_46_V, i16* %layer2_out_V_data_47_V, i16* %layer2_out_V_data_48_V, i16* %layer2_out_V_data_49_V, i16* %layer2_out_V_data_50_V, i16* %layer2_out_V_data_51_V, i16* %layer2_out_V_data_52_V, i16* %layer2_out_V_data_53_V, i16* %layer2_out_V_data_54_V, i16* %layer2_out_V_data_55_V, i16* %layer2_out_V_data_56_V, i16* %layer2_out_V_data_57_V, i16* %layer2_out_V_data_58_V, i16* %layer2_out_V_data_59_V, i16* %layer2_out_V_data_60_V, i16* %layer2_out_V_data_61_V, i16* %layer2_out_V_data_62_V, i16* %layer2_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="280" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="7" op_66_bw="7" op_67_bw="7" op_68_bw="7" op_69_bw="7" op_70_bw="7" op_71_bw="7" op_72_bw="7" op_73_bw="7" op_74_bw="7" op_75_bw="7" op_76_bw="7" op_77_bw="7" op_78_bw="7" op_79_bw="7" op_80_bw="7" op_81_bw="7" op_82_bw="7" op_83_bw="7" op_84_bw="7" op_85_bw="7" op_86_bw="7" op_87_bw="7" op_88_bw="7" op_89_bw="7" op_90_bw="7" op_91_bw="7" op_92_bw="7" op_93_bw="7" op_94_bw="7" op_95_bw="7" op_96_bw="7" op_97_bw="7" op_98_bw="7" op_99_bw="7" op_100_bw="7" op_101_bw="7" op_102_bw="7" op_103_bw="7" op_104_bw="7" op_105_bw="7" op_106_bw="7" op_107_bw="7" op_108_bw="7" op_109_bw="7" op_110_bw="7" op_111_bw="7" op_112_bw="7" op_113_bw="7" op_114_bw="7" op_115_bw="7" op_116_bw="7" op_117_bw="7" op_118_bw="7" op_119_bw="7" op_120_bw="7" op_121_bw="7" op_122_bw="7" op_123_bw="7" op_124_bw="7" op_125_bw="7" op_126_bw="7" op_127_bw="7" op_128_bw="7" op_129_bw="0" op_130_bw="0">
<![CDATA[
codeRepl:813  call fastcc void @"relu<array,array<ap_fixed,64u>,relu_config4>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V, i16* %layer2_out_V_data_32_V, i16* %layer2_out_V_data_33_V, i16* %layer2_out_V_data_34_V, i16* %layer2_out_V_data_35_V, i16* %layer2_out_V_data_36_V, i16* %layer2_out_V_data_37_V, i16* %layer2_out_V_data_38_V, i16* %layer2_out_V_data_39_V, i16* %layer2_out_V_data_40_V, i16* %layer2_out_V_data_41_V, i16* %layer2_out_V_data_42_V, i16* %layer2_out_V_data_43_V, i16* %layer2_out_V_data_44_V, i16* %layer2_out_V_data_45_V, i16* %layer2_out_V_data_46_V, i16* %layer2_out_V_data_47_V, i16* %layer2_out_V_data_48_V, i16* %layer2_out_V_data_49_V, i16* %layer2_out_V_data_50_V, i16* %layer2_out_V_data_51_V, i16* %layer2_out_V_data_52_V, i16* %layer2_out_V_data_53_V, i16* %layer2_out_V_data_54_V, i16* %layer2_out_V_data_55_V, i16* %layer2_out_V_data_56_V, i16* %layer2_out_V_data_57_V, i16* %layer2_out_V_data_58_V, i16* %layer2_out_V_data_59_V, i16* %layer2_out_V_data_60_V, i16* %layer2_out_V_data_61_V, i16* %layer2_out_V_data_62_V, i16* %layer2_out_V_data_63_V, i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V, i7* %layer4_out_V_data_8_V, i7* %layer4_out_V_data_9_V, i7* %layer4_out_V_data_10_V, i7* %layer4_out_V_data_11_V, i7* %layer4_out_V_data_12_V, i7* %layer4_out_V_data_13_V, i7* %layer4_out_V_data_14_V, i7* %layer4_out_V_data_15_V, i7* %layer4_out_V_data_16_V, i7* %layer4_out_V_data_17_V, i7* %layer4_out_V_data_18_V, i7* %layer4_out_V_data_19_V, i7* %layer4_out_V_data_20_V, i7* %layer4_out_V_data_21_V, i7* %layer4_out_V_data_22_V, i7* %layer4_out_V_data_23_V, i7* %layer4_out_V_data_24_V, i7* %layer4_out_V_data_25_V, i7* %layer4_out_V_data_26_V, i7* %layer4_out_V_data_27_V, i7* %layer4_out_V_data_28_V, i7* %layer4_out_V_data_29_V, i7* %layer4_out_V_data_30_V, i7* %layer4_out_V_data_31_V, i7* %layer4_out_V_data_32_V, i7* %layer4_out_V_data_33_V, i7* %layer4_out_V_data_34_V, i7* %layer4_out_V_data_35_V, i7* %layer4_out_V_data_36_V, i7* %layer4_out_V_data_37_V, i7* %layer4_out_V_data_38_V, i7* %layer4_out_V_data_39_V, i7* %layer4_out_V_data_40_V, i7* %layer4_out_V_data_41_V, i7* %layer4_out_V_data_42_V, i7* %layer4_out_V_data_43_V, i7* %layer4_out_V_data_44_V, i7* %layer4_out_V_data_45_V, i7* %layer4_out_V_data_46_V, i7* %layer4_out_V_data_47_V, i7* %layer4_out_V_data_48_V, i7* %layer4_out_V_data_49_V, i7* %layer4_out_V_data_50_V, i7* %layer4_out_V_data_51_V, i7* %layer4_out_V_data_52_V, i7* %layer4_out_V_data_53_V, i7* %layer4_out_V_data_54_V, i7* %layer4_out_V_data_55_V, i7* %layer4_out_V_data_56_V, i7* %layer4_out_V_data_57_V, i7* %layer4_out_V_data_58_V, i7* %layer4_out_V_data_59_V, i7* %layer4_out_V_data_60_V, i7* %layer4_out_V_data_61_V, i7* %layer4_out_V_data_62_V, i7* %layer4_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="281" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="7" op_66_bw="7" op_67_bw="7" op_68_bw="7" op_69_bw="7" op_70_bw="7" op_71_bw="7" op_72_bw="7" op_73_bw="7" op_74_bw="7" op_75_bw="7" op_76_bw="7" op_77_bw="7" op_78_bw="7" op_79_bw="7" op_80_bw="7" op_81_bw="7" op_82_bw="7" op_83_bw="7" op_84_bw="7" op_85_bw="7" op_86_bw="7" op_87_bw="7" op_88_bw="7" op_89_bw="7" op_90_bw="7" op_91_bw="7" op_92_bw="7" op_93_bw="7" op_94_bw="7" op_95_bw="7" op_96_bw="7" op_97_bw="7" op_98_bw="7" op_99_bw="7" op_100_bw="7" op_101_bw="7" op_102_bw="7" op_103_bw="7" op_104_bw="7" op_105_bw="7" op_106_bw="7" op_107_bw="7" op_108_bw="7" op_109_bw="7" op_110_bw="7" op_111_bw="7" op_112_bw="7" op_113_bw="7" op_114_bw="7" op_115_bw="7" op_116_bw="7" op_117_bw="7" op_118_bw="7" op_119_bw="7" op_120_bw="7" op_121_bw="7" op_122_bw="7" op_123_bw="7" op_124_bw="7" op_125_bw="7" op_126_bw="7" op_127_bw="7" op_128_bw="7" op_129_bw="0" op_130_bw="0">
<![CDATA[
codeRepl:813  call fastcc void @"relu<array,array<ap_fixed,64u>,relu_config4>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V, i16* %layer2_out_V_data_32_V, i16* %layer2_out_V_data_33_V, i16* %layer2_out_V_data_34_V, i16* %layer2_out_V_data_35_V, i16* %layer2_out_V_data_36_V, i16* %layer2_out_V_data_37_V, i16* %layer2_out_V_data_38_V, i16* %layer2_out_V_data_39_V, i16* %layer2_out_V_data_40_V, i16* %layer2_out_V_data_41_V, i16* %layer2_out_V_data_42_V, i16* %layer2_out_V_data_43_V, i16* %layer2_out_V_data_44_V, i16* %layer2_out_V_data_45_V, i16* %layer2_out_V_data_46_V, i16* %layer2_out_V_data_47_V, i16* %layer2_out_V_data_48_V, i16* %layer2_out_V_data_49_V, i16* %layer2_out_V_data_50_V, i16* %layer2_out_V_data_51_V, i16* %layer2_out_V_data_52_V, i16* %layer2_out_V_data_53_V, i16* %layer2_out_V_data_54_V, i16* %layer2_out_V_data_55_V, i16* %layer2_out_V_data_56_V, i16* %layer2_out_V_data_57_V, i16* %layer2_out_V_data_58_V, i16* %layer2_out_V_data_59_V, i16* %layer2_out_V_data_60_V, i16* %layer2_out_V_data_61_V, i16* %layer2_out_V_data_62_V, i16* %layer2_out_V_data_63_V, i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V, i7* %layer4_out_V_data_8_V, i7* %layer4_out_V_data_9_V, i7* %layer4_out_V_data_10_V, i7* %layer4_out_V_data_11_V, i7* %layer4_out_V_data_12_V, i7* %layer4_out_V_data_13_V, i7* %layer4_out_V_data_14_V, i7* %layer4_out_V_data_15_V, i7* %layer4_out_V_data_16_V, i7* %layer4_out_V_data_17_V, i7* %layer4_out_V_data_18_V, i7* %layer4_out_V_data_19_V, i7* %layer4_out_V_data_20_V, i7* %layer4_out_V_data_21_V, i7* %layer4_out_V_data_22_V, i7* %layer4_out_V_data_23_V, i7* %layer4_out_V_data_24_V, i7* %layer4_out_V_data_25_V, i7* %layer4_out_V_data_26_V, i7* %layer4_out_V_data_27_V, i7* %layer4_out_V_data_28_V, i7* %layer4_out_V_data_29_V, i7* %layer4_out_V_data_30_V, i7* %layer4_out_V_data_31_V, i7* %layer4_out_V_data_32_V, i7* %layer4_out_V_data_33_V, i7* %layer4_out_V_data_34_V, i7* %layer4_out_V_data_35_V, i7* %layer4_out_V_data_36_V, i7* %layer4_out_V_data_37_V, i7* %layer4_out_V_data_38_V, i7* %layer4_out_V_data_39_V, i7* %layer4_out_V_data_40_V, i7* %layer4_out_V_data_41_V, i7* %layer4_out_V_data_42_V, i7* %layer4_out_V_data_43_V, i7* %layer4_out_V_data_44_V, i7* %layer4_out_V_data_45_V, i7* %layer4_out_V_data_46_V, i7* %layer4_out_V_data_47_V, i7* %layer4_out_V_data_48_V, i7* %layer4_out_V_data_49_V, i7* %layer4_out_V_data_50_V, i7* %layer4_out_V_data_51_V, i7* %layer4_out_V_data_52_V, i7* %layer4_out_V_data_53_V, i7* %layer4_out_V_data_54_V, i7* %layer4_out_V_data_55_V, i7* %layer4_out_V_data_56_V, i7* %layer4_out_V_data_57_V, i7* %layer4_out_V_data_58_V, i7* %layer4_out_V_data_59_V, i7* %layer4_out_V_data_60_V, i7* %layer4_out_V_data_61_V, i7* %layer4_out_V_data_62_V, i7* %layer4_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="282" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="224" op_98_bw="0" op_99_bw="0">
<![CDATA[
codeRepl:814  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>"(i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V, i7* %layer4_out_V_data_8_V, i7* %layer4_out_V_data_9_V, i7* %layer4_out_V_data_10_V, i7* %layer4_out_V_data_11_V, i7* %layer4_out_V_data_12_V, i7* %layer4_out_V_data_13_V, i7* %layer4_out_V_data_14_V, i7* %layer4_out_V_data_15_V, i7* %layer4_out_V_data_16_V, i7* %layer4_out_V_data_17_V, i7* %layer4_out_V_data_18_V, i7* %layer4_out_V_data_19_V, i7* %layer4_out_V_data_20_V, i7* %layer4_out_V_data_21_V, i7* %layer4_out_V_data_22_V, i7* %layer4_out_V_data_23_V, i7* %layer4_out_V_data_24_V, i7* %layer4_out_V_data_25_V, i7* %layer4_out_V_data_26_V, i7* %layer4_out_V_data_27_V, i7* %layer4_out_V_data_28_V, i7* %layer4_out_V_data_29_V, i7* %layer4_out_V_data_30_V, i7* %layer4_out_V_data_31_V, i7* %layer4_out_V_data_32_V, i7* %layer4_out_V_data_33_V, i7* %layer4_out_V_data_34_V, i7* %layer4_out_V_data_35_V, i7* %layer4_out_V_data_36_V, i7* %layer4_out_V_data_37_V, i7* %layer4_out_V_data_38_V, i7* %layer4_out_V_data_39_V, i7* %layer4_out_V_data_40_V, i7* %layer4_out_V_data_41_V, i7* %layer4_out_V_data_42_V, i7* %layer4_out_V_data_43_V, i7* %layer4_out_V_data_44_V, i7* %layer4_out_V_data_45_V, i7* %layer4_out_V_data_46_V, i7* %layer4_out_V_data_47_V, i7* %layer4_out_V_data_48_V, i7* %layer4_out_V_data_49_V, i7* %layer4_out_V_data_50_V, i7* %layer4_out_V_data_51_V, i7* %layer4_out_V_data_52_V, i7* %layer4_out_V_data_53_V, i7* %layer4_out_V_data_54_V, i7* %layer4_out_V_data_55_V, i7* %layer4_out_V_data_56_V, i7* %layer4_out_V_data_57_V, i7* %layer4_out_V_data_58_V, i7* %layer4_out_V_data_59_V, i7* %layer4_out_V_data_60_V, i7* %layer4_out_V_data_61_V, i7* %layer4_out_V_data_62_V, i7* %layer4_out_V_data_63_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="283" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="224" op_98_bw="0" op_99_bw="0">
<![CDATA[
codeRepl:814  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>"(i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V, i7* %layer4_out_V_data_8_V, i7* %layer4_out_V_data_9_V, i7* %layer4_out_V_data_10_V, i7* %layer4_out_V_data_11_V, i7* %layer4_out_V_data_12_V, i7* %layer4_out_V_data_13_V, i7* %layer4_out_V_data_14_V, i7* %layer4_out_V_data_15_V, i7* %layer4_out_V_data_16_V, i7* %layer4_out_V_data_17_V, i7* %layer4_out_V_data_18_V, i7* %layer4_out_V_data_19_V, i7* %layer4_out_V_data_20_V, i7* %layer4_out_V_data_21_V, i7* %layer4_out_V_data_22_V, i7* %layer4_out_V_data_23_V, i7* %layer4_out_V_data_24_V, i7* %layer4_out_V_data_25_V, i7* %layer4_out_V_data_26_V, i7* %layer4_out_V_data_27_V, i7* %layer4_out_V_data_28_V, i7* %layer4_out_V_data_29_V, i7* %layer4_out_V_data_30_V, i7* %layer4_out_V_data_31_V, i7* %layer4_out_V_data_32_V, i7* %layer4_out_V_data_33_V, i7* %layer4_out_V_data_34_V, i7* %layer4_out_V_data_35_V, i7* %layer4_out_V_data_36_V, i7* %layer4_out_V_data_37_V, i7* %layer4_out_V_data_38_V, i7* %layer4_out_V_data_39_V, i7* %layer4_out_V_data_40_V, i7* %layer4_out_V_data_41_V, i7* %layer4_out_V_data_42_V, i7* %layer4_out_V_data_43_V, i7* %layer4_out_V_data_44_V, i7* %layer4_out_V_data_45_V, i7* %layer4_out_V_data_46_V, i7* %layer4_out_V_data_47_V, i7* %layer4_out_V_data_48_V, i7* %layer4_out_V_data_49_V, i7* %layer4_out_V_data_50_V, i7* %layer4_out_V_data_51_V, i7* %layer4_out_V_data_52_V, i7* %layer4_out_V_data_53_V, i7* %layer4_out_V_data_54_V, i7* %layer4_out_V_data_55_V, i7* %layer4_out_V_data_56_V, i7* %layer4_out_V_data_57_V, i7* %layer4_out_V_data_58_V, i7* %layer4_out_V_data_59_V, i7* %layer4_out_V_data_60_V, i7* %layer4_out_V_data_61_V, i7* %layer4_out_V_data_62_V, i7* %layer4_out_V_data_63_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="284" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="0" op_66_bw="0">
<![CDATA[
codeRepl:815  call fastcc void @"relu<array,array<ap_fixed,32u>,relu_config7>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V, i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V, i7* %layer7_out_V_data_8_V, i7* %layer7_out_V_data_9_V, i7* %layer7_out_V_data_10_V, i7* %layer7_out_V_data_11_V, i7* %layer7_out_V_data_12_V, i7* %layer7_out_V_data_13_V, i7* %layer7_out_V_data_14_V, i7* %layer7_out_V_data_15_V, i7* %layer7_out_V_data_16_V, i7* %layer7_out_V_data_17_V, i7* %layer7_out_V_data_18_V, i7* %layer7_out_V_data_19_V, i7* %layer7_out_V_data_20_V, i7* %layer7_out_V_data_21_V, i7* %layer7_out_V_data_22_V, i7* %layer7_out_V_data_23_V, i7* %layer7_out_V_data_24_V, i7* %layer7_out_V_data_25_V, i7* %layer7_out_V_data_26_V, i7* %layer7_out_V_data_27_V, i7* %layer7_out_V_data_28_V, i7* %layer7_out_V_data_29_V, i7* %layer7_out_V_data_30_V, i7* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="285" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="0" op_66_bw="0">
<![CDATA[
codeRepl:815  call fastcc void @"relu<array,array<ap_fixed,32u>,relu_config7>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V, i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V, i7* %layer7_out_V_data_8_V, i7* %layer7_out_V_data_9_V, i7* %layer7_out_V_data_10_V, i7* %layer7_out_V_data_11_V, i7* %layer7_out_V_data_12_V, i7* %layer7_out_V_data_13_V, i7* %layer7_out_V_data_14_V, i7* %layer7_out_V_data_15_V, i7* %layer7_out_V_data_16_V, i7* %layer7_out_V_data_17_V, i7* %layer7_out_V_data_18_V, i7* %layer7_out_V_data_19_V, i7* %layer7_out_V_data_20_V, i7* %layer7_out_V_data_21_V, i7* %layer7_out_V_data_22_V, i7* %layer7_out_V_data_23_V, i7* %layer7_out_V_data_24_V, i7* %layer7_out_V_data_25_V, i7* %layer7_out_V_data_26_V, i7* %layer7_out_V_data_27_V, i7* %layer7_out_V_data_28_V, i7* %layer7_out_V_data_29_V, i7* %layer7_out_V_data_30_V, i7* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="286" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="1" op_66_bw="111" op_67_bw="0" op_68_bw="0">
<![CDATA[
codeRepl:816  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>"(i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V, i7* %layer7_out_V_data_8_V, i7* %layer7_out_V_data_9_V, i7* %layer7_out_V_data_10_V, i7* %layer7_out_V_data_11_V, i7* %layer7_out_V_data_12_V, i7* %layer7_out_V_data_13_V, i7* %layer7_out_V_data_14_V, i7* %layer7_out_V_data_15_V, i7* %layer7_out_V_data_16_V, i7* %layer7_out_V_data_17_V, i7* %layer7_out_V_data_18_V, i7* %layer7_out_V_data_19_V, i7* %layer7_out_V_data_20_V, i7* %layer7_out_V_data_21_V, i7* %layer7_out_V_data_22_V, i7* %layer7_out_V_data_23_V, i7* %layer7_out_V_data_24_V, i7* %layer7_out_V_data_25_V, i7* %layer7_out_V_data_26_V, i7* %layer7_out_V_data_27_V, i7* %layer7_out_V_data_28_V, i7* %layer7_out_V_data_29_V, i7* %layer7_out_V_data_30_V, i7* %layer7_out_V_data_31_V, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln83"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="287" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="1" op_66_bw="111" op_67_bw="0" op_68_bw="0">
<![CDATA[
codeRepl:816  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>"(i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V, i7* %layer7_out_V_data_8_V, i7* %layer7_out_V_data_9_V, i7* %layer7_out_V_data_10_V, i7* %layer7_out_V_data_11_V, i7* %layer7_out_V_data_12_V, i7* %layer7_out_V_data_13_V, i7* %layer7_out_V_data_14_V, i7* %layer7_out_V_data_15_V, i7* %layer7_out_V_data_16_V, i7* %layer7_out_V_data_17_V, i7* %layer7_out_V_data_18_V, i7* %layer7_out_V_data_19_V, i7* %layer7_out_V_data_20_V, i7* %layer7_out_V_data_21_V, i7* %layer7_out_V_data_22_V, i7* %layer7_out_V_data_23_V, i7* %layer7_out_V_data_24_V, i7* %layer7_out_V_data_25_V, i7* %layer7_out_V_data_26_V, i7* %layer7_out_V_data_27_V, i7* %layer7_out_V_data_28_V, i7* %layer7_out_V_data_29_V, i7* %layer7_out_V_data_30_V, i7* %layer7_out_V_data_31_V, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln83"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="288" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="0" op_66_bw="0">
<![CDATA[
codeRepl:817  call fastcc void @"relu<array,array<ap_fixed,32u>,relu_config10>"(i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln88"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="289" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="0" op_66_bw="0">
<![CDATA[
codeRepl:817  call fastcc void @"relu<array,array<ap_fixed,32u>,relu_config10>"(i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V, i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="call_ln88"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="290" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="35" op_39_bw="0" op_40_bw="0">
<![CDATA[
codeRepl:818  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>"(i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_31_V, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="291" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="35" op_39_bw="0" op_40_bw="0">
<![CDATA[
codeRepl:818  call fastcc void @"dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>"(i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_31_V, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="292" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="18" op_12_bw="18" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl:819  call fastcc void @"softmax<array,array<ap_fixed,5u>,softmax_config13>"(i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer13_out_V_data_0_V, i16* %layer13_out_V_data_1_V, i16* %layer13_out_V_data_2_V, i16* %layer13_out_V_data_3_V, i16* %layer13_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str414, i32 0, i32 0, [1 x i8]* @p_str415, [1 x i8]* @p_str416, [1 x i8]* @p_str417, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str418, [1 x i8]* @p_str419)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str407, i32 0, i32 0, [1 x i8]* @p_str408, [1 x i8]* @p_str409, [1 x i8]* @p_str410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str411, [1 x i8]* @p_str412)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str400, i32 0, i32 0, [1 x i8]* @p_str401, [1 x i8]* @p_str402, [1 x i8]* @p_str403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str404, [1 x i8]* @p_str405)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str393, i32 0, i32 0, [1 x i8]* @p_str394, [1 x i8]* @p_str395, [1 x i8]* @p_str396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str397, [1 x i8]* @p_str398)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i16* %layer13_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str386, i32 0, i32 0, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str390, [1 x i8]* @p_str391)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str379, i32 0, i32 0, [1 x i8]* @p_str380, [1 x i8]* @p_str381, [1 x i8]* @p_str382, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str383, [1 x i8]* @p_str384)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str372, i32 0, i32 0, [1 x i8]* @p_str373, [1 x i8]* @p_str374, [1 x i8]* @p_str375, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str376, [1 x i8]* @p_str377)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str365, i32 0, i32 0, [1 x i8]* @p_str366, [1 x i8]* @p_str367, [1 x i8]* @p_str368, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str369, [1 x i8]* @p_str370)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str358, i32 0, i32 0, [1 x i8]* @p_str359, [1 x i8]* @p_str360, [1 x i8]* @p_str361, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str362, [1 x i8]* @p_str363)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str351, i32 0, i32 0, [1 x i8]* @p_str352, [1 x i8]* @p_str353, [1 x i8]* @p_str354, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str355, [1 x i8]* @p_str356)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str344, i32 0, i32 0, [1 x i8]* @p_str345, [1 x i8]* @p_str346, [1 x i8]* @p_str347, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str348, [1 x i8]* @p_str349)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str337, i32 0, i32 0, [1 x i8]* @p_str338, [1 x i8]* @p_str339, [1 x i8]* @p_str340, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str341, [1 x i8]* @p_str342)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str330, i32 0, i32 0, [1 x i8]* @p_str331, [1 x i8]* @p_str332, [1 x i8]* @p_str333, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str334, [1 x i8]* @p_str335)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str323, i32 0, i32 0, [1 x i8]* @p_str324, [1 x i8]* @p_str325, [1 x i8]* @p_str326, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str327, [1 x i8]* @p_str328)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str316, i32 0, i32 0, [1 x i8]* @p_str317, [1 x i8]* @p_str318, [1 x i8]* @p_str319, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str320, [1 x i8]* @p_str321)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str309, i32 0, i32 0, [1 x i8]* @p_str310, [1 x i8]* @p_str311, [1 x i8]* @p_str312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str313, [1 x i8]* @p_str314)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str302, i32 0, i32 0, [1 x i8]* @p_str303, [1 x i8]* @p_str304, [1 x i8]* @p_str305, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str306, [1 x i8]* @p_str307)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str295, i32 0, i32 0, [1 x i8]* @p_str296, [1 x i8]* @p_str297, [1 x i8]* @p_str298, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str299, [1 x i8]* @p_str300)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str288, i32 0, i32 0, [1 x i8]* @p_str289, [1 x i8]* @p_str290, [1 x i8]* @p_str291, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str292, [1 x i8]* @p_str293)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str281, i32 0, i32 0, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str285, [1 x i8]* @p_str286)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str274, i32 0, i32 0, [1 x i8]* @p_str275, [1 x i8]* @p_str276, [1 x i8]* @p_str277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str278, [1 x i8]* @p_str279)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln33"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:23  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str420, [1 x i8]* @p_str420, i32 1, i32 1, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str421, i32 0, i32 0, [1 x i8]* @p_str422, [1 x i8]* @p_str423, [1 x i8]* @p_str424, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str425, [1 x i8]* @p_str426)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:26  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str427, [1 x i8]* @p_str427, i32 1, i32 1, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str428, i32 0, i32 0, [1 x i8]* @p_str429, [1 x i8]* @p_str430, [1 x i8]* @p_str431, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str432, [1 x i8]* @p_str433)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:29  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str434, [1 x i8]* @p_str434, i32 1, i32 1, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str436, [1 x i8]* @p_str437, [1 x i8]* @p_str438, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str439, [1 x i8]* @p_str440)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:32  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str441, [1 x i8]* @p_str441, i32 1, i32 1, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str442, i32 0, i32 0, [1 x i8]* @p_str443, [1 x i8]* @p_str444, [1 x i8]* @p_str445, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str446, [1 x i8]* @p_str447)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:35  %empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str448, [1 x i8]* @p_str448, i32 1, i32 1, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str449, i32 0, i32 0, [1 x i8]* @p_str450, [1 x i8]* @p_str451, [1 x i8]* @p_str452, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str453, [1 x i8]* @p_str454)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:38  %empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str455, [1 x i8]* @p_str455, i32 1, i32 1, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:39  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str456, i32 0, i32 0, [1 x i8]* @p_str457, [1 x i8]* @p_str458, [1 x i8]* @p_str459, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str460, [1 x i8]* @p_str461)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:41  %empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str462, [1 x i8]* @p_str462, i32 1, i32 1, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:42  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str463, i32 0, i32 0, [1 x i8]* @p_str464, [1 x i8]* @p_str465, [1 x i8]* @p_str466, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str467, [1 x i8]* @p_str468)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:44  %empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str469, [1 x i8]* @p_str469, i32 1, i32 1, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:45  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str470, i32 0, i32 0, [1 x i8]* @p_str471, [1 x i8]* @p_str472, [1 x i8]* @p_str473, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str474, [1 x i8]* @p_str475)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:47  %empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str476, [1 x i8]* @p_str476, i32 1, i32 1, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:48  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str477, i32 0, i32 0, [1 x i8]* @p_str478, [1 x i8]* @p_str479, [1 x i8]* @p_str480, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str481, [1 x i8]* @p_str482)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:50  %empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str483, [1 x i8]* @p_str483, i32 1, i32 1, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:51  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str484, i32 0, i32 0, [1 x i8]* @p_str485, [1 x i8]* @p_str486, [1 x i8]* @p_str487, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str488, [1 x i8]* @p_str489)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:53  %empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str490, [1 x i8]* @p_str490, i32 1, i32 1, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:54  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str491, i32 0, i32 0, [1 x i8]* @p_str492, [1 x i8]* @p_str493, [1 x i8]* @p_str494, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str495, [1 x i8]* @p_str496)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:56  %empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str497, [1 x i8]* @p_str497, i32 1, i32 1, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:57  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str498, i32 0, i32 0, [1 x i8]* @p_str499, [1 x i8]* @p_str500, [1 x i8]* @p_str501, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str502, [1 x i8]* @p_str503)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:59  %empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str504, [1 x i8]* @p_str504, i32 1, i32 1, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:60  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str505, i32 0, i32 0, [1 x i8]* @p_str506, [1 x i8]* @p_str507, [1 x i8]* @p_str508, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str509, [1 x i8]* @p_str510)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:62  %empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str511, [1 x i8]* @p_str511, i32 1, i32 1, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:63  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str512, i32 0, i32 0, [1 x i8]* @p_str513, [1 x i8]* @p_str514, [1 x i8]* @p_str515, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str516, [1 x i8]* @p_str517)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:65  %empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str518, [1 x i8]* @p_str518, i32 1, i32 1, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:66  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str519, i32 0, i32 0, [1 x i8]* @p_str520, [1 x i8]* @p_str521, [1 x i8]* @p_str522, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str523, [1 x i8]* @p_str524)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:68  %empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str525, [1 x i8]* @p_str525, i32 1, i32 1, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:69  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str526, i32 0, i32 0, [1 x i8]* @p_str527, [1 x i8]* @p_str528, [1 x i8]* @p_str529, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str530, [1 x i8]* @p_str531)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:71  %empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str532, [1 x i8]* @p_str532, i32 1, i32 1, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:72  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str533, i32 0, i32 0, [1 x i8]* @p_str534, [1 x i8]* @p_str535, [1 x i8]* @p_str536, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str537, [1 x i8]* @p_str538)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:74  %empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str539, [1 x i8]* @p_str539, i32 1, i32 1, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:75  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str540, i32 0, i32 0, [1 x i8]* @p_str541, [1 x i8]* @p_str542, [1 x i8]* @p_str543, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str544, [1 x i8]* @p_str545)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:77  %empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str546, [1 x i8]* @p_str546, i32 1, i32 1, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:78  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str547, i32 0, i32 0, [1 x i8]* @p_str548, [1 x i8]* @p_str549, [1 x i8]* @p_str550, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str551, [1 x i8]* @p_str552)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:80  %empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str553, [1 x i8]* @p_str553, i32 1, i32 1, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:81  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str554, i32 0, i32 0, [1 x i8]* @p_str555, [1 x i8]* @p_str556, [1 x i8]* @p_str557, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str558, [1 x i8]* @p_str559)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:83  %empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str560, [1 x i8]* @p_str560, i32 1, i32 1, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:84  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str561, i32 0, i32 0, [1 x i8]* @p_str562, [1 x i8]* @p_str563, [1 x i8]* @p_str564, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str565, [1 x i8]* @p_str566)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:86  %empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str567, [1 x i8]* @p_str567, i32 1, i32 1, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:87  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str568, i32 0, i32 0, [1 x i8]* @p_str569, [1 x i8]* @p_str570, [1 x i8]* @p_str571, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str572, [1 x i8]* @p_str573)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:89  %empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str574, [1 x i8]* @p_str574, i32 1, i32 1, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:90  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str575, i32 0, i32 0, [1 x i8]* @p_str576, [1 x i8]* @p_str577, [1 x i8]* @p_str578, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str579, [1 x i8]* @p_str580)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:92  %empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str581, [1 x i8]* @p_str581, i32 1, i32 1, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:93  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str582, i32 0, i32 0, [1 x i8]* @p_str583, [1 x i8]* @p_str584, [1 x i8]* @p_str585, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str586, [1 x i8]* @p_str587)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:95  %empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str588, [1 x i8]* @p_str588, i32 1, i32 1, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:96  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str589, i32 0, i32 0, [1 x i8]* @p_str590, [1 x i8]* @p_str591, [1 x i8]* @p_str592, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str593, [1 x i8]* @p_str594)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:98  %empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str595, [1 x i8]* @p_str595, i32 1, i32 1, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:99  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str596, i32 0, i32 0, [1 x i8]* @p_str597, [1 x i8]* @p_str598, [1 x i8]* @p_str599, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str600, [1 x i8]* @p_str601)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:101  %empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str602, [1 x i8]* @p_str602, i32 1, i32 1, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:102  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str603, i32 0, i32 0, [1 x i8]* @p_str604, [1 x i8]* @p_str605, [1 x i8]* @p_str606, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str607, [1 x i8]* @p_str608)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:104  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str609, [1 x i8]* @p_str609, i32 1, i32 1, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:105  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str610, i32 0, i32 0, [1 x i8]* @p_str611, [1 x i8]* @p_str612, [1 x i8]* @p_str613, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str614, [1 x i8]* @p_str615)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:107  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str616, [1 x i8]* @p_str616, i32 1, i32 1, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:108  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str617, i32 0, i32 0, [1 x i8]* @p_str618, [1 x i8]* @p_str619, [1 x i8]* @p_str620, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str621, [1 x i8]* @p_str622)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:110  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str623, [1 x i8]* @p_str623, i32 1, i32 1, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:111  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str624, i32 0, i32 0, [1 x i8]* @p_str625, [1 x i8]* @p_str626, [1 x i8]* @p_str627, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str628, [1 x i8]* @p_str629)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:113  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str630, [1 x i8]* @p_str630, i32 1, i32 1, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:114  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str631, i32 0, i32 0, [1 x i8]* @p_str632, [1 x i8]* @p_str633, [1 x i8]* @p_str634, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str635, [1 x i8]* @p_str636)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:116  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str637, [1 x i8]* @p_str637, i32 1, i32 1, i16* %layer2_out_V_data_31_V, i16* %layer2_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:117  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str638, i32 0, i32 0, [1 x i8]* @p_str639, [1 x i8]* @p_str640, [1 x i8]* @p_str641, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str642, [1 x i8]* @p_str643)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:119  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str644, [1 x i8]* @p_str644, i32 1, i32 1, i16* %layer2_out_V_data_32_V, i16* %layer2_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:120  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str645, i32 0, i32 0, [1 x i8]* @p_str646, [1 x i8]* @p_str647, [1 x i8]* @p_str648, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str649, [1 x i8]* @p_str650)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:122  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str651, [1 x i8]* @p_str651, i32 1, i32 1, i16* %layer2_out_V_data_33_V, i16* %layer2_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:123  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str652, i32 0, i32 0, [1 x i8]* @p_str653, [1 x i8]* @p_str654, [1 x i8]* @p_str655, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str656, [1 x i8]* @p_str657)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:125  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str658, [1 x i8]* @p_str658, i32 1, i32 1, i16* %layer2_out_V_data_34_V, i16* %layer2_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:126  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str659, i32 0, i32 0, [1 x i8]* @p_str660, [1 x i8]* @p_str661, [1 x i8]* @p_str662, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str663, [1 x i8]* @p_str664)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:128  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str665, [1 x i8]* @p_str665, i32 1, i32 1, i16* %layer2_out_V_data_35_V, i16* %layer2_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:129  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str666, i32 0, i32 0, [1 x i8]* @p_str667, [1 x i8]* @p_str668, [1 x i8]* @p_str669, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str670, [1 x i8]* @p_str671)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:131  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str672, [1 x i8]* @p_str672, i32 1, i32 1, i16* %layer2_out_V_data_36_V, i16* %layer2_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:132  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str673, i32 0, i32 0, [1 x i8]* @p_str674, [1 x i8]* @p_str675, [1 x i8]* @p_str676, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str677, [1 x i8]* @p_str678)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:134  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str679, [1 x i8]* @p_str679, i32 1, i32 1, i16* %layer2_out_V_data_37_V, i16* %layer2_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:135  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str680, i32 0, i32 0, [1 x i8]* @p_str681, [1 x i8]* @p_str682, [1 x i8]* @p_str683, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str684, [1 x i8]* @p_str685)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:137  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str686, [1 x i8]* @p_str686, i32 1, i32 1, i16* %layer2_out_V_data_38_V, i16* %layer2_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:138  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str687, i32 0, i32 0, [1 x i8]* @p_str688, [1 x i8]* @p_str689, [1 x i8]* @p_str690, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str691, [1 x i8]* @p_str692)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:140  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str693, [1 x i8]* @p_str693, i32 1, i32 1, i16* %layer2_out_V_data_39_V, i16* %layer2_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:141  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str694, i32 0, i32 0, [1 x i8]* @p_str695, [1 x i8]* @p_str696, [1 x i8]* @p_str697, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str698, [1 x i8]* @p_str699)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:143  %empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str700, [1 x i8]* @p_str700, i32 1, i32 1, i16* %layer2_out_V_data_40_V, i16* %layer2_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:144  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str701, i32 0, i32 0, [1 x i8]* @p_str702, [1 x i8]* @p_str703, [1 x i8]* @p_str704, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str705, [1 x i8]* @p_str706)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:146  %empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str707, [1 x i8]* @p_str707, i32 1, i32 1, i16* %layer2_out_V_data_41_V, i16* %layer2_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:147  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str708, i32 0, i32 0, [1 x i8]* @p_str709, [1 x i8]* @p_str710, [1 x i8]* @p_str711, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str712, [1 x i8]* @p_str713)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:149  %empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str714, [1 x i8]* @p_str714, i32 1, i32 1, i16* %layer2_out_V_data_42_V, i16* %layer2_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:150  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str715, i32 0, i32 0, [1 x i8]* @p_str716, [1 x i8]* @p_str717, [1 x i8]* @p_str718, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str719, [1 x i8]* @p_str720)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:152  %empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str721, [1 x i8]* @p_str721, i32 1, i32 1, i16* %layer2_out_V_data_43_V, i16* %layer2_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:153  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str722, i32 0, i32 0, [1 x i8]* @p_str723, [1 x i8]* @p_str724, [1 x i8]* @p_str725, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str726, [1 x i8]* @p_str727)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:155  %empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str728, [1 x i8]* @p_str728, i32 1, i32 1, i16* %layer2_out_V_data_44_V, i16* %layer2_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:156  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str729, i32 0, i32 0, [1 x i8]* @p_str730, [1 x i8]* @p_str731, [1 x i8]* @p_str732, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str733, [1 x i8]* @p_str734)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:158  %empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str735, [1 x i8]* @p_str735, i32 1, i32 1, i16* %layer2_out_V_data_45_V, i16* %layer2_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:159  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str736, i32 0, i32 0, [1 x i8]* @p_str737, [1 x i8]* @p_str738, [1 x i8]* @p_str739, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str740, [1 x i8]* @p_str741)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:161  %empty_117 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str742, [1 x i8]* @p_str742, i32 1, i32 1, i16* %layer2_out_V_data_46_V, i16* %layer2_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:162  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str743, i32 0, i32 0, [1 x i8]* @p_str744, [1 x i8]* @p_str745, [1 x i8]* @p_str746, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str747, [1 x i8]* @p_str748)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:164  %empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str749, [1 x i8]* @p_str749, i32 1, i32 1, i16* %layer2_out_V_data_47_V, i16* %layer2_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:165  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str750, i32 0, i32 0, [1 x i8]* @p_str751, [1 x i8]* @p_str752, [1 x i8]* @p_str753, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str754, [1 x i8]* @p_str755)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:167  %empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str756, [1 x i8]* @p_str756, i32 1, i32 1, i16* %layer2_out_V_data_48_V, i16* %layer2_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:168  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str757, i32 0, i32 0, [1 x i8]* @p_str758, [1 x i8]* @p_str759, [1 x i8]* @p_str760, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str761, [1 x i8]* @p_str762)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:170  %empty_120 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str763, [1 x i8]* @p_str763, i32 1, i32 1, i16* %layer2_out_V_data_49_V, i16* %layer2_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:171  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str764, i32 0, i32 0, [1 x i8]* @p_str765, [1 x i8]* @p_str766, [1 x i8]* @p_str767, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str768, [1 x i8]* @p_str769)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:173  %empty_121 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str770, [1 x i8]* @p_str770, i32 1, i32 1, i16* %layer2_out_V_data_50_V, i16* %layer2_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:174  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str771, i32 0, i32 0, [1 x i8]* @p_str772, [1 x i8]* @p_str773, [1 x i8]* @p_str774, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str775, [1 x i8]* @p_str776)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:176  %empty_122 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str777, [1 x i8]* @p_str777, i32 1, i32 1, i16* %layer2_out_V_data_51_V, i16* %layer2_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:177  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str778, i32 0, i32 0, [1 x i8]* @p_str779, [1 x i8]* @p_str780, [1 x i8]* @p_str781, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str782, [1 x i8]* @p_str783)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:179  %empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str784, [1 x i8]* @p_str784, i32 1, i32 1, i16* %layer2_out_V_data_52_V, i16* %layer2_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:180  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str785, i32 0, i32 0, [1 x i8]* @p_str786, [1 x i8]* @p_str787, [1 x i8]* @p_str788, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str789, [1 x i8]* @p_str790)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:182  %empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str791, [1 x i8]* @p_str791, i32 1, i32 1, i16* %layer2_out_V_data_53_V, i16* %layer2_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:183  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str792, i32 0, i32 0, [1 x i8]* @p_str793, [1 x i8]* @p_str794, [1 x i8]* @p_str795, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str796, [1 x i8]* @p_str797)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:185  %empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str798, [1 x i8]* @p_str798, i32 1, i32 1, i16* %layer2_out_V_data_54_V, i16* %layer2_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:186  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str799, i32 0, i32 0, [1 x i8]* @p_str800, [1 x i8]* @p_str801, [1 x i8]* @p_str802, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str803, [1 x i8]* @p_str804)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:188  %empty_126 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str805, [1 x i8]* @p_str805, i32 1, i32 1, i16* %layer2_out_V_data_55_V, i16* %layer2_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:189  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str806, i32 0, i32 0, [1 x i8]* @p_str807, [1 x i8]* @p_str808, [1 x i8]* @p_str809, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str810, [1 x i8]* @p_str811)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:191  %empty_127 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str812, [1 x i8]* @p_str812, i32 1, i32 1, i16* %layer2_out_V_data_56_V, i16* %layer2_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:192  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str813, i32 0, i32 0, [1 x i8]* @p_str814, [1 x i8]* @p_str815, [1 x i8]* @p_str816, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str817, [1 x i8]* @p_str818)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:194  %empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str819, [1 x i8]* @p_str819, i32 1, i32 1, i16* %layer2_out_V_data_57_V, i16* %layer2_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:195  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str820, i32 0, i32 0, [1 x i8]* @p_str821, [1 x i8]* @p_str822, [1 x i8]* @p_str823, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str824, [1 x i8]* @p_str825)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:197  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str826, [1 x i8]* @p_str826, i32 1, i32 1, i16* %layer2_out_V_data_58_V, i16* %layer2_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:198  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str827, i32 0, i32 0, [1 x i8]* @p_str828, [1 x i8]* @p_str829, [1 x i8]* @p_str830, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str831, [1 x i8]* @p_str832)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:200  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str833, [1 x i8]* @p_str833, i32 1, i32 1, i16* %layer2_out_V_data_59_V, i16* %layer2_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:201  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str834, i32 0, i32 0, [1 x i8]* @p_str835, [1 x i8]* @p_str836, [1 x i8]* @p_str837, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str838, [1 x i8]* @p_str839)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:203  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str840, [1 x i8]* @p_str840, i32 1, i32 1, i16* %layer2_out_V_data_60_V, i16* %layer2_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:204  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str841, i32 0, i32 0, [1 x i8]* @p_str842, [1 x i8]* @p_str843, [1 x i8]* @p_str844, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str845, [1 x i8]* @p_str846)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:206  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str847, [1 x i8]* @p_str847, i32 1, i32 1, i16* %layer2_out_V_data_61_V, i16* %layer2_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:207  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str848, i32 0, i32 0, [1 x i8]* @p_str849, [1 x i8]* @p_str850, [1 x i8]* @p_str851, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str852, [1 x i8]* @p_str853)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:209  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str854, [1 x i8]* @p_str854, i32 1, i32 1, i16* %layer2_out_V_data_62_V, i16* %layer2_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:210  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str855, i32 0, i32 0, [1 x i8]* @p_str856, [1 x i8]* @p_str857, [1 x i8]* @p_str858, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str859, [1 x i8]* @p_str860)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:212  %empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer2_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str861, [1 x i8]* @p_str861, i32 1, i32 1, i16* %layer2_out_V_data_63_V, i16* %layer2_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:213  call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str862, i32 0, i32 0, [1 x i8]* @p_str863, [1 x i8]* @p_str864, [1 x i8]* @p_str865, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str866, [1 x i8]* @p_str867)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:215  %empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str868, [1 x i8]* @p_str868, i32 1, i32 1, i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:216  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str869, i32 0, i32 0, [1 x i8]* @p_str870, [1 x i8]* @p_str871, [1 x i8]* @p_str872, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str873, [1 x i8]* @p_str874)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:218  %empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str875, [1 x i8]* @p_str875, i32 1, i32 1, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:219  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str876, i32 0, i32 0, [1 x i8]* @p_str877, [1 x i8]* @p_str878, [1 x i8]* @p_str879, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str880, [1 x i8]* @p_str881)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:221  %empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str882, [1 x i8]* @p_str882, i32 1, i32 1, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:222  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str883, i32 0, i32 0, [1 x i8]* @p_str884, [1 x i8]* @p_str885, [1 x i8]* @p_str886, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str887, [1 x i8]* @p_str888)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:224  %empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str889, [1 x i8]* @p_str889, i32 1, i32 1, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:225  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str890, i32 0, i32 0, [1 x i8]* @p_str891, [1 x i8]* @p_str892, [1 x i8]* @p_str893, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str894, [1 x i8]* @p_str895)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:227  %empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str896, [1 x i8]* @p_str896, i32 1, i32 1, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:228  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str897, i32 0, i32 0, [1 x i8]* @p_str898, [1 x i8]* @p_str899, [1 x i8]* @p_str900, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str901, [1 x i8]* @p_str902)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:230  %empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str903, [1 x i8]* @p_str903, i32 1, i32 1, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:231  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str904, i32 0, i32 0, [1 x i8]* @p_str905, [1 x i8]* @p_str906, [1 x i8]* @p_str907, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str908, [1 x i8]* @p_str909)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:233  %empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str910, [1 x i8]* @p_str910, i32 1, i32 1, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:234  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str911, i32 0, i32 0, [1 x i8]* @p_str912, [1 x i8]* @p_str913, [1 x i8]* @p_str914, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str915, [1 x i8]* @p_str916)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:236  %empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str917, [1 x i8]* @p_str917, i32 1, i32 1, i7* %layer4_out_V_data_7_V, i7* %layer4_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:237  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str918, i32 0, i32 0, [1 x i8]* @p_str919, [1 x i8]* @p_str920, [1 x i8]* @p_str921, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str922, [1 x i8]* @p_str923)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:239  %empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str924, [1 x i8]* @p_str924, i32 1, i32 1, i7* %layer4_out_V_data_8_V, i7* %layer4_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:240  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str925, i32 0, i32 0, [1 x i8]* @p_str926, [1 x i8]* @p_str927, [1 x i8]* @p_str928, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str929, [1 x i8]* @p_str930)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:242  %empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, i32 1, i32 1, i7* %layer4_out_V_data_9_V, i7* %layer4_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:243  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str932, i32 0, i32 0, [1 x i8]* @p_str933, [1 x i8]* @p_str934, [1 x i8]* @p_str935, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str936, [1 x i8]* @p_str937)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:245  %empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str938, [1 x i8]* @p_str938, i32 1, i32 1, i7* %layer4_out_V_data_10_V, i7* %layer4_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:246  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str939, i32 0, i32 0, [1 x i8]* @p_str940, [1 x i8]* @p_str941, [1 x i8]* @p_str942, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str943, [1 x i8]* @p_str944)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:248  %empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str945, [1 x i8]* @p_str945, i32 1, i32 1, i7* %layer4_out_V_data_11_V, i7* %layer4_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:249  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str946, i32 0, i32 0, [1 x i8]* @p_str947, [1 x i8]* @p_str948, [1 x i8]* @p_str949, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str950, [1 x i8]* @p_str951)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:251  %empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str952, [1 x i8]* @p_str952, i32 1, i32 1, i7* %layer4_out_V_data_12_V, i7* %layer4_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:252  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str953, i32 0, i32 0, [1 x i8]* @p_str954, [1 x i8]* @p_str955, [1 x i8]* @p_str956, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str957, [1 x i8]* @p_str958)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:254  %empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str959, [1 x i8]* @p_str959, i32 1, i32 1, i7* %layer4_out_V_data_13_V, i7* %layer4_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:255  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str960, i32 0, i32 0, [1 x i8]* @p_str961, [1 x i8]* @p_str962, [1 x i8]* @p_str963, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str964, [1 x i8]* @p_str965)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:257  %empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str966, [1 x i8]* @p_str966, i32 1, i32 1, i7* %layer4_out_V_data_14_V, i7* %layer4_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:258  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str967, i32 0, i32 0, [1 x i8]* @p_str968, [1 x i8]* @p_str969, [1 x i8]* @p_str970, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str971, [1 x i8]* @p_str972)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:260  %empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str973, [1 x i8]* @p_str973, i32 1, i32 1, i7* %layer4_out_V_data_15_V, i7* %layer4_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:261  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str974, i32 0, i32 0, [1 x i8]* @p_str975, [1 x i8]* @p_str976, [1 x i8]* @p_str977, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str978, [1 x i8]* @p_str979)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:263  %empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str980, [1 x i8]* @p_str980, i32 1, i32 1, i7* %layer4_out_V_data_16_V, i7* %layer4_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:264  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str981, i32 0, i32 0, [1 x i8]* @p_str982, [1 x i8]* @p_str983, [1 x i8]* @p_str984, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str985, [1 x i8]* @p_str986)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:266  %empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str987, [1 x i8]* @p_str987, i32 1, i32 1, i7* %layer4_out_V_data_17_V, i7* %layer4_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:267  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str988, i32 0, i32 0, [1 x i8]* @p_str989, [1 x i8]* @p_str990, [1 x i8]* @p_str991, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str992, [1 x i8]* @p_str993)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:269  %empty_153 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str994, [1 x i8]* @p_str994, i32 1, i32 1, i7* %layer4_out_V_data_18_V, i7* %layer4_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:270  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str995, i32 0, i32 0, [1 x i8]* @p_str996, [1 x i8]* @p_str997, [1 x i8]* @p_str998, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str999, [1 x i8]* @p_str1000)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:272  %empty_154 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1001, [1 x i8]* @p_str1001, i32 1, i32 1, i7* %layer4_out_V_data_19_V, i7* %layer4_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:273  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1002, i32 0, i32 0, [1 x i8]* @p_str1003, [1 x i8]* @p_str1004, [1 x i8]* @p_str1005, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1006, [1 x i8]* @p_str1007)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:275  %empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1008, [1 x i8]* @p_str1008, i32 1, i32 1, i7* %layer4_out_V_data_20_V, i7* %layer4_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:276  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1009, i32 0, i32 0, [1 x i8]* @p_str1010, [1 x i8]* @p_str1011, [1 x i8]* @p_str1012, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1013, [1 x i8]* @p_str1014)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:278  %empty_156 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1015, [1 x i8]* @p_str1015, i32 1, i32 1, i7* %layer4_out_V_data_21_V, i7* %layer4_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:279  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1016, i32 0, i32 0, [1 x i8]* @p_str1017, [1 x i8]* @p_str1018, [1 x i8]* @p_str1019, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1020, [1 x i8]* @p_str1021)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:281  %empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1022, [1 x i8]* @p_str1022, i32 1, i32 1, i7* %layer4_out_V_data_22_V, i7* %layer4_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:282  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1023, i32 0, i32 0, [1 x i8]* @p_str1024, [1 x i8]* @p_str1025, [1 x i8]* @p_str1026, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1027, [1 x i8]* @p_str1028)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:284  %empty_158 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1029, [1 x i8]* @p_str1029, i32 1, i32 1, i7* %layer4_out_V_data_23_V, i7* %layer4_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:285  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1030, i32 0, i32 0, [1 x i8]* @p_str1031, [1 x i8]* @p_str1032, [1 x i8]* @p_str1033, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1034, [1 x i8]* @p_str1035)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:287  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1036, [1 x i8]* @p_str1036, i32 1, i32 1, i7* %layer4_out_V_data_24_V, i7* %layer4_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:288  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1037, i32 0, i32 0, [1 x i8]* @p_str1038, [1 x i8]* @p_str1039, [1 x i8]* @p_str1040, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1041, [1 x i8]* @p_str1042)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:290  %empty_160 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1043, [1 x i8]* @p_str1043, i32 1, i32 1, i7* %layer4_out_V_data_25_V, i7* %layer4_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:291  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1044, i32 0, i32 0, [1 x i8]* @p_str1045, [1 x i8]* @p_str1046, [1 x i8]* @p_str1047, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1048, [1 x i8]* @p_str1049)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:293  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1050, [1 x i8]* @p_str1050, i32 1, i32 1, i7* %layer4_out_V_data_26_V, i7* %layer4_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:294  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1051, i32 0, i32 0, [1 x i8]* @p_str1052, [1 x i8]* @p_str1053, [1 x i8]* @p_str1054, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1055, [1 x i8]* @p_str1056)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:296  %empty_162 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1057, [1 x i8]* @p_str1057, i32 1, i32 1, i7* %layer4_out_V_data_27_V, i7* %layer4_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:297  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1058, i32 0, i32 0, [1 x i8]* @p_str1059, [1 x i8]* @p_str1060, [1 x i8]* @p_str1061, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1062, [1 x i8]* @p_str1063)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:299  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1064, [1 x i8]* @p_str1064, i32 1, i32 1, i7* %layer4_out_V_data_28_V, i7* %layer4_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:300  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1065, i32 0, i32 0, [1 x i8]* @p_str1066, [1 x i8]* @p_str1067, [1 x i8]* @p_str1068, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1069, [1 x i8]* @p_str1070)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:302  %empty_164 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1071, [1 x i8]* @p_str1071, i32 1, i32 1, i7* %layer4_out_V_data_29_V, i7* %layer4_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:303  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1072, i32 0, i32 0, [1 x i8]* @p_str1073, [1 x i8]* @p_str1074, [1 x i8]* @p_str1075, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1076, [1 x i8]* @p_str1077)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:305  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1078, [1 x i8]* @p_str1078, i32 1, i32 1, i7* %layer4_out_V_data_30_V, i7* %layer4_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:306  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1079, i32 0, i32 0, [1 x i8]* @p_str1080, [1 x i8]* @p_str1081, [1 x i8]* @p_str1082, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1083, [1 x i8]* @p_str1084)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:308  %empty_166 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1085, [1 x i8]* @p_str1085, i32 1, i32 1, i7* %layer4_out_V_data_31_V, i7* %layer4_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:309  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1086, i32 0, i32 0, [1 x i8]* @p_str1087, [1 x i8]* @p_str1088, [1 x i8]* @p_str1089, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1090, [1 x i8]* @p_str1091)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:311  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str1092, [1 x i8]* @p_str1092, i32 1, i32 1, i7* %layer4_out_V_data_32_V, i7* %layer4_out_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:312  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1093, i32 0, i32 0, [1 x i8]* @p_str1094, [1 x i8]* @p_str1095, [1 x i8]* @p_str1096, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1097, [1 x i8]* @p_str1098)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:314  %empty_168 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str1099, [1 x i8]* @p_str1099, i32 1, i32 1, i7* %layer4_out_V_data_33_V, i7* %layer4_out_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:315  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1100, i32 0, i32 0, [1 x i8]* @p_str1101, [1 x i8]* @p_str1102, [1 x i8]* @p_str1103, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1104, [1 x i8]* @p_str1105)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:317  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str1106, [1 x i8]* @p_str1106, i32 1, i32 1, i7* %layer4_out_V_data_34_V, i7* %layer4_out_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:318  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1107, i32 0, i32 0, [1 x i8]* @p_str1108, [1 x i8]* @p_str1109, [1 x i8]* @p_str1110, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1111, [1 x i8]* @p_str1112)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:320  %empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str1113, [1 x i8]* @p_str1113, i32 1, i32 1, i7* %layer4_out_V_data_35_V, i7* %layer4_out_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:321  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1114, i32 0, i32 0, [1 x i8]* @p_str1115, [1 x i8]* @p_str1116, [1 x i8]* @p_str1117, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1118, [1 x i8]* @p_str1119)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:323  %empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str1120, [1 x i8]* @p_str1120, i32 1, i32 1, i7* %layer4_out_V_data_36_V, i7* %layer4_out_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:324  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1121, i32 0, i32 0, [1 x i8]* @p_str1122, [1 x i8]* @p_str1123, [1 x i8]* @p_str1124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1125, [1 x i8]* @p_str1126)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:326  %empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str1127, [1 x i8]* @p_str1127, i32 1, i32 1, i7* %layer4_out_V_data_37_V, i7* %layer4_out_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:327  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1128, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1130, [1 x i8]* @p_str1131, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1132, [1 x i8]* @p_str1133)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:329  %empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str1134, [1 x i8]* @p_str1134, i32 1, i32 1, i7* %layer4_out_V_data_38_V, i7* %layer4_out_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:330  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1135, i32 0, i32 0, [1 x i8]* @p_str1136, [1 x i8]* @p_str1137, [1 x i8]* @p_str1138, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1139, [1 x i8]* @p_str1140)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:332  %empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str1141, [1 x i8]* @p_str1141, i32 1, i32 1, i7* %layer4_out_V_data_39_V, i7* %layer4_out_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:333  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1142, i32 0, i32 0, [1 x i8]* @p_str1143, [1 x i8]* @p_str1144, [1 x i8]* @p_str1145, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1146, [1 x i8]* @p_str1147)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:335  %empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str1148, [1 x i8]* @p_str1148, i32 1, i32 1, i7* %layer4_out_V_data_40_V, i7* %layer4_out_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:336  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1149, i32 0, i32 0, [1 x i8]* @p_str1150, [1 x i8]* @p_str1151, [1 x i8]* @p_str1152, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1153, [1 x i8]* @p_str1154)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:338  %empty_176 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str1155, [1 x i8]* @p_str1155, i32 1, i32 1, i7* %layer4_out_V_data_41_V, i7* %layer4_out_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:339  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1156, i32 0, i32 0, [1 x i8]* @p_str1157, [1 x i8]* @p_str1158, [1 x i8]* @p_str1159, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1160, [1 x i8]* @p_str1161)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:341  %empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str1162, [1 x i8]* @p_str1162, i32 1, i32 1, i7* %layer4_out_V_data_42_V, i7* %layer4_out_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:342  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1163, i32 0, i32 0, [1 x i8]* @p_str1164, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1167, [1 x i8]* @p_str1168)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:344  %empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str1169, [1 x i8]* @p_str1169, i32 1, i32 1, i7* %layer4_out_V_data_43_V, i7* %layer4_out_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:345  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1170, i32 0, i32 0, [1 x i8]* @p_str1171, [1 x i8]* @p_str1172, [1 x i8]* @p_str1173, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1174, [1 x i8]* @p_str1175)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:347  %empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str1176, [1 x i8]* @p_str1176, i32 1, i32 1, i7* %layer4_out_V_data_44_V, i7* %layer4_out_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:348  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1177, i32 0, i32 0, [1 x i8]* @p_str1178, [1 x i8]* @p_str1179, [1 x i8]* @p_str1180, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1181, [1 x i8]* @p_str1182)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:350  %empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str1183, [1 x i8]* @p_str1183, i32 1, i32 1, i7* %layer4_out_V_data_45_V, i7* %layer4_out_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:351  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1184, i32 0, i32 0, [1 x i8]* @p_str1185, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1188, [1 x i8]* @p_str1189)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:353  %empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str1190, [1 x i8]* @p_str1190, i32 1, i32 1, i7* %layer4_out_V_data_46_V, i7* %layer4_out_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:354  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1191, i32 0, i32 0, [1 x i8]* @p_str1192, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1195, [1 x i8]* @p_str1196)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:356  %empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str1197, [1 x i8]* @p_str1197, i32 1, i32 1, i7* %layer4_out_V_data_47_V, i7* %layer4_out_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:357  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1198, i32 0, i32 0, [1 x i8]* @p_str1199, [1 x i8]* @p_str1200, [1 x i8]* @p_str1201, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1202, [1 x i8]* @p_str1203)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:359  %empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str1204, [1 x i8]* @p_str1204, i32 1, i32 1, i7* %layer4_out_V_data_48_V, i7* %layer4_out_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:360  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1205, i32 0, i32 0, [1 x i8]* @p_str1206, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1209, [1 x i8]* @p_str1210)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:362  %empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str1211, [1 x i8]* @p_str1211, i32 1, i32 1, i7* %layer4_out_V_data_49_V, i7* %layer4_out_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:363  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1212, i32 0, i32 0, [1 x i8]* @p_str1213, [1 x i8]* @p_str1214, [1 x i8]* @p_str1215, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1216, [1 x i8]* @p_str1217)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:365  %empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str1218, [1 x i8]* @p_str1218, i32 1, i32 1, i7* %layer4_out_V_data_50_V, i7* %layer4_out_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:366  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1219, i32 0, i32 0, [1 x i8]* @p_str1220, [1 x i8]* @p_str1221, [1 x i8]* @p_str1222, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1223, [1 x i8]* @p_str1224)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:368  %empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str1225, [1 x i8]* @p_str1225, i32 1, i32 1, i7* %layer4_out_V_data_51_V, i7* %layer4_out_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:369  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1226, i32 0, i32 0, [1 x i8]* @p_str1227, [1 x i8]* @p_str1228, [1 x i8]* @p_str1229, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1230, [1 x i8]* @p_str1231)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:371  %empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str1232, [1 x i8]* @p_str1232, i32 1, i32 1, i7* %layer4_out_V_data_52_V, i7* %layer4_out_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:372  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1233, i32 0, i32 0, [1 x i8]* @p_str1234, [1 x i8]* @p_str1235, [1 x i8]* @p_str1236, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1237, [1 x i8]* @p_str1238)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:374  %empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str1239, [1 x i8]* @p_str1239, i32 1, i32 1, i7* %layer4_out_V_data_53_V, i7* %layer4_out_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:375  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1240, i32 0, i32 0, [1 x i8]* @p_str1241, [1 x i8]* @p_str1242, [1 x i8]* @p_str1243, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1244, [1 x i8]* @p_str1245)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:377  %empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str1246, [1 x i8]* @p_str1246, i32 1, i32 1, i7* %layer4_out_V_data_54_V, i7* %layer4_out_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:378  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1247, i32 0, i32 0, [1 x i8]* @p_str1248, [1 x i8]* @p_str1249, [1 x i8]* @p_str1250, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1251, [1 x i8]* @p_str1252)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:380  %empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str1253, [1 x i8]* @p_str1253, i32 1, i32 1, i7* %layer4_out_V_data_55_V, i7* %layer4_out_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:381  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1254, i32 0, i32 0, [1 x i8]* @p_str1255, [1 x i8]* @p_str1256, [1 x i8]* @p_str1257, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1258, [1 x i8]* @p_str1259)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:383  %empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str1260, [1 x i8]* @p_str1260, i32 1, i32 1, i7* %layer4_out_V_data_56_V, i7* %layer4_out_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:384  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1261, i32 0, i32 0, [1 x i8]* @p_str1262, [1 x i8]* @p_str1263, [1 x i8]* @p_str1264, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1265, [1 x i8]* @p_str1266)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:386  %empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str1267, [1 x i8]* @p_str1267, i32 1, i32 1, i7* %layer4_out_V_data_57_V, i7* %layer4_out_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:387  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1268, i32 0, i32 0, [1 x i8]* @p_str1269, [1 x i8]* @p_str1270, [1 x i8]* @p_str1271, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1272, [1 x i8]* @p_str1273)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:389  %empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str1274, [1 x i8]* @p_str1274, i32 1, i32 1, i7* %layer4_out_V_data_58_V, i7* %layer4_out_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:390  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1275, i32 0, i32 0, [1 x i8]* @p_str1276, [1 x i8]* @p_str1277, [1 x i8]* @p_str1278, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1279, [1 x i8]* @p_str1280)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:392  %empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str1281, [1 x i8]* @p_str1281, i32 1, i32 1, i7* %layer4_out_V_data_59_V, i7* %layer4_out_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:393  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1282, i32 0, i32 0, [1 x i8]* @p_str1283, [1 x i8]* @p_str1284, [1 x i8]* @p_str1285, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1286, [1 x i8]* @p_str1287)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:395  %empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str1288, [1 x i8]* @p_str1288, i32 1, i32 1, i7* %layer4_out_V_data_60_V, i7* %layer4_out_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:396  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1289, i32 0, i32 0, [1 x i8]* @p_str1290, [1 x i8]* @p_str1291, [1 x i8]* @p_str1292, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1293, [1 x i8]* @p_str1294)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:398  %empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str1295, [1 x i8]* @p_str1295, i32 1, i32 1, i7* %layer4_out_V_data_61_V, i7* %layer4_out_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:399  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1296, i32 0, i32 0, [1 x i8]* @p_str1297, [1 x i8]* @p_str1298, [1 x i8]* @p_str1299, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1300, [1 x i8]* @p_str1301)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:401  %empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str1302, [1 x i8]* @p_str1302, i32 1, i32 1, i7* %layer4_out_V_data_62_V, i7* %layer4_out_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:402  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1303, i32 0, i32 0, [1 x i8]* @p_str1304, [1 x i8]* @p_str1305, [1 x i8]* @p_str1306, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1307, [1 x i8]* @p_str1308)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:404  %empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer4_out_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str1309, [1 x i8]* @p_str1309, i32 1, i32 1, i7* %layer4_out_V_data_63_V, i7* %layer4_out_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:405  call void (...)* @_ssdm_op_SpecInterface(i7* %layer4_out_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1310, i32 0, i32 0, [1 x i8]* @p_str1311, [1 x i8]* @p_str1312, [1 x i8]* @p_str1313, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1314, [1 x i8]* @p_str1315)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:407  %empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1316, [1 x i8]* @p_str1316, i32 1, i32 1, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:408  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1317, i32 0, i32 0, [1 x i8]* @p_str1318, [1 x i8]* @p_str1319, [1 x i8]* @p_str1320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1321, [1 x i8]* @p_str1322)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:410  %empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1323, [1 x i8]* @p_str1323, i32 1, i32 1, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:411  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1324, i32 0, i32 0, [1 x i8]* @p_str1325, [1 x i8]* @p_str1326, [1 x i8]* @p_str1327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1328, [1 x i8]* @p_str1329)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:413  %empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1330, [1 x i8]* @p_str1330, i32 1, i32 1, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:414  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1331, i32 0, i32 0, [1 x i8]* @p_str1332, [1 x i8]* @p_str1333, [1 x i8]* @p_str1334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1335, [1 x i8]* @p_str1336)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:416  %empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1337, [1 x i8]* @p_str1337, i32 1, i32 1, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:417  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1338, i32 0, i32 0, [1 x i8]* @p_str1339, [1 x i8]* @p_str1340, [1 x i8]* @p_str1341, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1342, [1 x i8]* @p_str1343)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:419  %empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1344, [1 x i8]* @p_str1344, i32 1, i32 1, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:420  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1345, i32 0, i32 0, [1 x i8]* @p_str1346, [1 x i8]* @p_str1347, [1 x i8]* @p_str1348, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1349, [1 x i8]* @p_str1350)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:422  %empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1351, [1 x i8]* @p_str1351, i32 1, i32 1, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:423  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1352, i32 0, i32 0, [1 x i8]* @p_str1353, [1 x i8]* @p_str1354, [1 x i8]* @p_str1355, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1356, [1 x i8]* @p_str1357)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:425  %empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1358, [1 x i8]* @p_str1358, i32 1, i32 1, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:426  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1359, i32 0, i32 0, [1 x i8]* @p_str1360, [1 x i8]* @p_str1361, [1 x i8]* @p_str1362, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1363, [1 x i8]* @p_str1364)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:428  %empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1365, [1 x i8]* @p_str1365, i32 1, i32 1, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:429  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1366, i32 0, i32 0, [1 x i8]* @p_str1367, [1 x i8]* @p_str1368, [1 x i8]* @p_str1369, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1370, [1 x i8]* @p_str1371)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:431  %empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1372, [1 x i8]* @p_str1372, i32 1, i32 1, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:432  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1373, i32 0, i32 0, [1 x i8]* @p_str1374, [1 x i8]* @p_str1375, [1 x i8]* @p_str1376, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1377, [1 x i8]* @p_str1378)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:434  %empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1379, [1 x i8]* @p_str1379, i32 1, i32 1, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:435  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1380, i32 0, i32 0, [1 x i8]* @p_str1381, [1 x i8]* @p_str1382, [1 x i8]* @p_str1383, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1384, [1 x i8]* @p_str1385)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:437  %empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1386, [1 x i8]* @p_str1386, i32 1, i32 1, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:438  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1387, i32 0, i32 0, [1 x i8]* @p_str1388, [1 x i8]* @p_str1389, [1 x i8]* @p_str1390, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1391, [1 x i8]* @p_str1392)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:440  %empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1393, [1 x i8]* @p_str1393, i32 1, i32 1, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:441  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1394, i32 0, i32 0, [1 x i8]* @p_str1395, [1 x i8]* @p_str1396, [1 x i8]* @p_str1397, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1398, [1 x i8]* @p_str1399)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:443  %empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1400, [1 x i8]* @p_str1400, i32 1, i32 1, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:444  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1401, i32 0, i32 0, [1 x i8]* @p_str1402, [1 x i8]* @p_str1403, [1 x i8]* @p_str1404, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1405, [1 x i8]* @p_str1406)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:446  %empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1407, [1 x i8]* @p_str1407, i32 1, i32 1, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:447  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1408, i32 0, i32 0, [1 x i8]* @p_str1409, [1 x i8]* @p_str1410, [1 x i8]* @p_str1411, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1412, [1 x i8]* @p_str1413)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:449  %empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1414, [1 x i8]* @p_str1414, i32 1, i32 1, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:450  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1415, i32 0, i32 0, [1 x i8]* @p_str1416, [1 x i8]* @p_str1417, [1 x i8]* @p_str1418, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1419, [1 x i8]* @p_str1420)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:452  %empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1421, [1 x i8]* @p_str1421, i32 1, i32 1, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="602" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:453  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1422, i32 0, i32 0, [1 x i8]* @p_str1423, [1 x i8]* @p_str1424, [1 x i8]* @p_str1425, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1426, [1 x i8]* @p_str1427)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:455  %empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1428, [1 x i8]* @p_str1428, i32 1, i32 1, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="604" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:456  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1429, i32 0, i32 0, [1 x i8]* @p_str1430, [1 x i8]* @p_str1431, [1 x i8]* @p_str1432, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1433, [1 x i8]* @p_str1434)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="605" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:458  %empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1435, [1 x i8]* @p_str1435, i32 1, i32 1, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="606" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:459  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1436, i32 0, i32 0, [1 x i8]* @p_str1437, [1 x i8]* @p_str1438, [1 x i8]* @p_str1439, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1440, [1 x i8]* @p_str1441)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="607" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:461  %empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1442, [1 x i8]* @p_str1442, i32 1, i32 1, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="608" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:462  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1443, i32 0, i32 0, [1 x i8]* @p_str1444, [1 x i8]* @p_str1445, [1 x i8]* @p_str1446, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1447, [1 x i8]* @p_str1448)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="609" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:464  %empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1449, [1 x i8]* @p_str1449, i32 1, i32 1, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="610" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:465  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1450, i32 0, i32 0, [1 x i8]* @p_str1451, [1 x i8]* @p_str1452, [1 x i8]* @p_str1453, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1454, [1 x i8]* @p_str1455)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="611" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:467  %empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1456, [1 x i8]* @p_str1456, i32 1, i32 1, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="612" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:468  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1457, i32 0, i32 0, [1 x i8]* @p_str1458, [1 x i8]* @p_str1459, [1 x i8]* @p_str1460, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1461, [1 x i8]* @p_str1462)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="613" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:470  %empty_220 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1463, [1 x i8]* @p_str1463, i32 1, i32 1, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="614" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:471  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1464, i32 0, i32 0, [1 x i8]* @p_str1465, [1 x i8]* @p_str1466, [1 x i8]* @p_str1467, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1468, [1 x i8]* @p_str1469)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="615" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:473  %empty_221 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1470, [1 x i8]* @p_str1470, i32 1, i32 1, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="616" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:474  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1471, i32 0, i32 0, [1 x i8]* @p_str1472, [1 x i8]* @p_str1473, [1 x i8]* @p_str1474, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1475, [1 x i8]* @p_str1476)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="617" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:476  %empty_222 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1477, [1 x i8]* @p_str1477, i32 1, i32 1, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="618" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:477  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1478, i32 0, i32 0, [1 x i8]* @p_str1479, [1 x i8]* @p_str1480, [1 x i8]* @p_str1481, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1482, [1 x i8]* @p_str1483)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:479  %empty_223 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1484, [1 x i8]* @p_str1484, i32 1, i32 1, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="620" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:480  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1485, i32 0, i32 0, [1 x i8]* @p_str1486, [1 x i8]* @p_str1487, [1 x i8]* @p_str1488, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1489, [1 x i8]* @p_str1490)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:482  %empty_224 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1491, [1 x i8]* @p_str1491, i32 1, i32 1, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:483  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1492, i32 0, i32 0, [1 x i8]* @p_str1493, [1 x i8]* @p_str1494, [1 x i8]* @p_str1495, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1496, [1 x i8]* @p_str1497)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:485  %empty_225 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1498, [1 x i8]* @p_str1498, i32 1, i32 1, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:486  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1499, i32 0, i32 0, [1 x i8]* @p_str1500, [1 x i8]* @p_str1501, [1 x i8]* @p_str1502, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1503, [1 x i8]* @p_str1504)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:488  %empty_226 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1505, [1 x i8]* @p_str1505, i32 1, i32 1, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:489  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1506, i32 0, i32 0, [1 x i8]* @p_str1507, [1 x i8]* @p_str1508, [1 x i8]* @p_str1509, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1510, [1 x i8]* @p_str1511)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:491  %empty_227 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1512, [1 x i8]* @p_str1512, i32 1, i32 1, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:492  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1513, i32 0, i32 0, [1 x i8]* @p_str1514, [1 x i8]* @p_str1515, [1 x i8]* @p_str1516, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1517, [1 x i8]* @p_str1518)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:494  %empty_228 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1519, [1 x i8]* @p_str1519, i32 1, i32 1, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:495  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1520, i32 0, i32 0, [1 x i8]* @p_str1521, [1 x i8]* @p_str1522, [1 x i8]* @p_str1523, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1524, [1 x i8]* @p_str1525)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:497  %empty_229 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1526, [1 x i8]* @p_str1526, i32 1, i32 1, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:498  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1527, i32 0, i32 0, [1 x i8]* @p_str1528, [1 x i8]* @p_str1529, [1 x i8]* @p_str1530, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1531, [1 x i8]* @p_str1532)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:500  %empty_230 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer5_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1533, [1 x i8]* @p_str1533, i32 1, i32 1, i16* %layer5_out_V_data_31_V, i16* %layer5_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="634" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:501  call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1534, i32 0, i32 0, [1 x i8]* @p_str1535, [1 x i8]* @p_str1536, [1 x i8]* @p_str1537, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1538, [1 x i8]* @p_str1539)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:503  %empty_231 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1540, [1 x i8]* @p_str1540, i32 1, i32 1, i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="636" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:504  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1541, i32 0, i32 0, [1 x i8]* @p_str1542, [1 x i8]* @p_str1543, [1 x i8]* @p_str1544, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1545, [1 x i8]* @p_str1546)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="637" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:506  %empty_232 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1547, [1 x i8]* @p_str1547, i32 1, i32 1, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="638" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:507  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1548, i32 0, i32 0, [1 x i8]* @p_str1549, [1 x i8]* @p_str1550, [1 x i8]* @p_str1551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1552, [1 x i8]* @p_str1553)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="639" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:509  %empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1554, [1 x i8]* @p_str1554, i32 1, i32 1, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:510  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1555, i32 0, i32 0, [1 x i8]* @p_str1556, [1 x i8]* @p_str1557, [1 x i8]* @p_str1558, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1559, [1 x i8]* @p_str1560)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:512  %empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1561, [1 x i8]* @p_str1561, i32 1, i32 1, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:513  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1562, i32 0, i32 0, [1 x i8]* @p_str1563, [1 x i8]* @p_str1564, [1 x i8]* @p_str1565, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1566, [1 x i8]* @p_str1567)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="643" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:515  %empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1568, [1 x i8]* @p_str1568, i32 1, i32 1, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="644" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:516  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1569, i32 0, i32 0, [1 x i8]* @p_str1570, [1 x i8]* @p_str1571, [1 x i8]* @p_str1572, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1573, [1 x i8]* @p_str1574)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="645" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:518  %empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1575, [1 x i8]* @p_str1575, i32 1, i32 1, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:519  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1576, i32 0, i32 0, [1 x i8]* @p_str1577, [1 x i8]* @p_str1578, [1 x i8]* @p_str1579, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1580, [1 x i8]* @p_str1581)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:521  %empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1582, [1 x i8]* @p_str1582, i32 1, i32 1, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:522  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1583, i32 0, i32 0, [1 x i8]* @p_str1584, [1 x i8]* @p_str1585, [1 x i8]* @p_str1586, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1587, [1 x i8]* @p_str1588)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:524  %empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1589, [1 x i8]* @p_str1589, i32 1, i32 1, i7* %layer7_out_V_data_7_V, i7* %layer7_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:525  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1590, i32 0, i32 0, [1 x i8]* @p_str1591, [1 x i8]* @p_str1592, [1 x i8]* @p_str1593, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1594, [1 x i8]* @p_str1595)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:527  %empty_239 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1596, [1 x i8]* @p_str1596, i32 1, i32 1, i7* %layer7_out_V_data_8_V, i7* %layer7_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="652" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:528  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1597, i32 0, i32 0, [1 x i8]* @p_str1598, [1 x i8]* @p_str1599, [1 x i8]* @p_str1600, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1601, [1 x i8]* @p_str1602)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:530  %empty_240 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1603, [1 x i8]* @p_str1603, i32 1, i32 1, i7* %layer7_out_V_data_9_V, i7* %layer7_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:531  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1604, i32 0, i32 0, [1 x i8]* @p_str1605, [1 x i8]* @p_str1606, [1 x i8]* @p_str1607, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1608, [1 x i8]* @p_str1609)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:533  %empty_241 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1610, [1 x i8]* @p_str1610, i32 1, i32 1, i7* %layer7_out_V_data_10_V, i7* %layer7_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:534  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1611, i32 0, i32 0, [1 x i8]* @p_str1612, [1 x i8]* @p_str1613, [1 x i8]* @p_str1614, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1615, [1 x i8]* @p_str1616)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="657" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:536  %empty_242 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1617, [1 x i8]* @p_str1617, i32 1, i32 1, i7* %layer7_out_V_data_11_V, i7* %layer7_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="658" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:537  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1618, i32 0, i32 0, [1 x i8]* @p_str1619, [1 x i8]* @p_str1620, [1 x i8]* @p_str1621, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1622, [1 x i8]* @p_str1623)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:539  %empty_243 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1624, [1 x i8]* @p_str1624, i32 1, i32 1, i7* %layer7_out_V_data_12_V, i7* %layer7_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="660" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:540  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1625, i32 0, i32 0, [1 x i8]* @p_str1626, [1 x i8]* @p_str1627, [1 x i8]* @p_str1628, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1629, [1 x i8]* @p_str1630)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="661" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:542  %empty_244 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1631, [1 x i8]* @p_str1631, i32 1, i32 1, i7* %layer7_out_V_data_13_V, i7* %layer7_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:543  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1632, i32 0, i32 0, [1 x i8]* @p_str1633, [1 x i8]* @p_str1634, [1 x i8]* @p_str1635, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1636, [1 x i8]* @p_str1637)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:545  %empty_245 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1638, [1 x i8]* @p_str1638, i32 1, i32 1, i7* %layer7_out_V_data_14_V, i7* %layer7_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:546  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1639, i32 0, i32 0, [1 x i8]* @p_str1640, [1 x i8]* @p_str1641, [1 x i8]* @p_str1642, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1643, [1 x i8]* @p_str1644)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="665" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:548  %empty_246 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1645, [1 x i8]* @p_str1645, i32 1, i32 1, i7* %layer7_out_V_data_15_V, i7* %layer7_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:549  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1646, i32 0, i32 0, [1 x i8]* @p_str1647, [1 x i8]* @p_str1648, [1 x i8]* @p_str1649, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1650, [1 x i8]* @p_str1651)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:551  %empty_247 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1652, [1 x i8]* @p_str1652, i32 1, i32 1, i7* %layer7_out_V_data_16_V, i7* %layer7_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:552  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1653, i32 0, i32 0, [1 x i8]* @p_str1654, [1 x i8]* @p_str1655, [1 x i8]* @p_str1656, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1657, [1 x i8]* @p_str1658)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:554  %empty_248 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1659, [1 x i8]* @p_str1659, i32 1, i32 1, i7* %layer7_out_V_data_17_V, i7* %layer7_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:555  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1660, i32 0, i32 0, [1 x i8]* @p_str1661, [1 x i8]* @p_str1662, [1 x i8]* @p_str1663, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1664, [1 x i8]* @p_str1665)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:557  %empty_249 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1666, [1 x i8]* @p_str1666, i32 1, i32 1, i7* %layer7_out_V_data_18_V, i7* %layer7_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:558  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1667, i32 0, i32 0, [1 x i8]* @p_str1668, [1 x i8]* @p_str1669, [1 x i8]* @p_str1670, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1671, [1 x i8]* @p_str1672)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:560  %empty_250 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1673, [1 x i8]* @p_str1673, i32 1, i32 1, i7* %layer7_out_V_data_19_V, i7* %layer7_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:561  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1674, i32 0, i32 0, [1 x i8]* @p_str1675, [1 x i8]* @p_str1676, [1 x i8]* @p_str1677, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1678, [1 x i8]* @p_str1679)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:563  %empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1680, [1 x i8]* @p_str1680, i32 1, i32 1, i7* %layer7_out_V_data_20_V, i7* %layer7_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:564  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1681, i32 0, i32 0, [1 x i8]* @p_str1682, [1 x i8]* @p_str1683, [1 x i8]* @p_str1684, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1685, [1 x i8]* @p_str1686)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:566  %empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1687, [1 x i8]* @p_str1687, i32 1, i32 1, i7* %layer7_out_V_data_21_V, i7* %layer7_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:567  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1688, i32 0, i32 0, [1 x i8]* @p_str1689, [1 x i8]* @p_str1690, [1 x i8]* @p_str1691, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1692, [1 x i8]* @p_str1693)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:569  %empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1694, [1 x i8]* @p_str1694, i32 1, i32 1, i7* %layer7_out_V_data_22_V, i7* %layer7_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:570  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1695, i32 0, i32 0, [1 x i8]* @p_str1696, [1 x i8]* @p_str1697, [1 x i8]* @p_str1698, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1699, [1 x i8]* @p_str1700)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:572  %empty_254 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1701, [1 x i8]* @p_str1701, i32 1, i32 1, i7* %layer7_out_V_data_23_V, i7* %layer7_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:573  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1702, i32 0, i32 0, [1 x i8]* @p_str1703, [1 x i8]* @p_str1704, [1 x i8]* @p_str1705, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1706, [1 x i8]* @p_str1707)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:575  %empty_255 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1708, [1 x i8]* @p_str1708, i32 1, i32 1, i7* %layer7_out_V_data_24_V, i7* %layer7_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:576  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1709, i32 0, i32 0, [1 x i8]* @p_str1710, [1 x i8]* @p_str1711, [1 x i8]* @p_str1712, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1713, [1 x i8]* @p_str1714)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:578  %empty_256 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1715, [1 x i8]* @p_str1715, i32 1, i32 1, i7* %layer7_out_V_data_25_V, i7* %layer7_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:579  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1716, i32 0, i32 0, [1 x i8]* @p_str1717, [1 x i8]* @p_str1718, [1 x i8]* @p_str1719, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1720, [1 x i8]* @p_str1721)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:581  %empty_257 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1722, [1 x i8]* @p_str1722, i32 1, i32 1, i7* %layer7_out_V_data_26_V, i7* %layer7_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:582  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1723, i32 0, i32 0, [1 x i8]* @p_str1724, [1 x i8]* @p_str1725, [1 x i8]* @p_str1726, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1727, [1 x i8]* @p_str1728)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:584  %empty_258 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1729, [1 x i8]* @p_str1729, i32 1, i32 1, i7* %layer7_out_V_data_27_V, i7* %layer7_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:585  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1730, i32 0, i32 0, [1 x i8]* @p_str1731, [1 x i8]* @p_str1732, [1 x i8]* @p_str1733, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1734, [1 x i8]* @p_str1735)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:587  %empty_259 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1736, [1 x i8]* @p_str1736, i32 1, i32 1, i7* %layer7_out_V_data_28_V, i7* %layer7_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:588  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1737, i32 0, i32 0, [1 x i8]* @p_str1738, [1 x i8]* @p_str1739, [1 x i8]* @p_str1740, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1741, [1 x i8]* @p_str1742)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:590  %empty_260 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1743, [1 x i8]* @p_str1743, i32 1, i32 1, i7* %layer7_out_V_data_29_V, i7* %layer7_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:591  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1744, i32 0, i32 0, [1 x i8]* @p_str1745, [1 x i8]* @p_str1746, [1 x i8]* @p_str1747, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1748, [1 x i8]* @p_str1749)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:593  %empty_261 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1750, [1 x i8]* @p_str1750, i32 1, i32 1, i7* %layer7_out_V_data_30_V, i7* %layer7_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:594  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1751, i32 0, i32 0, [1 x i8]* @p_str1752, [1 x i8]* @p_str1753, [1 x i8]* @p_str1754, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1755, [1 x i8]* @p_str1756)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:596  %empty_262 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1757, [1 x i8]* @p_str1757, i32 1, i32 1, i7* %layer7_out_V_data_31_V, i7* %layer7_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:597  call void (...)* @_ssdm_op_SpecInterface(i7* %layer7_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1758, i32 0, i32 0, [1 x i8]* @p_str1759, [1 x i8]* @p_str1760, [1 x i8]* @p_str1761, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1762, [1 x i8]* @p_str1763)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:599  %empty_263 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1764, [1 x i8]* @p_str1764, i32 1, i32 1, i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:600  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1765, i32 0, i32 0, [1 x i8]* @p_str1766, [1 x i8]* @p_str1767, [1 x i8]* @p_str1768, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1769, [1 x i8]* @p_str1770)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:602  %empty_264 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1771, [1 x i8]* @p_str1771, i32 1, i32 1, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="702" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:603  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1772, i32 0, i32 0, [1 x i8]* @p_str1773, [1 x i8]* @p_str1774, [1 x i8]* @p_str1775, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1776, [1 x i8]* @p_str1777)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="703" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:605  %empty_265 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str1778, [1 x i8]* @p_str1778, i32 1, i32 1, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="704" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:606  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1779, i32 0, i32 0, [1 x i8]* @p_str1780, [1 x i8]* @p_str1781, [1 x i8]* @p_str1782, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1783, [1 x i8]* @p_str1784)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="705" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:608  %empty_266 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str1785, [1 x i8]* @p_str1785, i32 1, i32 1, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="706" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:609  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1786, i32 0, i32 0, [1 x i8]* @p_str1787, [1 x i8]* @p_str1788, [1 x i8]* @p_str1789, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1790, [1 x i8]* @p_str1791)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="707" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:611  %empty_267 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str1792, [1 x i8]* @p_str1792, i32 1, i32 1, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="708" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:612  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1793, i32 0, i32 0, [1 x i8]* @p_str1794, [1 x i8]* @p_str1795, [1 x i8]* @p_str1796, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1797, [1 x i8]* @p_str1798)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="709" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:614  %empty_268 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str1799, [1 x i8]* @p_str1799, i32 1, i32 1, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="710" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:615  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1800, i32 0, i32 0, [1 x i8]* @p_str1801, [1 x i8]* @p_str1802, [1 x i8]* @p_str1803, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1804, [1 x i8]* @p_str1805)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="711" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:617  %empty_269 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 1, i32 1, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="712" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:618  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1807, i32 0, i32 0, [1 x i8]* @p_str1808, [1 x i8]* @p_str1809, [1 x i8]* @p_str1810, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1811, [1 x i8]* @p_str1812)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="713" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:620  %empty_270 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str1813, [1 x i8]* @p_str1813, i32 1, i32 1, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="714" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:621  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1814, i32 0, i32 0, [1 x i8]* @p_str1815, [1 x i8]* @p_str1816, [1 x i8]* @p_str1817, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1818, [1 x i8]* @p_str1819)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="715" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:623  %empty_271 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str1820, [1 x i8]* @p_str1820, i32 1, i32 1, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="716" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:624  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1821, i32 0, i32 0, [1 x i8]* @p_str1822, [1 x i8]* @p_str1823, [1 x i8]* @p_str1824, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1825, [1 x i8]* @p_str1826)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="717" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:626  %empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer8_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str1827, [1 x i8]* @p_str1827, i32 1, i32 1, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:627  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1828, i32 0, i32 0, [1 x i8]* @p_str1829, [1 x i8]* @p_str1830, [1 x i8]* @p_str1831, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1832, [1 x i8]* @p_str1833)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="719" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:629  %empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1834, [1 x i8]* @p_str1834, i32 1, i32 1, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="720" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:630  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1835, i32 0, i32 0, [1 x i8]* @p_str1836, [1 x i8]* @p_str1837, [1 x i8]* @p_str1838, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1839, [1 x i8]* @p_str1840)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="721" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:632  %empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1841, [1 x i8]* @p_str1841, i32 1, i32 1, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="722" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:633  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1842, i32 0, i32 0, [1 x i8]* @p_str1843, [1 x i8]* @p_str1844, [1 x i8]* @p_str1845, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1846, [1 x i8]* @p_str1847)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="723" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:635  %empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1848, [1 x i8]* @p_str1848, i32 1, i32 1, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="724" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:636  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1849, i32 0, i32 0, [1 x i8]* @p_str1850, [1 x i8]* @p_str1851, [1 x i8]* @p_str1852, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1853, [1 x i8]* @p_str1854)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="725" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:638  %empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1855, [1 x i8]* @p_str1855, i32 1, i32 1, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="726" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:639  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1856, i32 0, i32 0, [1 x i8]* @p_str1857, [1 x i8]* @p_str1858, [1 x i8]* @p_str1859, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1860, [1 x i8]* @p_str1861)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="727" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:641  %empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1862, [1 x i8]* @p_str1862, i32 1, i32 1, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="728" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:642  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1863, i32 0, i32 0, [1 x i8]* @p_str1864, [1 x i8]* @p_str1865, [1 x i8]* @p_str1866, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1867, [1 x i8]* @p_str1868)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="729" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:644  %empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1869, [1 x i8]* @p_str1869, i32 1, i32 1, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="730" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:645  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1870, i32 0, i32 0, [1 x i8]* @p_str1871, [1 x i8]* @p_str1872, [1 x i8]* @p_str1873, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1874, [1 x i8]* @p_str1875)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="731" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:647  %empty_279 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1876, [1 x i8]* @p_str1876, i32 1, i32 1, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:648  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1877, i32 0, i32 0, [1 x i8]* @p_str1878, [1 x i8]* @p_str1879, [1 x i8]* @p_str1880, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1881, [1 x i8]* @p_str1882)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="733" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:650  %empty_280 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1883, [1 x i8]* @p_str1883, i32 1, i32 1, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="734" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:651  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1884, i32 0, i32 0, [1 x i8]* @p_str1885, [1 x i8]* @p_str1886, [1 x i8]* @p_str1887, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1888, [1 x i8]* @p_str1889)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="735" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:653  %empty_281 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1890, [1 x i8]* @p_str1890, i32 1, i32 1, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="736" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:654  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1891, i32 0, i32 0, [1 x i8]* @p_str1892, [1 x i8]* @p_str1893, [1 x i8]* @p_str1894, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1895, [1 x i8]* @p_str1896)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="737" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:656  %empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1897, [1 x i8]* @p_str1897, i32 1, i32 1, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="738" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:657  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1898, i32 0, i32 0, [1 x i8]* @p_str1899, [1 x i8]* @p_str1900, [1 x i8]* @p_str1901, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1902, [1 x i8]* @p_str1903)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="739" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:659  %empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1904, [1 x i8]* @p_str1904, i32 1, i32 1, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="740" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:660  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1905, i32 0, i32 0, [1 x i8]* @p_str1906, [1 x i8]* @p_str1907, [1 x i8]* @p_str1908, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1909, [1 x i8]* @p_str1910)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="741" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:662  %empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1911, [1 x i8]* @p_str1911, i32 1, i32 1, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="742" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:663  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1912, i32 0, i32 0, [1 x i8]* @p_str1913, [1 x i8]* @p_str1914, [1 x i8]* @p_str1915, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1916, [1 x i8]* @p_str1917)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="743" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:665  %empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1918, [1 x i8]* @p_str1918, i32 1, i32 1, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="744" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:666  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1919, i32 0, i32 0, [1 x i8]* @p_str1920, [1 x i8]* @p_str1921, [1 x i8]* @p_str1922, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1923, [1 x i8]* @p_str1924)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="745" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:668  %empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1925, [1 x i8]* @p_str1925, i32 1, i32 1, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="746" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:669  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1926, i32 0, i32 0, [1 x i8]* @p_str1927, [1 x i8]* @p_str1928, [1 x i8]* @p_str1929, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1930, [1 x i8]* @p_str1931)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="747" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:671  %empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1932, [1 x i8]* @p_str1932, i32 1, i32 1, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="748" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:672  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1933, i32 0, i32 0, [1 x i8]* @p_str1934, [1 x i8]* @p_str1935, [1 x i8]* @p_str1936, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1937, [1 x i8]* @p_str1938)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="749" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:674  %empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1939, [1 x i8]* @p_str1939, i32 1, i32 1, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="750" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:675  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1940, i32 0, i32 0, [1 x i8]* @p_str1941, [1 x i8]* @p_str1942, [1 x i8]* @p_str1943, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1944, [1 x i8]* @p_str1945)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="751" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:677  %empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1946, [1 x i8]* @p_str1946, i32 1, i32 1, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="752" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:678  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1947, i32 0, i32 0, [1 x i8]* @p_str1948, [1 x i8]* @p_str1949, [1 x i8]* @p_str1950, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1951, [1 x i8]* @p_str1952)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="753" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:680  %empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1953, [1 x i8]* @p_str1953, i32 1, i32 1, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="754" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:681  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1954, i32 0, i32 0, [1 x i8]* @p_str1955, [1 x i8]* @p_str1956, [1 x i8]* @p_str1957, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1958, [1 x i8]* @p_str1959)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="755" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:683  %empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1960, [1 x i8]* @p_str1960, i32 1, i32 1, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="756" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:684  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1961, i32 0, i32 0, [1 x i8]* @p_str1962, [1 x i8]* @p_str1963, [1 x i8]* @p_str1964, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1965, [1 x i8]* @p_str1966)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="757" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:686  %empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1967, [1 x i8]* @p_str1967, i32 1, i32 1, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="758" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:687  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1968, i32 0, i32 0, [1 x i8]* @p_str1969, [1 x i8]* @p_str1970, [1 x i8]* @p_str1971, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1972, [1 x i8]* @p_str1973)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="759" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:689  %empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1974, [1 x i8]* @p_str1974, i32 1, i32 1, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="760" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:690  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1975, i32 0, i32 0, [1 x i8]* @p_str1976, [1 x i8]* @p_str1977, [1 x i8]* @p_str1978, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1979, [1 x i8]* @p_str1980)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="761" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:692  %empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer8_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1981, [1 x i8]* @p_str1981, i32 1, i32 1, i16* %layer8_out_V_data_31_V, i16* %layer8_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="762" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:693  call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1982, i32 0, i32 0, [1 x i8]* @p_str1983, [1 x i8]* @p_str1984, [1 x i8]* @p_str1985, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1986, [1 x i8]* @p_str1987)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="763" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:695  %empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str1988, [1 x i8]* @p_str1988, i32 1, i32 1, i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="764" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:696  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1989, i32 0, i32 0, [1 x i8]* @p_str1990, [1 x i8]* @p_str1991, [1 x i8]* @p_str1992, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1993, [1 x i8]* @p_str1994)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="765" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:698  %empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str1995, [1 x i8]* @p_str1995, i32 1, i32 1, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="766" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:699  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1996, i32 0, i32 0, [1 x i8]* @p_str1997, [1 x i8]* @p_str1998, [1 x i8]* @p_str1999, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2000, [1 x i8]* @p_str2001)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="767" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:701  %empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str2002, [1 x i8]* @p_str2002, i32 1, i32 1, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="768" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:702  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2003, i32 0, i32 0, [1 x i8]* @p_str2004, [1 x i8]* @p_str2005, [1 x i8]* @p_str2006, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2007, [1 x i8]* @p_str2008)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="769" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:704  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str2009, [1 x i8]* @p_str2009, i32 1, i32 1, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="770" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:705  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2010, i32 0, i32 0, [1 x i8]* @p_str2011, [1 x i8]* @p_str2012, [1 x i8]* @p_str2013, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2014, [1 x i8]* @p_str2015)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="771" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:707  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str2016, [1 x i8]* @p_str2016, i32 1, i32 1, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="772" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:708  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2017, i32 0, i32 0, [1 x i8]* @p_str2018, [1 x i8]* @p_str2019, [1 x i8]* @p_str2020, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2021, [1 x i8]* @p_str2022)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="773" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:710  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str2023, [1 x i8]* @p_str2023, i32 1, i32 1, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="774" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:711  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2024, i32 0, i32 0, [1 x i8]* @p_str2025, [1 x i8]* @p_str2026, [1 x i8]* @p_str2027, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2028, [1 x i8]* @p_str2029)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="775" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:713  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str2030, [1 x i8]* @p_str2030, i32 1, i32 1, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="776" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:714  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2031, i32 0, i32 0, [1 x i8]* @p_str2032, [1 x i8]* @p_str2033, [1 x i8]* @p_str2034, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2035, [1 x i8]* @p_str2036)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="777" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:716  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str2037, [1 x i8]* @p_str2037, i32 1, i32 1, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="778" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:717  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2038, i32 0, i32 0, [1 x i8]* @p_str2039, [1 x i8]* @p_str2040, [1 x i8]* @p_str2041, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2042, [1 x i8]* @p_str2043)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="779" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:719  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str2044, [1 x i8]* @p_str2044, i32 1, i32 1, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="780" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:720  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2045, i32 0, i32 0, [1 x i8]* @p_str2046, [1 x i8]* @p_str2047, [1 x i8]* @p_str2048, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2049, [1 x i8]* @p_str2050)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="781" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:722  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str2051, [1 x i8]* @p_str2051, i32 1, i32 1, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="782" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:723  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2052, i32 0, i32 0, [1 x i8]* @p_str2053, [1 x i8]* @p_str2054, [1 x i8]* @p_str2055, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2056, [1 x i8]* @p_str2057)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="783" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:725  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str2058, [1 x i8]* @p_str2058, i32 1, i32 1, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="784" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:726  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2059, i32 0, i32 0, [1 x i8]* @p_str2060, [1 x i8]* @p_str2061, [1 x i8]* @p_str2062, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2063, [1 x i8]* @p_str2064)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="785" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:728  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str2065, [1 x i8]* @p_str2065, i32 1, i32 1, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="786" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:729  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2066, i32 0, i32 0, [1 x i8]* @p_str2067, [1 x i8]* @p_str2068, [1 x i8]* @p_str2069, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2070, [1 x i8]* @p_str2071)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="787" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:731  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 1, i32 1, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="788" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:732  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2073, i32 0, i32 0, [1 x i8]* @p_str2074, [1 x i8]* @p_str2075, [1 x i8]* @p_str2076, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2077, [1 x i8]* @p_str2078)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="789" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:734  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str2079, [1 x i8]* @p_str2079, i32 1, i32 1, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="790" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:735  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2080, i32 0, i32 0, [1 x i8]* @p_str2081, [1 x i8]* @p_str2082, [1 x i8]* @p_str2083, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2084, [1 x i8]* @p_str2085)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="791" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:737  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str2086, [1 x i8]* @p_str2086, i32 1, i32 1, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="792" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:738  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2087, i32 0, i32 0, [1 x i8]* @p_str2088, [1 x i8]* @p_str2089, [1 x i8]* @p_str2090, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2091, [1 x i8]* @p_str2092)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="793" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:740  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str2093, [1 x i8]* @p_str2093, i32 1, i32 1, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="794" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:741  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2094, i32 0, i32 0, [1 x i8]* @p_str2095, [1 x i8]* @p_str2096, [1 x i8]* @p_str2097, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2098, [1 x i8]* @p_str2099)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="795" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:743  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 1, i32 1, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="796" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:744  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2101, i32 0, i32 0, [1 x i8]* @p_str2102, [1 x i8]* @p_str2103, [1 x i8]* @p_str2104, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2105, [1 x i8]* @p_str2106)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="797" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:746  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str2107, [1 x i8]* @p_str2107, i32 1, i32 1, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="798" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:747  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2108, i32 0, i32 0, [1 x i8]* @p_str2109, [1 x i8]* @p_str2110, [1 x i8]* @p_str2111, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2112, [1 x i8]* @p_str2113)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="799" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:749  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str2114, [1 x i8]* @p_str2114, i32 1, i32 1, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="800" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:750  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2115, i32 0, i32 0, [1 x i8]* @p_str2116, [1 x i8]* @p_str2117, [1 x i8]* @p_str2118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2119, [1 x i8]* @p_str2120)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="801" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:752  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str2121, [1 x i8]* @p_str2121, i32 1, i32 1, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="802" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:753  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2122, i32 0, i32 0, [1 x i8]* @p_str2123, [1 x i8]* @p_str2124, [1 x i8]* @p_str2125, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2126, [1 x i8]* @p_str2127)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="803" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:755  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str2128, [1 x i8]* @p_str2128, i32 1, i32 1, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="804" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:756  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2129, i32 0, i32 0, [1 x i8]* @p_str2130, [1 x i8]* @p_str2131, [1 x i8]* @p_str2132, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2133, [1 x i8]* @p_str2134)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="805" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:758  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str2135, [1 x i8]* @p_str2135, i32 1, i32 1, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="806" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:759  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2136, i32 0, i32 0, [1 x i8]* @p_str2137, [1 x i8]* @p_str2138, [1 x i8]* @p_str2139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2140, [1 x i8]* @p_str2141)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="807" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:761  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str2142, [1 x i8]* @p_str2142, i32 1, i32 1, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="808" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:762  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2143, i32 0, i32 0, [1 x i8]* @p_str2144, [1 x i8]* @p_str2145, [1 x i8]* @p_str2146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2147, [1 x i8]* @p_str2148)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="809" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:764  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str2149, [1 x i8]* @p_str2149, i32 1, i32 1, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:765  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2150, i32 0, i32 0, [1 x i8]* @p_str2151, [1 x i8]* @p_str2152, [1 x i8]* @p_str2153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2154, [1 x i8]* @p_str2155)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:767  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str2156, [1 x i8]* @p_str2156, i32 1, i32 1, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:768  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2157, i32 0, i32 0, [1 x i8]* @p_str2158, [1 x i8]* @p_str2159, [1 x i8]* @p_str2160, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2161, [1 x i8]* @p_str2162)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:770  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str2163, [1 x i8]* @p_str2163, i32 1, i32 1, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:771  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2164, i32 0, i32 0, [1 x i8]* @p_str2165, [1 x i8]* @p_str2166, [1 x i8]* @p_str2167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2168, [1 x i8]* @p_str2169)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:773  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str2170, [1 x i8]* @p_str2170, i32 1, i32 1, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:774  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2171, i32 0, i32 0, [1 x i8]* @p_str2172, [1 x i8]* @p_str2173, [1 x i8]* @p_str2174, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2175, [1 x i8]* @p_str2176)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:776  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str2177, [1 x i8]* @p_str2177, i32 1, i32 1, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:777  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2178, i32 0, i32 0, [1 x i8]* @p_str2179, [1 x i8]* @p_str2180, [1 x i8]* @p_str2181, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2182, [1 x i8]* @p_str2183)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:779  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str2184, [1 x i8]* @p_str2184, i32 1, i32 1, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:780  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2185, i32 0, i32 0, [1 x i8]* @p_str2186, [1 x i8]* @p_str2187, [1 x i8]* @p_str2188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2189, [1 x i8]* @p_str2190)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="821" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:782  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str2191, [1 x i8]* @p_str2191, i32 1, i32 1, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="822" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:783  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2192, i32 0, i32 0, [1 x i8]* @p_str2193, [1 x i8]* @p_str2194, [1 x i8]* @p_str2195, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2196, [1 x i8]* @p_str2197)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="823" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:785  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str2198, [1 x i8]* @p_str2198, i32 1, i32 1, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="824" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:786  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2199, i32 0, i32 0, [1 x i8]* @p_str2200, [1 x i8]* @p_str2201, [1 x i8]* @p_str2202, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2203, [1 x i8]* @p_str2204)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="825" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="7" op_8_bw="7">
<![CDATA[
codeRepl:788  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @layer10_out_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str2205, [1 x i8]* @p_str2205, i32 1, i32 1, i7* %layer10_out_V_data_31_V, i7* %layer10_out_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="826" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:789  call void (...)* @_ssdm_op_SpecInterface(i7* %layer10_out_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2206, i32 0, i32 0, [1 x i8]* @p_str2207, [1 x i8]* @p_str2208, [1 x i8]* @p_str2209, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2210, [1 x i8]* @p_str2211)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="827" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:791  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str2212, [1 x i8]* @p_str2212, i32 1, i32 1, i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="828" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:792  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2213, i32 0, i32 0, [1 x i8]* @p_str2214, [1 x i8]* @p_str2215, [1 x i8]* @p_str2216, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2217, [1 x i8]* @p_str2218)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="829" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:794  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str2219, [1 x i8]* @p_str2219, i32 1, i32 1, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="830" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:795  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2220, i32 0, i32 0, [1 x i8]* @p_str2221, [1 x i8]* @p_str2222, [1 x i8]* @p_str2223, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2224, [1 x i8]* @p_str2225)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="831" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:797  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str2226, [1 x i8]* @p_str2226, i32 1, i32 1, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="832" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:798  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2227, i32 0, i32 0, [1 x i8]* @p_str2228, [1 x i8]* @p_str2229, [1 x i8]* @p_str2230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2231, [1 x i8]* @p_str2232)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="833" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:800  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str2233, [1 x i8]* @p_str2233, i32 1, i32 1, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="834" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:801  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2234, i32 0, i32 0, [1 x i8]* @p_str2235, [1 x i8]* @p_str2236, [1 x i8]* @p_str2237, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2238, [1 x i8]* @p_str2239)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="835" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:803  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer11_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str2240, [1 x i8]* @p_str2240, i32 1, i32 1, i16* %layer11_out_V_data_4_V, i16* %layer11_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="836" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:804  call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2241, i32 0, i32 0, [1 x i8]* @p_str2242, [1 x i8]* @p_str2243, [1 x i8]* @p_str2244, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2245, [1 x i8]* @p_str2246)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="837" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
codeRepl:805  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_4_V, i16* %layer2_out_V_data_5_V, i16* %layer2_out_V_data_6_V, i16* %layer2_out_V_data_7_V, i16* %layer2_out_V_data_8_V, i16* %layer2_out_V_data_9_V, i16* %layer2_out_V_data_10_V, i16* %layer2_out_V_data_11_V, i16* %layer2_out_V_data_12_V, i16* %layer2_out_V_data_13_V, i16* %layer2_out_V_data_14_V, i16* %layer2_out_V_data_15_V, i16* %layer2_out_V_data_16_V, i16* %layer2_out_V_data_17_V, i16* %layer2_out_V_data_18_V, i16* %layer2_out_V_data_19_V, i16* %layer2_out_V_data_20_V, i16* %layer2_out_V_data_21_V, i16* %layer2_out_V_data_22_V, i16* %layer2_out_V_data_23_V, i16* %layer2_out_V_data_24_V, i16* %layer2_out_V_data_25_V, i16* %layer2_out_V_data_26_V, i16* %layer2_out_V_data_27_V, i16* %layer2_out_V_data_28_V, i16* %layer2_out_V_data_29_V, i16* %layer2_out_V_data_30_V, i16* %layer2_out_V_data_31_V, i16* %layer2_out_V_data_32_V, i16* %layer2_out_V_data_33_V, i16* %layer2_out_V_data_34_V, i16* %layer2_out_V_data_35_V, i16* %layer2_out_V_data_36_V, i16* %layer2_out_V_data_37_V, i16* %layer2_out_V_data_38_V, i16* %layer2_out_V_data_39_V, i16* %layer2_out_V_data_40_V, i16* %layer2_out_V_data_41_V, i16* %layer2_out_V_data_42_V, i16* %layer2_out_V_data_43_V, i16* %layer2_out_V_data_44_V, i16* %layer2_out_V_data_45_V, i16* %layer2_out_V_data_46_V, i16* %layer2_out_V_data_47_V, i16* %layer2_out_V_data_48_V, i16* %layer2_out_V_data_49_V, i16* %layer2_out_V_data_50_V, i16* %layer2_out_V_data_51_V, i16* %layer2_out_V_data_52_V, i16* %layer2_out_V_data_53_V, i16* %layer2_out_V_data_54_V, i16* %layer2_out_V_data_55_V, i16* %layer2_out_V_data_56_V, i16* %layer2_out_V_data_57_V, i16* %layer2_out_V_data_58_V, i16* %layer2_out_V_data_59_V, i16* %layer2_out_V_data_60_V, i16* %layer2_out_V_data_61_V, i16* %layer2_out_V_data_62_V, i16* %layer2_out_V_data_63_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln62"/></StgValue>
</operation>

<operation id="838" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7">
<![CDATA[
codeRepl:806  call void (...)* @_ssdm_op_SpecStableContent(i7* %layer4_out_V_data_0_V, i7* %layer4_out_V_data_1_V, i7* %layer4_out_V_data_2_V, i7* %layer4_out_V_data_3_V, i7* %layer4_out_V_data_4_V, i7* %layer4_out_V_data_5_V, i7* %layer4_out_V_data_6_V, i7* %layer4_out_V_data_7_V, i7* %layer4_out_V_data_8_V, i7* %layer4_out_V_data_9_V, i7* %layer4_out_V_data_10_V, i7* %layer4_out_V_data_11_V, i7* %layer4_out_V_data_12_V, i7* %layer4_out_V_data_13_V, i7* %layer4_out_V_data_14_V, i7* %layer4_out_V_data_15_V, i7* %layer4_out_V_data_16_V, i7* %layer4_out_V_data_17_V, i7* %layer4_out_V_data_18_V, i7* %layer4_out_V_data_19_V, i7* %layer4_out_V_data_20_V, i7* %layer4_out_V_data_21_V, i7* %layer4_out_V_data_22_V, i7* %layer4_out_V_data_23_V, i7* %layer4_out_V_data_24_V, i7* %layer4_out_V_data_25_V, i7* %layer4_out_V_data_26_V, i7* %layer4_out_V_data_27_V, i7* %layer4_out_V_data_28_V, i7* %layer4_out_V_data_29_V, i7* %layer4_out_V_data_30_V, i7* %layer4_out_V_data_31_V, i7* %layer4_out_V_data_32_V, i7* %layer4_out_V_data_33_V, i7* %layer4_out_V_data_34_V, i7* %layer4_out_V_data_35_V, i7* %layer4_out_V_data_36_V, i7* %layer4_out_V_data_37_V, i7* %layer4_out_V_data_38_V, i7* %layer4_out_V_data_39_V, i7* %layer4_out_V_data_40_V, i7* %layer4_out_V_data_41_V, i7* %layer4_out_V_data_42_V, i7* %layer4_out_V_data_43_V, i7* %layer4_out_V_data_44_V, i7* %layer4_out_V_data_45_V, i7* %layer4_out_V_data_46_V, i7* %layer4_out_V_data_47_V, i7* %layer4_out_V_data_48_V, i7* %layer4_out_V_data_49_V, i7* %layer4_out_V_data_50_V, i7* %layer4_out_V_data_51_V, i7* %layer4_out_V_data_52_V, i7* %layer4_out_V_data_53_V, i7* %layer4_out_V_data_54_V, i7* %layer4_out_V_data_55_V, i7* %layer4_out_V_data_56_V, i7* %layer4_out_V_data_57_V, i7* %layer4_out_V_data_58_V, i7* %layer4_out_V_data_59_V, i7* %layer4_out_V_data_60_V, i7* %layer4_out_V_data_61_V, i7* %layer4_out_V_data_62_V, i7* %layer4_out_V_data_63_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln67"/></StgValue>
</operation>

<operation id="839" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
codeRepl:807  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_8_V, i16* %layer5_out_V_data_9_V, i16* %layer5_out_V_data_10_V, i16* %layer5_out_V_data_11_V, i16* %layer5_out_V_data_12_V, i16* %layer5_out_V_data_13_V, i16* %layer5_out_V_data_14_V, i16* %layer5_out_V_data_15_V, i16* %layer5_out_V_data_16_V, i16* %layer5_out_V_data_17_V, i16* %layer5_out_V_data_18_V, i16* %layer5_out_V_data_19_V, i16* %layer5_out_V_data_20_V, i16* %layer5_out_V_data_21_V, i16* %layer5_out_V_data_22_V, i16* %layer5_out_V_data_23_V, i16* %layer5_out_V_data_24_V, i16* %layer5_out_V_data_25_V, i16* %layer5_out_V_data_26_V, i16* %layer5_out_V_data_27_V, i16* %layer5_out_V_data_28_V, i16* %layer5_out_V_data_29_V, i16* %layer5_out_V_data_30_V, i16* %layer5_out_V_data_31_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln72"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7">
<![CDATA[
codeRepl:808  call void (...)* @_ssdm_op_SpecStableContent(i7* %layer7_out_V_data_0_V, i7* %layer7_out_V_data_1_V, i7* %layer7_out_V_data_2_V, i7* %layer7_out_V_data_3_V, i7* %layer7_out_V_data_4_V, i7* %layer7_out_V_data_5_V, i7* %layer7_out_V_data_6_V, i7* %layer7_out_V_data_7_V, i7* %layer7_out_V_data_8_V, i7* %layer7_out_V_data_9_V, i7* %layer7_out_V_data_10_V, i7* %layer7_out_V_data_11_V, i7* %layer7_out_V_data_12_V, i7* %layer7_out_V_data_13_V, i7* %layer7_out_V_data_14_V, i7* %layer7_out_V_data_15_V, i7* %layer7_out_V_data_16_V, i7* %layer7_out_V_data_17_V, i7* %layer7_out_V_data_18_V, i7* %layer7_out_V_data_19_V, i7* %layer7_out_V_data_20_V, i7* %layer7_out_V_data_21_V, i7* %layer7_out_V_data_22_V, i7* %layer7_out_V_data_23_V, i7* %layer7_out_V_data_24_V, i7* %layer7_out_V_data_25_V, i7* %layer7_out_V_data_26_V, i7* %layer7_out_V_data_27_V, i7* %layer7_out_V_data_28_V, i7* %layer7_out_V_data_29_V, i7* %layer7_out_V_data_30_V, i7* %layer7_out_V_data_31_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln77"/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
codeRepl:809  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer8_out_V_data_0_V, i16* %layer8_out_V_data_1_V, i16* %layer8_out_V_data_2_V, i16* %layer8_out_V_data_3_V, i16* %layer8_out_V_data_4_V, i16* %layer8_out_V_data_5_V, i16* %layer8_out_V_data_6_V, i16* %layer8_out_V_data_7_V, i16* %layer8_out_V_data_8_V, i16* %layer8_out_V_data_9_V, i16* %layer8_out_V_data_10_V, i16* %layer8_out_V_data_11_V, i16* %layer8_out_V_data_12_V, i16* %layer8_out_V_data_13_V, i16* %layer8_out_V_data_14_V, i16* %layer8_out_V_data_15_V, i16* %layer8_out_V_data_16_V, i16* %layer8_out_V_data_17_V, i16* %layer8_out_V_data_18_V, i16* %layer8_out_V_data_19_V, i16* %layer8_out_V_data_20_V, i16* %layer8_out_V_data_21_V, i16* %layer8_out_V_data_22_V, i16* %layer8_out_V_data_23_V, i16* %layer8_out_V_data_24_V, i16* %layer8_out_V_data_25_V, i16* %layer8_out_V_data_26_V, i16* %layer8_out_V_data_27_V, i16* %layer8_out_V_data_28_V, i16* %layer8_out_V_data_29_V, i16* %layer8_out_V_data_30_V, i16* %layer8_out_V_data_31_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln82"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7">
<![CDATA[
codeRepl:810  call void (...)* @_ssdm_op_SpecStableContent(i7* %layer10_out_V_data_0_V, i7* %layer10_out_V_data_1_V, i7* %layer10_out_V_data_2_V, i7* %layer10_out_V_data_3_V, i7* %layer10_out_V_data_4_V, i7* %layer10_out_V_data_5_V, i7* %layer10_out_V_data_6_V, i7* %layer10_out_V_data_7_V, i7* %layer10_out_V_data_8_V, i7* %layer10_out_V_data_9_V, i7* %layer10_out_V_data_10_V, i7* %layer10_out_V_data_11_V, i7* %layer10_out_V_data_12_V, i7* %layer10_out_V_data_13_V, i7* %layer10_out_V_data_14_V, i7* %layer10_out_V_data_15_V, i7* %layer10_out_V_data_16_V, i7* %layer10_out_V_data_17_V, i7* %layer10_out_V_data_18_V, i7* %layer10_out_V_data_19_V, i7* %layer10_out_V_data_20_V, i7* %layer10_out_V_data_21_V, i7* %layer10_out_V_data_22_V, i7* %layer10_out_V_data_23_V, i7* %layer10_out_V_data_24_V, i7* %layer10_out_V_data_25_V, i7* %layer10_out_V_data_26_V, i7* %layer10_out_V_data_27_V, i7* %layer10_out_V_data_28_V, i7* %layer10_out_V_data_29_V, i7* %layer10_out_V_data_30_V, i7* %layer10_out_V_data_31_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln87"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
codeRepl:811  call void (...)* @_ssdm_op_SpecStableContent(i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V) nounwind

]]></Node>
<StgValue><ssdm name="specstablecontent_ln92"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="18" op_12_bw="18" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl:819  call fastcc void @"softmax<array,array<ap_fixed,5u>,softmax_config13>"(i16* %layer11_out_V_data_0_V, i16* %layer11_out_V_data_1_V, i16* %layer11_out_V_data_2_V, i16* %layer11_out_V_data_3_V, i16* %layer11_out_V_data_4_V, i16* %layer13_out_V_data_0_V, i16* %layer13_out_V_data_1_V, i16* %layer13_out_V_data_2_V, i16* %layer13_out_V_data_3_V, i16* %layer13_out_V_data_4_V)

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0">
<![CDATA[
codeRepl:820  ret void

]]></Node>
<StgValue><ssdm name="ret_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
