{"Source Block": ["hdl/library/axi_clock_monitor/axi_clock_monitor.v@216:236@HdlStmFor", "  end\n\n  // clock monitors\n\n  generate\n    for (n = 0; n < NUM_OF_CLOCKS; n = n + 1) begin: clk_mon\n      up_clock_mon #(\n        .TOTAL_WIDTH(21)\n      ) i_clock_mon (\n        .up_rstn(~up_reset_core),\n        .up_clk(up_clk),\n        .up_d_count(clk_mon_count[n]),\n        .d_rst(1'b0),\n        .d_clk(clock[n])\n      );\n    end\n    for (n = NUM_OF_CLOCKS; n < 16; n = n + 1) begin: clk_mon_z\n      assign clk_mon_count[n] = 21'd0;\n    end\n  endgenerate\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[229, "        .d_clk(clock[n])\n"], [230, "      );\n"]], "Add": [[230, "        .d_clk(clock[n]));\n"]]}}