                                                          Log file                                                       

Generated by MIG Version 3.6.1 on Do 11. Aug 13:47:19 2016


Reading design libraries of xc3s700a-fg484... successful !
Creating the temp directory C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design...successful.
Creating the directory C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design...successful.
...successful!
Creating the directory C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/par...successful!
Creating the directory C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/docs ...successful! 
Creating the directory C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/synth ...successful! 
Creating the directory C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim ...successful! 
Creating the directory C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl ...successful! 

/*******************************************************/
/*			     Controller 0		                
/*******************************************************/
Checking pins allocated to Data bits ...
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Mask bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to BankAddress bits ...
Copying all the files from docs ...
copying C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/nt/../../data/docs/spartan3/ddr2_sdram/768c.pdf to C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/docs
copying C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/nt/../../data/docs/spartan3/ddr2_sdram/xapp454_sp3.url to C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/docs
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_infrastructure_top.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_clk_dcm.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_cal_top.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_tap_dly.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_parameters_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_infrastructure.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/ddr_addr_gen_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/ddr_cmd_fsm_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_path_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_dqs_delay_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_controller_iobs_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3_dm_iob.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3_dq_iob.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/ddr2_model_parameters.vh ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/ddr2_model.v ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_parameters_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_cal_ctl.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/ddr_main_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_top_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_controller_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_read_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_write_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_ram8d_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_read_controller_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_iobs_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/ddr_test_bench_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/ddr_cmp_data_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/ddr_data_gen_0.vhd ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/synth/ddr_dcm_constraints.sdc ...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/sim/sim_tb_top.vhd ...successful!

Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/par/ddr.ucf ...successful!
...successful!
Generating the file C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/ddr.vhd......successful! 

Allocating pins for the signals.....

Verifying proximity rules for local clock distribution...
	Rule met... generating pinouts for set 0 to 7


Successfully generated "DDR2_SDRAM" interface for controller 0.


*******************************************
Successfully generated DDR2_DQS_Ninterface.
Look at C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/rtl/
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/synth/
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/docs  and
C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/par for output files.
Run the C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/tmp/_cg/ddr/user_design/par/ise_flow.bat file to create the ncd file.
Pin allocation  ...successful.

Result:
Successful.
