{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 12:52:33 2014 " "Info: Processing started: Tue Oct 21 12:52:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Medipix_prj -c Medipix_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Info: Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Medipix_prj EP4CE75F23C8 " "Info: Selected device EP4CE75F23C8 for design \"Medipix_prj\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 5 0 0 " "Info: Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] -105.0 degrees -103.5 degrees " "Warning: Can't achieve requested value -105.0 degrees for clock output Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] of parameter phase shift -- achieved value of -103.5 degrees" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] 1 1 -104 -2300 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -104 degrees (-2300 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 53 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Warning: Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 0 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Info: Device EP4CE15F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Info: Device EP4CE40F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Info: Device EP4CE30F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Info: Device EP4CE55F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Info: Device EP4CE115F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "18 " "Warning: Following 18 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Reset_out_Mdpx Reset_out_Mdpx(n) " "Warning: Pin \"Reset_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Reset_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Reset_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_out_Mdpx" } { 0 "Reset_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 87 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80554 4858 5830 0} { 0 { 0 ""} 0 98595 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Reset_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Clk_out_Mdpx Clk_out_Mdpx(n) " "Warning: Pin \"Clk_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Clk_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Clk_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_out_Mdpx" } { 0 "Clk_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 88 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80555 4858 5830 0} { 0 { 0 ""} 0 98579 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Clk_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_out_Mdpx Data_out_Mdpx(n) " "Warning: Pin \"Data_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_out_Mdpx" } { 0 "Data_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 89 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80556 4858 5830 0} { 0 { 0 ""} 0 98590 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "En_out_Mdpx En_out_Mdpx(n) " "Warning: Pin \"En_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"En_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { En_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En_out_Mdpx" } { 0 "En_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 90 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { En_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80557 4858 5830 0} { 0 { 0 ""} 0 98592 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { En_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { En_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Shutter_out_Mdpx Shutter_out_Mdpx(n) " "Warning: Pin \"Shutter_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Shutter_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Shutter_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Shutter_out_Mdpx" } { 0 "Shutter_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 91 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shutter_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80558 4858 5830 0} { 0 { 0 ""} 0 98596 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Shutter_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Shutter_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Cont_sel_out_Mdpx Cont_sel_out_Mdpx(n) " "Warning: Pin \"Cont_sel_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Cont_sel_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Cont_sel_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Cont_sel_out_Mdpx" } { 0 "Cont_sel_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 92 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cont_sel_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80559 4858 5830 0} { 0 { 0 ""} 0 98580 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Cont_sel_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cont_sel_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "MtxClr_out_Mdpx MtxClr_out_Mdpx(n) " "Warning: Pin \"MtxClr_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"MtxClr_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { MtxClr_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MtxClr_out_Mdpx" } { 0 "MtxClr_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 93 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MtxClr_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80560 4858 5830 0} { 0 { 0 ""} 0 98594 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { MtxClr_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MtxClr_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TPSWT_out_Mdpx TPSWT_out_Mdpx(n) " "Warning: Pin \"TPSWT_out_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TPSWT_out_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { TPSWT_out_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TPSWT_out_Mdpx" } { 0 "TPSWT_out_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 94 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TPSWT_out_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80561 4858 5830 0} { 0 { 0 ""} 0 98597 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { TPSWT_out_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TPSWT_out_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[1\] Data_in_Mdpx\[1\](n) " "Warning: Pin \"Data_in_Mdpx\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[1\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[1] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[1\]" } { 0 "Data_in_Mdpx\[1\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80505 4858 5830 0} { 0 { 0 ""} 0 98583 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[1](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[1](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[2\] Data_in_Mdpx\[2\](n) " "Warning: Pin \"Data_in_Mdpx\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[2\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[2] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[2\]" } { 0 "Data_in_Mdpx\[2\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80506 4858 5830 0} { 0 { 0 ""} 0 98584 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[2](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[2](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[3\] Data_in_Mdpx\[3\](n) " "Warning: Pin \"Data_in_Mdpx\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[3\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[3] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[3\]" } { 0 "Data_in_Mdpx\[3\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80507 4858 5830 0} { 0 { 0 ""} 0 98585 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[3](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[3](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[4\] Data_in_Mdpx\[4\](n) " "Warning: Pin \"Data_in_Mdpx\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[4\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[4] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[4\]" } { 0 "Data_in_Mdpx\[4\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80508 4858 5830 0} { 0 { 0 ""} 0 98586 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[4](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[4](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[5\] Data_in_Mdpx\[5\](n) " "Warning: Pin \"Data_in_Mdpx\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[5\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[5] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[5\]" } { 0 "Data_in_Mdpx\[5\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80509 4858 5830 0} { 0 { 0 ""} 0 98587 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[5](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[5](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[6\] Data_in_Mdpx\[6\](n) " "Warning: Pin \"Data_in_Mdpx\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[6\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[6] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[6\]" } { 0 "Data_in_Mdpx\[6\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80510 4858 5830 0} { 0 { 0 ""} 0 98588 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[6](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[6](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[7\] Data_in_Mdpx\[7\](n) " "Warning: Pin \"Data_in_Mdpx\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[7\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[7] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[7\]" } { 0 "Data_in_Mdpx\[7\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80511 4858 5830 0} { 0 { 0 ""} 0 98589 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[7](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[7](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "En_in_Mdpx En_in_Mdpx(n) " "Warning: Pin \"En_in_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"En_in_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { En_in_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En_in_Mdpx" } { 0 "En_in_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 99 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { En_in_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80563 4858 5830 0} { 0 { 0 ""} 0 98591 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { En_in_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { En_in_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Data_in_Mdpx\[0\] Data_in_Mdpx\[0\](n) " "Warning: Pin \"Data_in_Mdpx\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Data_in_Mdpx\[0\](n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[0] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_in_Mdpx\[0\]" } { 0 "Data_in_Mdpx\[0\](n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80504 4858 5830 0} { 0 { 0 ""} 0 98582 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Data_in_Mdpx[0](n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_in_Mdpx[0](n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "Clk_in_Mdpx Clk_in_Mdpx(n) " "Warning: Pin \"Clk_in_Mdpx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"Clk_in_Mdpx(n)\"" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Clk_in_Mdpx } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_in_Mdpx" } { 0 "Clk_in_Mdpx(n)" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 98 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_in_Mdpx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80562 4858 5830 0} { 0 { 0 ""} 0 98578 4858 5830 0}  }  } } { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Clk_in_Mdpx(n) } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_in_Mdpx(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 96 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 96 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC_Sclk " "Info: Pin DAC_Sclk not assigned to an exact location on the device" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { DAC_Sclk } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 81 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_Sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80551 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 5 0 0 " "Info: Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] -105.0 degrees -103.5 degrees " "Warning: Can't achieve requested value -105.0 degrees for clock output Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] of parameter phase shift -- achieved value of -103.5 degrees" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] 1 1 -104 -2300 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -104 degrees (-2300 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 53 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73g1 " "Info: Entity dcfifo_73g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fgk1 " "Info: Entity dcfifo_fgk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fnk1 " "Info: Entity dcfifo_fnk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhk1 " "Info: Entity dcfifo_lhk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe7\|dffe8a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe7\|dffe8a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vvf1 " "Info: Entity dcfifo_vvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "medipix.sdc " "Info: Reading SDC File: 'medipix.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -103.50 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -103.50 -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "Info: create_generated_clock -source \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ready_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:stat_ack_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_txdma:eth_txdma_inst\|eth_dc_reg:tx_start_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 " "Warning: Node: Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Info: Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        Clk25 " "Info:   40.000        Clk25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       Clk125 " "Info:    8.000       Clk125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000  Clk_in_Mdpx " "Info:   16.000  Clk_in_Mdpx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 Clk_out_Mdpx " "Info:   16.000 Clk_out_Mdpx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      Eth_Rxc " "Info:   40.000      Eth_Rxc" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:    8.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   40.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:  100.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:   50.000 u_cpu_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   16.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Info:    8.000 u_Medipix_sopc\|the_ram\|ram_controller_phy_inst\|ram_phy_inst\|ram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80325 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80325 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3) " "Info: Automatically promoted node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80325 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_3) " "Info: Automatically promoted node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80325 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4247 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4247 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] (placed in counter C4 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4247 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] (placed in counter C3 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4247 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] (placed in counter C2 of PLL_1) " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|clk\[4\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 53 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4247 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Eth_Rxc~input (placed in PIN B11 (CLK11, DIFFCLK_4p)) " "Info: Automatically promoted node Eth_Rxc~input (placed in PIN B11 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1" {  } { { "Modules/m_Eth_IgorMac/eth_dc_reg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Eth_IgorMac/eth_dc_reg.v" 8 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg|q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 25575 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 50 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Eth_Rxc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 117474 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|tck  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy\|tck " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 91509 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 101478 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4418 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch\|data_out  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|ResetByteCnt~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|ResetByteCnt~0" {  } { { "Modules/m_Eth_IgorMac/eth_transmitcontrol.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Eth_IgorMac/eth_transmitcontrol.v" 135 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ResetByteCnt~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 105616 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|tx_reset~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|tx_reset~0" {  } { { "Modules/m_Eth_IgorMac/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Eth_IgorMac/eth_avalon.v" 176 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|tx_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 105622 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug\|jtag_break~1 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|cpu_linux:the_cpu_linux\|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci\|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug\|jtag_break~1" {  } { { "Modules/m_Medipix_Sopc/cpu_linux.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/cpu_linux.v" 563 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 106277 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|rx_reset~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|rx_reset~0" {  } { { "Modules/m_Eth_IgorMac/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Eth_IgorMac/eth_avalon.v" 171 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|rx_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 106492 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|en_wr~0 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|en_wr~0" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Txtable/avalon_wrdata.vhd" 31 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|en_wr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 107911 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~32 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~32" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Txtable/avalon_wrdata.vhd" 33 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 107914 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr\[0\]~33 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr\[0\]~33" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Txtable/avalon_wrdata.vhd" 63 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr[0]~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 107915 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~34 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~34" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Txtable/avalon_wrdata.vhd" 33 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 107916 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~35 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~35" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Txtable/avalon_wrdata.vhd" 33 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 107917 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~36 " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|tx_table:the_tx_table\|txtable:tx_table\|avalon_wrdata:b2v_inst\|data_wr~36" {  } { { "Modules/m_Txtable/avalon_wrdata.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Txtable/avalon_wrdata.vhd" 33 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst|data_wr~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 107918 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Sopc/Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/Medipix_sopc.v" 48804 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch\|data_out" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 1514 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ram_phy_alt_mem_phy_seq:seq_inst\|ram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 7373 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 1130 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4436 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~1 " "Info: Destination node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~1" {  } { { "db/cntr_23j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cntr_23j.tdf" 40 17 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 109972 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_3\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 87943 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 90596 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|rx_reset  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|rx_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1_reset " "Info: Destination node Medipix_sopc:u_Medipix_sopc\|igor_mac:the_igor_mac\|eth_ocm:igor_mac\|eth_avalon:eth_avalon_inst\|eth_avalon_rxdma:eth_rxdma_inst\|eth_dc_reg:rx_busy_dc_reg\|q1_reset" {  } { { "Modules/m_Eth_IgorMac/eth_dc_reg.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Eth_IgorMac/eth_dc_reg.v" 9 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg|q1_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 25574 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Modules/m_Eth_IgorMac/eth_avalon.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Eth_IgorMac/eth_avalon.v" 171 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|rx_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 28902 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch\|data_out  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Sopc/Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/Medipix_sopc.v" 48849 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch\|data_out" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 1508 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 1207 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4419 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n  " "Info: Automatically promoted node Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 1197 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4440 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\] LAB_X73_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X73_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_bidir_n5h.tdf" 41 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 4183 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Clk_P~input IOIBUF_X73_Y62_N15 " "Info: Node \"Ddr2_Clk_P~input\" is constrained to location IOIBUF_X73_Y62_N15 to improve DDIO timing" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 35 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Clk_P~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 117457 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Clk_P PIN B18 " "Info: Node \"Ddr2_Clk_P\" is constrained to location PIN B18 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Clk_P } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Clk_P" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 35 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Clk_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80529 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10566 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10567 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10568 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X23_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X23_Y62_N1 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10811 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[0\] PIN C6 " "Info: Node \"Ddr2_Dq\[0\]\" is constrained to location PIN C6 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[0] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[0\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80478 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82086 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82088 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82090 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X18_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X18_Y62_N1 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10810 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[1\] PIN A3 " "Info: Node \"Ddr2_Dq\[1\]\" is constrained to location PIN A3 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[1] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[1\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80479 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82060 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82062 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X18_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82064 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X18_Y62_N8 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X18_Y62_N8 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10809 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[2\] PIN B3 " "Info: Node \"Ddr2_Dq\[2\]\" is constrained to location PIN B3 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[2] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[2\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80480 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82034 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82036 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82038 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X23_Y62_N15 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X23_Y62_N15 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10808 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[3\] PIN A4 " "Info: Node \"Ddr2_Dq\[3\]\" is constrained to location PIN A4 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[3] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[3\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80481 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82008 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82010 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X23_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 82012 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X23_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X23_Y62_N22 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10807 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[4\] PIN B4 " "Info: Node \"Ddr2_Dq\[4\]\" is constrained to location PIN B4 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[4] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[4\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80482 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X27_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X27_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81982 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X27_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X27_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81984 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X27_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X27_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81986 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X27_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X27_Y62_N22 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10806 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[5\] PIN A5 " "Info: Node \"Ddr2_Dq\[5\]\" is constrained to location PIN A5 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[5] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[5\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80483 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X25_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X25_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81956 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X25_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X25_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81958 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X25_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X25_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81960 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X25_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X25_Y62_N22 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10805 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[6\] PIN F10 " "Info: Node \"Ddr2_Dq\[6\]\" is constrained to location PIN F10 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[6] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[6\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80484 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X20_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X20_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81930 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X20_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X20_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81932 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X20_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X20_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81934 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X20_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X20_Y62_N1 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10804 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[7\] PIN F8 " "Info: Node \"Ddr2_Dq\[7\]\" is constrained to location PIN F8 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[7] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[7\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80485 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X51_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X51_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81904 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X51_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X51_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81906 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X51_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X51_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81908 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X51_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X51_Y62_N1 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10803 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[8\] PIN A13 " "Info: Node \"Ddr2_Dq\[8\]\" is constrained to location PIN A13 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[8] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[8\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80486 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81878 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81880 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81882 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X53_Y62_N15 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X53_Y62_N15 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10802 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[9\] PIN A14 " "Info: Node \"Ddr2_Dq\[9\]\" is constrained to location PIN A14 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[9] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[9\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80487 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81852 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81854 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X53_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X53_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81856 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X53_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X53_Y62_N22 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10801 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[10\] PIN B14 " "Info: Node \"Ddr2_Dq\[10\]\" is constrained to location PIN B14 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[10] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[10\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80488 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81826 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81828 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81830 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X60_Y62_N1 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X60_Y62_N1 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10800 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[11\] PIN A15 " "Info: Node \"Ddr2_Dq\[11\]\" is constrained to location PIN A15 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[11] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[11\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80489 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81800 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81802 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81804 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X60_Y62_N8 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X60_Y62_N8 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10799 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[12\] PIN B15 " "Info: Node \"Ddr2_Dq\[12\]\" is constrained to location PIN B15 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[12] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[12\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80490 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X67_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X67_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81774 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X67_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X67_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81776 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X67_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X67_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81778 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X67_Y62_N15 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X67_Y62_N15 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10798 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[13\] PIN B16 " "Info: Node \"Ddr2_Dq\[13\]\" is constrained to location PIN B16 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[13] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[13\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80491 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X62_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X62_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81748 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X62_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X62_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81750 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X62_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X62_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81752 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X62_Y62_N15 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X62_Y62_N15 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10797 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[14\] PIN E14 " "Info: Node \"Ddr2_Dq\[14\]\" is constrained to location PIN E14 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[14] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[14\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80492 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81722 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81724 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X60_Y61_N0 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X60_Y61_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 81726 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X60_Y62_N22 " "Info: Node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X60_Y62_N22 to improve DDIO timing" {  } { { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 10796 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "Ddr2_Dq\[15\] PIN D13 " "Info: Node \"Ddr2_Dq\[15\]\" is constrained to location PIN D13 to improve DDIO timing" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dq[15] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dq\[15\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80493 4858 5830 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1}  } {  } 0 0 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Extra Info: Packed 10 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Extra Info: Created 32 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 20 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 16 21 " "Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 10 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 10 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 38 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 29 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 uses 0.9V 1.8V 30 8 " "Info: I/O bank number 7 uses 0.9V VREF pins and has 1.8V VCCIO pins. 30 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 uses 0.9V 1.8V 30 8 " "Info: I/O bank number 8 uses 0.9V VREF pins and has 1.8V VCCIO pins. 30 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "Info: altmemphy pin placement was successful" {  } {  } 0 0 "altmemphy pin placement was successful" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1 0 " "Warning: PLL \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1 driven by cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Info: Input port INCLK\[0\] of node \"Medipix_sopc:u_Medipix_sopc\|ram:the_ram\|ram_controller_phy:ram_controller_phy_inst\|ram_phy:ram_phy_inst\|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst\|ram_phy_alt_mem_phy_clk_reset:clk\|ram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_86k3:auto_generated\|pll1\" is driven by cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 987 0 0 } } { "Modules/m_Medipix_Sopc/ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy.v" 206 0 0 } } { "Modules/m_Medipix_Sopc/ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_controller_phy.v" 376 0 0 } } { "Modules/m_Medipix_Sopc/ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram.v" 211 0 0 } } { "Modules/m_Medipix_Sopc/Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/Medipix_sopc.v" 52074 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 315 0 0 } } { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/cpu_pll_altpll.v" 46 -1 0 } } { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 178 0 0 } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "db/altpll_86k3.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/db/altpll_86k3.tdf" 38 2 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 1536 0 0 } } { "Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy_alt_mem_phy.v" 987 0 0 } } { "Modules/m_Medipix_Sopc/ram_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_phy.v" 206 0 0 } } { "Modules/m_Medipix_Sopc/ram_controller_phy.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram_controller_phy.v" 376 0 0 } } { "Modules/m_Medipix_Sopc/ram.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/ram.v" 211 0 0 } } { "Modules/m_Medipix_Sopc/Medipix_sopc.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Medipix_Sopc/Medipix_sopc.v" 52074 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 315 0 0 } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DAC_Sck " "Warning: Ignored I/O standard assignment to node \"DAC_Sck\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_Sck" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Eth_Int_N " "Warning: Ignored I/O standard assignment to node \"Eth_Int_N\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Eth_Int_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rxd_uart " "Warning: Ignored I/O standard assignment to node \"rxd_uart\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd_uart" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "txd_uart " "Warning: Ignored I/O standard assignment to node \"txd_uart\"" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd_uart" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_Sck " "Warning: Node \"DAC_Sck\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_Sck" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Eth_Int_N " "Warning: Node \"Eth_Int_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Eth_Int_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd_uart " "Warning: Node \"rxd_uart\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd_uart" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd_uart " "Warning: Node \"txd_uart\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd_uart" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Info: Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:47 " "Info: Fitter placement operations ending: elapsed time is 00:00:47" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X47_Y25 X58_Y36 " "Info: Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Info: Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning: Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Flash_Do 3.3-V LVCMOS K1 " "Info: Pin Flash_Do uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Flash_Do } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Do" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 60 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Flash_Do } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80541 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 " "Warning: 6 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Led_N\[0\] 3.3-V LVCMOS B1 " "Info: Pin Led_N\[0\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Led_N[0] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Led_N\[0\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Led_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80456 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Led_N\[1\] 3.3-V LVCMOS B2 " "Info: Pin Led_N\[1\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Led_N[1] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Led_N\[1\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Led_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80457 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Led_N\[2\] 3.3-V LVCMOS J2 " "Info: Pin Led_N\[2\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Led_N[2] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Led_N\[2\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Led_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80458 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_Dout 3.3-V LVCMOS L22 " "Info: Pin ADC_Dout uses I/O standard 3.3-V LVCMOS at L22" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ADC_Dout } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_Dout" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 78 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_Dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80549 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SCL 3.3-V LVCMOS C1 " "Info: Pin I2C_SCL uses I/O standard 3.3-V LVCMOS at C1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { I2C_SCL } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 67 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80545 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDA 3.3-V LVCMOS C2 " "Info: Pin I2C_SDA uses I/O standard 3.3-V LVCMOS at C2" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { I2C_SDA } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 68 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80546 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Flash_Do 3.3-V LVCMOS K1 " "Info: Pin Flash_Do uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Flash_Do } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Do" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 60 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Flash_Do } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80541 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ddr2_Clk_P a permanently enabled " "Info: Pin Ddr2_Clk_P has a permanently enabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Clk_P } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Clk_P" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 35 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Clk_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80529 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ddr2_Clk_N a permanently enabled " "Info: Pin Ddr2_Clk_N has a permanently enabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Clk_N } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Clk_N" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 36 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Clk_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80530 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ddr2_Dm\[0\] a permanently enabled " "Info: Pin Ddr2_Dm\[0\] has a permanently enabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dm[0] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dm\[0\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 38 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80476 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ddr2_Dm\[1\] a permanently enabled " "Info: Pin Ddr2_Dm\[1\] has a permanently enabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_Dm[1] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_Dm\[1\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 38 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_Dm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80477 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Ddr2_A\[13\] GND " "Info: Pin Ddr2_A\[13\] has GND driving its datain port" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Ddr2_A[13] } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ddr2_A\[13\]" } } } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ddr2_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/" 0 { } { { 0 { 0 ""} 0 80472 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Medipix_prj.fit.smsg " "Info: Generated suppressed messages file D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_load_pixelm/Medipix_prj.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Info: Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 12:54:40 2014 " "Info: Processing ended: Tue Oct 21 12:54:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Info: Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Info: Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
