Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sat Nov 18 16:00:26 2023
| Host              : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1026)
6. checking no_output_delay (1024)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1026)
---------------------------------
 There are 1026 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1024)
----------------------------------
 There are 1024 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.615    -5025.352                   2271                 6242        0.043        0.000                      0                 6242        3.225        0.000                       0                  4374  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.615    -5025.352                   2271                 6242        0.043        0.000                      0                 6242        3.225        0.000                       0                  4374  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2271  Failing Endpoints,  Worst Slack       -4.615ns,  Total Violation    -5025.352ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.615ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[23]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.596ns  (logic 6.313ns (54.441%)  route 5.283ns (45.559%))
  Logic Levels:           37  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X36Y67         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[23]_replica/Q
                         net (fo=17, routed)          0.125     0.258    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[31]_0[23]_repN
    SLICE_X36Y68         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.372 f  inst1/inst0/inst0/inst1/inst0/i___44_i_1/O
                         net (fo=28, routed)          0.318     0.690    inst1/inst0/inst0/inst1/inst0_n_795
    SLICE_X37Y65         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     0.754 f  inst1/inst0/inst0/inst1/i___831/O
                         net (fo=2, routed)           0.536     1.290    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/B[0]
    DSP48E2_X3Y24        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.195     1.485 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.485    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X3Y24        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.092     1.577 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     1.577    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X3Y24        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.737     2.314 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     2.314    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y24        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.059     2.373 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     2.373    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.699     3.072 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.231 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.247    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X3Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.945 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.945    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X3Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.086 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.280     4.366    inst1/inst0/inst0/inst1/inst0/DSP_ALU_INST[0]
    SLICE_X39Y63         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     4.428 r  inst1/inst0/inst0/inst1/inst0/i___40_i_3/O
                         net (fo=2, routed)           0.051     4.479    inst1/inst0/inst0/inst1/inst0_n_793
    SLICE_X39Y63         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.063     4.542 r  inst1/inst0/inst0/inst1/i___40/O
                         net (fo=21, routed)          0.120     4.662    inst1/inst0/inst0/inst1/inst0/i___37_i_4_0
    SLICE_X38Y63         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     4.760 r  inst1/inst0/inst0/inst1/inst0/i___306_i_22/O
                         net (fo=1, routed)           0.410     5.170    inst1/inst0/inst0/inst1/inst0/i___306_i_22_n_0
    SLICE_X38Y74         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.408 r  inst1/inst0/inst0/inst1/inst0/i___306_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.436    inst1/inst0/inst0/inst1/inst0/i___306_i_5_n_0
    SLICE_X38Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.459 r  inst1/inst0/inst0/inst1/inst0/i___306_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.487    inst1/inst0/inst0/inst1/inst0/i___306_i_3_n_0
    SLICE_X38Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.603 r  inst1/inst0/inst0/inst1/inst0/i___37_i_4/CO[6]
                         net (fo=12, routed)          0.241     5.844    inst1/inst0/inst0/inst1/inst0/i___37_i_16_0[4]
    SLICE_X38Y72         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     5.908 f  inst1/inst0/inst0/inst1/inst0/i___38_i_6/O
                         net (fo=2, routed)           0.170     6.078    inst1/inst0/inst0/inst1/inst0/i___38_i_11_1
    SLICE_X39Y72         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.176 f  inst1/inst0/inst0/inst1/inst0/i___795_i_3/O
                         net (fo=1, routed)           0.071     6.247    inst1/inst0/inst0/inst1/inst0/i___795_i_3_n_0
    SLICE_X39Y72         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     6.424 r  inst1/inst0/inst0/inst1/inst0/i___795_i_2/O
                         net (fo=17, routed)          0.115     6.539    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[30]_3
    SLICE_X39Y73         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     6.577 r  inst1/inst0/inst0/inst1/inst0/i___780_i_2/O
                         net (fo=6, routed)           0.116     6.693    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[28]_23
    SLICE_X39Y74         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     6.791 r  inst1/inst0/inst0/inst1/inst0/i___838_i_2/O
                         net (fo=7, routed)           0.124     6.915    inst1/inst0/inst0/inst1/inst0_n_755
    SLICE_X39Y73         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.015 r  inst1/inst0/inst0/inst1/i___838/O
                         net (fo=1, routed)           0.222     7.237    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[7]_2[2]
    SLICE_X40Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     7.402 r  inst1/inst0/inst0/inst1/inst0/i___33_i_1/CO[3]
                         net (fo=151, routed)         0.265     7.667    inst1/inst0/inst0/inst1/p1_ugt_7707_comb
    SLICE_X40Y77         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     7.783 f  inst1/inst0/inst0/inst1/i___330/O
                         net (fo=37, routed)          0.178     7.961    inst1/inst0/inst0/inst1/i___330_n_0
    SLICE_X40Y79         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     8.143 r  inst1/inst0/inst0/inst1/i___306/O
                         net (fo=6, routed)           0.110     8.253    inst1/inst0/inst0/inst1/i___306_n_0
    SLICE_X41Y80         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     8.369 r  inst1/inst0/inst0/inst1/i___974/O
                         net (fo=2, routed)           0.129     8.498    inst1/inst0/inst0/inst1/inst0/i___909_3
    SLICE_X41Y78         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.177     8.675 r  inst1/inst0/inst0/inst1/inst0/i___909_i_2/O
                         net (fo=3, routed)           0.182     8.857    inst1/inst0/inst0/inst1/inst0/i___974
    SLICE_X42Y78         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     9.034 f  inst1/inst0/inst0/inst1/inst0/i___717_i_7/O
                         net (fo=1, routed)           0.124     9.158    inst1/inst0/inst0/inst1/inst0/i___717_i_7_n_0
    SLICE_X42Y77         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     9.336 f  inst1/inst0/inst0/inst1/inst0/i___717_i_1/O
                         net (fo=2, routed)           0.124     9.460    inst1/inst0/inst0/inst1/inst0/i___717_i_8_0
    SLICE_X43Y77         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     9.522 r  inst1/inst0/inst0/inst1/inst0/i___19_i_1/O
                         net (fo=2, routed)           0.207     9.729    inst1/inst0/inst0/inst1/inst0/i___717_i_5_0
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     9.923 r  inst1/inst0/inst0/inst1/inst0/i___891_i_2/CO[7]
                         net (fo=1, routed)           0.028     9.951    inst1/inst0/inst0/inst1/inst0/i___891_i_2_n_0
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     9.974 r  inst1/inst0/inst0/inst1/inst0/i___891_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.002    inst1/inst0/inst0/inst1/inst0/i___891_i_1_n_0
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072    10.074 r  inst1/inst0/inst0/inst1/inst0/i___587_i_1/O[0]
                         net (fo=2, routed)           0.216    10.290    inst1/inst0/inst0/inst1/p1_addend_x__3_comb0[17]
    SLICE_X44Y81         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.353 r  inst1/inst0/inst0/inst1/i___895/O
                         net (fo=1, routed)           0.281    10.634    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_3[0]
    SLICE_X44Y79         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.234    10.868 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1/O[6]
                         net (fo=2, routed)           0.214    11.082    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1_n_9
    SLICE_X46Y79         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    11.258 r  inst1/inst0/inst0/inst1/inst0/i___418_i_1/O
                         net (fo=2, routed)           0.168    11.426    inst1/inst0/inst0/inst1/inst0_n_894
    SLICE_X46Y79         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    11.573 r  inst1/inst0/inst0/inst1/i___418/O
                         net (fo=1, routed)           0.058    11.631    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_comb
    SLICE_X46Y79         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.024     7.024    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X46Y79         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X46Y79         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 -4.615    

Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst3/inst0/p1_ne_7814_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 6.056ns (52.360%)  route 5.510ns (47.640%))
  Logic Levels:           38  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=3 LUT6=16)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.035     0.035    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X23Y46         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[24]/Q
                         net (fo=24, routed)          0.133     0.264    inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[29]_0[24]
    SLICE_X22Y46         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.379 f  inst1/inst0/inst0/inst3/inst0/i___820_i_1/O
                         net (fo=39, routed)          0.245     0.624    inst1/inst0/inst0/inst3/inst0_n_1090
    SLICE_X20Y45         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     0.664 f  inst1/inst0/inst0/inst3/i___839/O
                         net (fo=2, routed)           0.349     1.013    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/B[4]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.195     1.208 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     1.208    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.092     1.300 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     1.300    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[35])
                                                      0.737     2.037 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     2.037    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER.U<35>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     2.096 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     2.096    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA.U_DATA<35>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     2.795 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.795    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.954 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.970    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__6/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.668 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__6/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.668    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__6/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.809 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__6/DSP_OUTPUT_INST/P[30]
                         net (fo=64, routed)          0.246     4.055    inst1/inst0/inst0/inst3/inst0/DSP_ALU_INST_0[0]
    SLICE_X21Y43         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     4.233 f  inst1/inst0/inst0/inst3/inst0/i___34_i_1__1/O
                         net (fo=1, routed)           0.103     4.336    inst1/inst0/inst0/inst3/inst0_n_1089
    SLICE_X21Y44         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     4.375 f  inst1/inst0/inst0/inst3/i___34/O
                         net (fo=1, routed)           0.199     4.574    inst1/inst0/inst0/inst3/inst0/i___658_i_2_0
    SLICE_X23Y44         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     4.613 r  inst1/inst0/inst0/inst3/inst0/i___33_i_11/O
                         net (fo=49, routed)          0.162     4.775    inst1/inst0/inst0/inst3/inst0/i___33_i_11_n_0
    SLICE_X24Y43         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     4.816 r  inst1/inst0/inst0/inst3/inst0/i___336_i_10__0/O
                         net (fo=1, routed)           0.246     5.062    inst1/inst0/inst0/inst3/inst0/i___336_i_10__0_n_0
    SLICE_X25Y43         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.300 r  inst1/inst0/inst0/inst3/inst0/i___336_i_2__1/CO[7]
                         net (fo=1, routed)           0.028     5.328    inst1/inst0/inst0/inst3/inst0/i___336_i_2__1_n_0
    SLICE_X25Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.351 r  inst1/inst0/inst0/inst3/inst0/i___332_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     5.379    inst1/inst0/inst0/inst3/inst0/i___332_i_2__0_n_0
    SLICE_X25Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.495 r  inst1/inst0/inst0/inst3/inst0/i___33_i_1__1/CO[6]
                         net (fo=13, routed)          0.181     5.676    inst1/inst0/inst0/inst3/inst0/i___33_i_8_0[14]
    SLICE_X23Y45         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     5.776 f  inst1/inst0/inst0/inst3/inst0/i___32_i_5/O
                         net (fo=2, routed)           0.140     5.916    inst1/inst0/inst0/inst3/inst0/i___32_i_5_n_0
    SLICE_X23Y44         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     6.094 f  inst1/inst0/inst0/inst3/inst0/i___32_i_1__0/O
                         net (fo=11, routed)          0.231     6.325    inst1/inst0/inst0/inst3/inst0/p0_twd_r_reg[23]_8
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     6.425 r  inst1/inst0/inst0/inst3/inst0/i___262_i_3__0/O
                         net (fo=5, routed)           0.177     6.602    inst1/inst0/inst0/inst3/inst0/i___262_i_3__0_n_0
    SLICE_X23Y41         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.751 f  inst1/inst0/inst0/inst3/inst0/i___285_i_1__0/O
                         net (fo=19, routed)          0.287     7.038    inst1/inst0/inst0/inst3/inst0/i___32
    SLICE_X21Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.194     7.232 f  inst1/inst0/inst0/inst3/inst0/i___20_i_1__1/CO[3]
                         net (fo=173, routed)         0.304     7.536    inst1/inst0/inst0/inst3/inst0/i___20_i_2__1_0[0]
    SLICE_X21Y40         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     7.575 r  inst1/inst0/inst0/inst3/inst0/i___799_i_1/O
                         net (fo=3, routed)           0.105     7.680    inst1/inst0/inst0/inst3/inst0/i___319
    SLICE_X21Y41         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.719 r  inst1/inst0/inst0/inst3/inst0/i___502_i_3/O
                         net (fo=1, routed)           0.127     7.846    inst1/inst0/inst0/inst3/inst0_n_1020
    SLICE_X21Y41         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     8.024 r  inst1/inst0/inst0/inst3/i___502/O
                         net (fo=37, routed)          0.331     8.355    inst1/inst0/inst0/inst3/inst0/i___650_i_1_3
    SLICE_X19Y39         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     8.453 f  inst1/inst0/inst0/inst3/inst0/i___656_i_1/O
                         net (fo=3, routed)           0.219     8.672    inst1/inst0/inst0/inst3/inst0_n_985
    SLICE_X17Y39         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     8.735 f  inst1/inst0/inst0/inst3/i___953/O
                         net (fo=4, routed)           0.313     9.048    inst1/inst0/inst0/inst3/i___953_n_0
    SLICE_X18Y36         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.121     9.169 r  inst1/inst0/inst0/inst3/i___651/O
                         net (fo=1, routed)           0.333     9.502    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[7]_i_16__1_1[0]
    SLICE_X19Y36         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     9.743 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     9.771    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[15]_i_20_n_0
    SLICE_X19Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     9.875 r  inst1/inst0/inst0/inst3/inst0/i___272_i_3__1/O[3]
                         net (fo=1, routed)           0.151    10.026    inst1/inst0/inst0/inst3/inst0/p1_addend_x__1_comb0[12]
    SLICE_X18Y37         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038    10.064 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[15]_i_5__1/O
                         net (fo=2, routed)           0.272    10.336    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[15]_i_5__1_n_0
    SLICE_X19Y33         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101    10.437 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[15]_i_13__1/O
                         net (fo=1, routed)           0.015    10.452    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[15]_i_13__1_n_0
    SLICE_X19Y33         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    10.650 f  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028    10.678    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[15]_i_1__1_n_0
    SLICE_X19Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    10.701 f  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028    10.729    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[23]_i_1__1_n_0
    SLICE_X19Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.116    10.845 f  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[27]_i_1__1/CO[4]
                         net (fo=2, routed)           0.263    11.108    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[27]_i_1__1_n_3
    SLICE_X18Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039    11.147 r  inst1/inst0/inst0/inst3/inst0/i___347_i_5/O
                         net (fo=1, routed)           0.051    11.198    inst1/inst0/inst0/inst3/inst0/i___347_i_5_n_0
    SLICE_X18Y35         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    11.314 r  inst1/inst0/inst0/inst3/inst0/i___347_i_3/O
                         net (fo=2, routed)           0.113    11.427    inst1/inst0/inst0/inst3/inst0_n_1113
    SLICE_X18Y36         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116    11.543 r  inst1/inst0/inst0/inst3/i___347/O
                         net (fo=1, routed)           0.058    11.601    inst1/inst0/inst0/inst3/inst0/p1_ne_7814_comb
    SLICE_X18Y36         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_ne_7814_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.024     7.024    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X18Y36         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_ne_7814_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y36         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst3/inst0/p1_ne_7814_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                 -4.585    

Slack (VIOLATED) :        -4.583ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[23]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 6.359ns (54.990%)  route 5.205ns (45.010%))
  Logic Levels:           39  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X36Y67         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[23]_replica/Q
                         net (fo=17, routed)          0.125     0.258    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[31]_0[23]_repN
    SLICE_X36Y68         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.372 f  inst1/inst0/inst0/inst1/inst0/i___44_i_1/O
                         net (fo=28, routed)          0.318     0.690    inst1/inst0/inst0/inst1/inst0_n_795
    SLICE_X37Y65         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     0.754 f  inst1/inst0/inst0/inst1/i___831/O
                         net (fo=2, routed)           0.536     1.290    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/B[0]
    DSP48E2_X3Y24        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.195     1.485 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.485    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X3Y24        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.092     1.577 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     1.577    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X3Y24        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.737     2.314 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     2.314    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<31>
    DSP48E2_X3Y24        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.059     2.373 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     2.373    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<31>
    DSP48E2_X3Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.699     3.072 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.231 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.247    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X3Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.945 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.945    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X3Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.086 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.280     4.366    inst1/inst0/inst0/inst1/inst0/DSP_ALU_INST[0]
    SLICE_X39Y63         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     4.428 r  inst1/inst0/inst0/inst1/inst0/i___40_i_3/O
                         net (fo=2, routed)           0.051     4.479    inst1/inst0/inst0/inst1/inst0_n_793
    SLICE_X39Y63         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.063     4.542 r  inst1/inst0/inst0/inst1/i___40/O
                         net (fo=21, routed)          0.120     4.662    inst1/inst0/inst0/inst1/inst0/i___37_i_4_0
    SLICE_X38Y63         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     4.760 r  inst1/inst0/inst0/inst1/inst0/i___306_i_22/O
                         net (fo=1, routed)           0.410     5.170    inst1/inst0/inst0/inst1/inst0/i___306_i_22_n_0
    SLICE_X38Y74         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.408 r  inst1/inst0/inst0/inst1/inst0/i___306_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.436    inst1/inst0/inst0/inst1/inst0/i___306_i_5_n_0
    SLICE_X38Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.459 r  inst1/inst0/inst0/inst1/inst0/i___306_i_3/CO[7]
                         net (fo=1, routed)           0.028     5.487    inst1/inst0/inst0/inst1/inst0/i___306_i_3_n_0
    SLICE_X38Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.603 r  inst1/inst0/inst0/inst1/inst0/i___37_i_4/CO[6]
                         net (fo=12, routed)          0.241     5.844    inst1/inst0/inst0/inst1/inst0/i___37_i_16_0[4]
    SLICE_X38Y72         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     5.908 f  inst1/inst0/inst0/inst1/inst0/i___38_i_6/O
                         net (fo=2, routed)           0.170     6.078    inst1/inst0/inst0/inst1/inst0/i___38_i_11_1
    SLICE_X39Y72         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.176 f  inst1/inst0/inst0/inst1/inst0/i___795_i_3/O
                         net (fo=1, routed)           0.071     6.247    inst1/inst0/inst0/inst1/inst0/i___795_i_3_n_0
    SLICE_X39Y72         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     6.424 r  inst1/inst0/inst0/inst1/inst0/i___795_i_2/O
                         net (fo=17, routed)          0.115     6.539    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[30]_3
    SLICE_X39Y73         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     6.577 r  inst1/inst0/inst0/inst1/inst0/i___780_i_2/O
                         net (fo=6, routed)           0.116     6.693    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[28]_23
    SLICE_X39Y74         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     6.791 r  inst1/inst0/inst0/inst1/inst0/i___838_i_2/O
                         net (fo=7, routed)           0.124     6.915    inst1/inst0/inst0/inst1/inst0_n_755
    SLICE_X39Y73         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.015 r  inst1/inst0/inst0/inst1/i___838/O
                         net (fo=1, routed)           0.222     7.237    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[7]_2[2]
    SLICE_X40Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     7.402 r  inst1/inst0/inst0/inst1/inst0/i___33_i_1/CO[3]
                         net (fo=151, routed)         0.265     7.667    inst1/inst0/inst0/inst1/p1_ugt_7707_comb
    SLICE_X40Y77         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     7.783 f  inst1/inst0/inst0/inst1/i___330/O
                         net (fo=37, routed)          0.178     7.961    inst1/inst0/inst0/inst1/i___330_n_0
    SLICE_X40Y79         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     8.143 r  inst1/inst0/inst0/inst1/i___306/O
                         net (fo=6, routed)           0.110     8.253    inst1/inst0/inst0/inst1/i___306_n_0
    SLICE_X41Y80         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     8.369 r  inst1/inst0/inst0/inst1/i___974/O
                         net (fo=2, routed)           0.129     8.498    inst1/inst0/inst0/inst1/inst0/i___909_3
    SLICE_X41Y78         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.177     8.675 r  inst1/inst0/inst0/inst1/inst0/i___909_i_2/O
                         net (fo=3, routed)           0.182     8.857    inst1/inst0/inst0/inst1/inst0/i___974
    SLICE_X42Y78         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     9.034 f  inst1/inst0/inst0/inst1/inst0/i___717_i_7/O
                         net (fo=1, routed)           0.124     9.158    inst1/inst0/inst0/inst1/inst0/i___717_i_7_n_0
    SLICE_X42Y77         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     9.336 f  inst1/inst0/inst0/inst1/inst0/i___717_i_1/O
                         net (fo=2, routed)           0.124     9.460    inst1/inst0/inst0/inst1/inst0/i___717_i_8_0
    SLICE_X43Y77         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     9.522 r  inst1/inst0/inst0/inst1/inst0/i___19_i_1/O
                         net (fo=2, routed)           0.207     9.729    inst1/inst0/inst0/inst1/inst0/i___717_i_5_0
    SLICE_X45Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     9.923 r  inst1/inst0/inst0/inst1/inst0/i___891_i_2/CO[7]
                         net (fo=1, routed)           0.028     9.951    inst1/inst0/inst0/inst1/inst0/i___891_i_2_n_0
    SLICE_X45Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     9.974 r  inst1/inst0/inst0/inst1/inst0/i___891_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.002    inst1/inst0/inst0/inst1/inst0/i___891_i_1_n_0
    SLICE_X45Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145    10.147 r  inst1/inst0/inst0/inst1/inst0/i___587_i_1/O[5]
                         net (fo=2, routed)           0.241    10.388    inst1/inst0/inst0/inst1/p1_addend_x__3_comb0[22]
    SLICE_X44Y80         LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.198    10.586 r  inst1/inst0/inst0/inst1/i___899/O
                         net (fo=1, routed)           0.179    10.765    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_3[3]
    SLICE_X44Y79         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.838 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.866    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1_n_0
    SLICE_X44Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104    10.970 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.148    11.118    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[27]_i_1_n_14
    SLICE_X46Y80         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116    11.234 f  inst1/inst0/inst0/inst1/inst0/i___418_i_4/O
                         net (fo=1, routed)           0.101    11.335    inst1/inst0/inst0/inst1/inst0/i___418_i_4_n_0
    SLICE_X46Y81         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039    11.374 r  inst1/inst0/inst0/inst1/inst0/i___418_i_2/O
                         net (fo=2, routed)           0.104    11.478    inst1/inst0/inst0/inst1/inst0/i___418_i_4_0
    SLICE_X46Y80         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063    11.541 r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_i_1/O
                         net (fo=1, routed)           0.058    11.599    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_comb
    SLICE_X46Y80         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.024     7.024    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X46Y80         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X46Y80         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 -4.583    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst3/inst0/p0_in1_i_reg[23]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 6.286ns (54.372%)  route 5.275ns (45.628%))
  Logic Levels:           42  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.037     0.037    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X28Y45         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p0_in1_i_reg[23]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.130 f  inst1/inst0/inst0/inst3/inst0/p0_in1_i_reg[23]_replica_2/Q
                         net (fo=1, routed)           0.111     0.241    inst1/inst0/inst0/inst3/inst0/p0_in1_i_reg[30]_0[23]_repN_2
    SLICE_X28Y44         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.357 f  inst1/inst0/inst0/inst3/inst0/i___739_i_1/O
                         net (fo=34, routed)          0.151     0.508    inst1/inst0/inst0/inst3/inst0_n_1046
    SLICE_X28Y46         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     0.546 f  inst1/inst0/inst0/inst3/i___749/O
                         net (fo=2, routed)           0.367     0.913    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/B[13]
    DSP48E2_X2Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     1.108 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     1.108    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X2Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     1.200 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     1.200    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X2Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     1.937 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     1.937    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     1.996 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     1.996    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     2.695 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.695    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.854 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.870    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__0/PCIN[47]
    DSP48E2_X2Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.568 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.568    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.709 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/P[30]
                         net (fo=56, routed)          0.268     3.977    inst1/inst0/inst0/inst3/inst0/P[0]
    SLICE_X29Y42         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     4.095 f  inst1/inst0/inst0/inst3/inst0/i___26_i_21/O
                         net (fo=1, routed)           0.197     4.292    inst1/inst0/inst0/inst3/inst0/i___26_i_21_n_0
    SLICE_X29Y39         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     4.330 r  inst1/inst0/inst0/inst3/inst0/i___26_i_17/O
                         net (fo=1, routed)           0.099     4.429    inst1/inst0/inst0/inst3/inst0/i___26_i_17_n_0
    SLICE_X30Y39         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     4.468 r  inst1/inst0/inst0/inst3/inst0/i___26_i_12/O
                         net (fo=47, routed)          0.206     4.674    inst1/inst0/inst0/inst3/inst0/i___26_i_12_n_0
    SLICE_X30Y33         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     4.738 r  inst1/inst0/inst0/inst3/inst0/i___294_i_10/O
                         net (fo=1, routed)           0.203     4.941    inst1/inst0/inst0/inst3/inst0/i___294_i_10_n_0
    SLICE_X29Y33         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.182 f  inst1/inst0/inst0/inst3/inst0/i___294_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.210    inst1/inst0/inst0/inst3/inst0/i___294_i_2_n_0
    SLICE_X29Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.233 f  inst1/inst0/inst0/inst3/inst0/i___290_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     5.261    inst1/inst0/inst0/inst3/inst0/i___290_i_3__0_n_0
    SLICE_X29Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.377 f  inst1/inst0/inst0/inst3/inst0/i___26_i_3__0/CO[6]
                         net (fo=13, routed)          0.231     5.608    inst1/inst0/inst0/inst3/inst0/i___26_i_11_0[12]
    SLICE_X29Y38         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.724 r  inst1/inst0/inst0/inst3/inst0/i___12_i_7/O
                         net (fo=2, routed)           0.108     5.832    inst1/inst0/inst0/inst3/inst0/i___12_i_7_n_0
    SLICE_X29Y38         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     5.894 r  inst1/inst0/inst0/inst3/inst0/i___12_i_5__0/O
                         net (fo=6, routed)           0.301     6.195    inst1/inst0/inst0/inst3/inst0/i___12_i_5__0_n_0
    SLICE_X27Y35         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.235 r  inst1/inst0/inst0/inst3/inst0/i___13_i_2__1/O
                         net (fo=7, routed)           0.228     6.463    inst1/inst0/inst0/inst3/inst0/i___322_0
    SLICE_X24Y35         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     6.563 r  inst1/inst0/inst0/inst3/inst0/i___620_i_1__0/O
                         net (fo=10, routed)          0.174     6.737    inst1/inst0/inst0/inst3/inst0_n_924
    SLICE_X24Y34         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     6.837 r  inst1/inst0/inst0/inst3/i___770/O
                         net (fo=6, routed)           0.226     7.063    inst1/inst0/inst0/inst3/i___770_n_0
    SLICE_X24Y33         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     7.125 r  inst1/inst0/inst0/inst3/i___621/O
                         net (fo=1, routed)           0.023     7.148    inst1/inst0/inst0/inst3/inst0/p1_greater_exp_sign__1_reg_1[2]
    SLICE_X24Y33         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.186     7.334 f  inst1/inst0/inst0/inst3/inst0/i__i_2__1/CO[3]
                         net (fo=80, routed)          0.337     7.671    inst1/inst0/inst0/inst3/inst0/i___244[0]
    SLICE_X22Y32         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     7.710 r  inst1/inst0/inst0/inst3/inst0/i___252_i_1__0/O
                         net (fo=5, routed)           0.055     7.765    inst1/inst0/inst0/inst3/inst0_n_872
    SLICE_X22Y32         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     7.803 f  inst1/inst0/inst0/inst3/i___615/O
                         net (fo=3, routed)           0.215     8.018    inst1/inst0/inst0/inst3/inst0/i___331_i_2__0_2
    SLICE_X21Y28         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     8.118 r  inst1/inst0/inst0/inst3/inst0/i___331_i_5/O
                         net (fo=1, routed)           0.103     8.221    inst1/inst0/inst0/inst3/inst0/i___331_i_5_n_0
    SLICE_X21Y28         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     8.259 f  inst1/inst0/inst0/inst3/inst0/i___331_i_2__0/O
                         net (fo=22, routed)          0.081     8.340    inst1/inst0/inst0/inst3/inst0/i___627
    SLICE_X21Y28         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     8.489 f  inst1/inst0/inst0/inst3/inst0/i___0_i_29/O
                         net (fo=1, routed)           0.174     8.663    inst1/inst0/inst0/inst3/inst0/i___0_i_29_n_0
    SLICE_X20Y26         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     8.837 f  inst1/inst0/inst0/inst3/inst0/i___0_i_8/O
                         net (fo=1, routed)           0.299     9.136    inst1/inst0/inst0/inst3/inst0/i___0_i_8_n_0
    SLICE_X18Y23         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     9.310 f  inst1/inst0/inst0/inst3/inst0/i___0_i_1__1/O
                         net (fo=3, routed)           0.121     9.431    inst1/inst0/inst0/inst3/inst0/i___619
    SLICE_X18Y21         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     9.470 r  inst1/inst0/inst0/inst3/inst0/i___579_i_3/O
                         net (fo=1, routed)           0.192     9.662    inst1/inst0/inst0/inst3/inst0/i___579_i_3_n_0
    SLICE_X17Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.853 r  inst1/inst0/inst0/inst3/inst0/i___579_i_2/CO[7]
                         net (fo=1, routed)           0.028     9.881    inst1/inst0/inst0/inst3/inst0/i___579_i_2_n_0
    SLICE_X17Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     9.990 r  inst1/inst0/inst0/inst3/inst0/i___579_i_1__0/O[4]
                         net (fo=1, routed)           0.203    10.193    inst1/inst0/inst0/inst3/inst0/p1_addend_x__3_comb0[13]
    SLICE_X15Y22         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    10.292 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[15]_i_4__1/O
                         net (fo=2, routed)           0.114    10.406    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[15]_i_4__1_n_0
    SLICE_X16Y22         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    10.554 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[15]_i_12__1/O
                         net (fo=1, routed)           0.024    10.578    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[15]_i_12__1_n_0
    SLICE_X16Y22         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    10.780 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028    10.808    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[15]_i_1__1_n_0
    SLICE_X16Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    10.831 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028    10.859    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[23]_i_1__1_n_0
    SLICE_X16Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.104    10.963 f  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[27]_i_1__1/O[1]
                         net (fo=2, routed)           0.141    11.104    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[27]_i_1__1_n_14
    SLICE_X15Y24         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063    11.167 f  inst1/inst0/inst0/inst3/inst0/i___346_i_4__0/O
                         net (fo=1, routed)           0.051    11.218    inst1/inst0/inst0/inst3/inst0/i___346_i_4__0_n_0
    SLICE_X15Y24         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116    11.334 r  inst1/inst0/inst0/inst3/inst0/i___346_i_2__0/O
                         net (fo=2, routed)           0.057    11.391    inst1/inst0/inst0/inst3/inst0/i___346_i_4__0_0
    SLICE_X15Y24         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    11.539 r  inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero__1_i_1__1/O
                         net (fo=1, routed)           0.059    11.598    inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero__1_comb
    SLICE_X15Y24         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.024     7.024    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X15Y24         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y24         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.581ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst3/inst0/p0_in1_i_reg[23]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst3/inst0/p1_ne_7815_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 6.263ns (54.174%)  route 5.298ns (45.826%))
  Logic Levels:           41  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.037     0.037    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X28Y45         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p0_in1_i_reg[23]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.130 f  inst1/inst0/inst0/inst3/inst0/p0_in1_i_reg[23]_replica_2/Q
                         net (fo=1, routed)           0.111     0.241    inst1/inst0/inst0/inst3/inst0/p0_in1_i_reg[30]_0[23]_repN_2
    SLICE_X28Y44         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.357 f  inst1/inst0/inst0/inst3/inst0/i___739_i_1/O
                         net (fo=34, routed)          0.151     0.508    inst1/inst0/inst0/inst3/inst0_n_1046
    SLICE_X28Y46         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     0.546 f  inst1/inst0/inst0/inst3/i___749/O
                         net (fo=2, routed)           0.367     0.913    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/B[13]
    DSP48E2_X2Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     1.108 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     1.108    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X2Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     1.200 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     1.200    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X2Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     1.937 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     1.937    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     1.996 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     1.996    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     2.695 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.695    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.854 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.870    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__0/PCIN[47]
    DSP48E2_X2Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.568 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.568    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.709 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/P[30]
                         net (fo=56, routed)          0.268     3.977    inst1/inst0/inst0/inst3/inst0/P[0]
    SLICE_X29Y42         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     4.095 f  inst1/inst0/inst0/inst3/inst0/i___26_i_21/O
                         net (fo=1, routed)           0.197     4.292    inst1/inst0/inst0/inst3/inst0/i___26_i_21_n_0
    SLICE_X29Y39         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     4.330 r  inst1/inst0/inst0/inst3/inst0/i___26_i_17/O
                         net (fo=1, routed)           0.099     4.429    inst1/inst0/inst0/inst3/inst0/i___26_i_17_n_0
    SLICE_X30Y39         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     4.468 r  inst1/inst0/inst0/inst3/inst0/i___26_i_12/O
                         net (fo=47, routed)          0.206     4.674    inst1/inst0/inst0/inst3/inst0/i___26_i_12_n_0
    SLICE_X30Y33         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     4.738 r  inst1/inst0/inst0/inst3/inst0/i___294_i_10/O
                         net (fo=1, routed)           0.203     4.941    inst1/inst0/inst0/inst3/inst0/i___294_i_10_n_0
    SLICE_X29Y33         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.182 f  inst1/inst0/inst0/inst3/inst0/i___294_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.210    inst1/inst0/inst0/inst3/inst0/i___294_i_2_n_0
    SLICE_X29Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.233 f  inst1/inst0/inst0/inst3/inst0/i___290_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     5.261    inst1/inst0/inst0/inst3/inst0/i___290_i_3__0_n_0
    SLICE_X29Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.377 f  inst1/inst0/inst0/inst3/inst0/i___26_i_3__0/CO[6]
                         net (fo=13, routed)          0.231     5.608    inst1/inst0/inst0/inst3/inst0/i___26_i_11_0[12]
    SLICE_X29Y38         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.724 r  inst1/inst0/inst0/inst3/inst0/i___12_i_7/O
                         net (fo=2, routed)           0.108     5.832    inst1/inst0/inst0/inst3/inst0/i___12_i_7_n_0
    SLICE_X29Y38         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     5.894 r  inst1/inst0/inst0/inst3/inst0/i___12_i_5__0/O
                         net (fo=6, routed)           0.301     6.195    inst1/inst0/inst0/inst3/inst0/i___12_i_5__0_n_0
    SLICE_X27Y35         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.235 r  inst1/inst0/inst0/inst3/inst0/i___13_i_2__1/O
                         net (fo=7, routed)           0.228     6.463    inst1/inst0/inst0/inst3/inst0/i___322_0
    SLICE_X24Y35         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     6.563 r  inst1/inst0/inst0/inst3/inst0/i___620_i_1__0/O
                         net (fo=10, routed)          0.174     6.737    inst1/inst0/inst0/inst3/inst0_n_924
    SLICE_X24Y34         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     6.837 r  inst1/inst0/inst0/inst3/i___770/O
                         net (fo=6, routed)           0.226     7.063    inst1/inst0/inst0/inst3/i___770_n_0
    SLICE_X24Y33         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     7.125 r  inst1/inst0/inst0/inst3/i___621/O
                         net (fo=1, routed)           0.023     7.148    inst1/inst0/inst0/inst3/inst0/p1_greater_exp_sign__1_reg_1[2]
    SLICE_X24Y33         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.186     7.334 f  inst1/inst0/inst0/inst3/inst0/i__i_2__1/CO[3]
                         net (fo=80, routed)          0.337     7.671    inst1/inst0/inst0/inst3/inst0/i___244[0]
    SLICE_X22Y32         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     7.710 r  inst1/inst0/inst0/inst3/inst0/i___252_i_1__0/O
                         net (fo=5, routed)           0.055     7.765    inst1/inst0/inst0/inst3/inst0_n_872
    SLICE_X22Y32         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     7.803 f  inst1/inst0/inst0/inst3/i___615/O
                         net (fo=3, routed)           0.215     8.018    inst1/inst0/inst0/inst3/inst0/i___331_i_2__0_2
    SLICE_X21Y28         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     8.118 r  inst1/inst0/inst0/inst3/inst0/i___331_i_5/O
                         net (fo=1, routed)           0.103     8.221    inst1/inst0/inst0/inst3/inst0/i___331_i_5_n_0
    SLICE_X21Y28         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     8.259 f  inst1/inst0/inst0/inst3/inst0/i___331_i_2__0/O
                         net (fo=22, routed)          0.081     8.340    inst1/inst0/inst0/inst3/inst0/i___627
    SLICE_X21Y28         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     8.489 f  inst1/inst0/inst0/inst3/inst0/i___0_i_29/O
                         net (fo=1, routed)           0.174     8.663    inst1/inst0/inst0/inst3/inst0/i___0_i_29_n_0
    SLICE_X20Y26         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     8.837 f  inst1/inst0/inst0/inst3/inst0/i___0_i_8/O
                         net (fo=1, routed)           0.299     9.136    inst1/inst0/inst0/inst3/inst0/i___0_i_8_n_0
    SLICE_X18Y23         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     9.310 f  inst1/inst0/inst0/inst3/inst0/i___0_i_1__1/O
                         net (fo=3, routed)           0.121     9.431    inst1/inst0/inst0/inst3/inst0/i___619
    SLICE_X18Y21         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     9.470 r  inst1/inst0/inst0/inst3/inst0/i___579_i_3/O
                         net (fo=1, routed)           0.192     9.662    inst1/inst0/inst0/inst3/inst0/i___579_i_3_n_0
    SLICE_X17Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.853 r  inst1/inst0/inst0/inst3/inst0/i___579_i_2/CO[7]
                         net (fo=1, routed)           0.028     9.881    inst1/inst0/inst0/inst3/inst0/i___579_i_2_n_0
    SLICE_X17Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     9.990 r  inst1/inst0/inst0/inst3/inst0/i___579_i_1__0/O[4]
                         net (fo=1, routed)           0.203    10.193    inst1/inst0/inst0/inst3/inst0/p1_addend_x__3_comb0[13]
    SLICE_X15Y22         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    10.292 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[15]_i_4__1/O
                         net (fo=2, routed)           0.114    10.406    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[15]_i_4__1_n_0
    SLICE_X16Y22         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    10.554 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[15]_i_12__1/O
                         net (fo=1, routed)           0.024    10.578    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[15]_i_12__1_n_0
    SLICE_X16Y22         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    10.780 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028    10.808    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[15]_i_1__1_n_0
    SLICE_X16Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153    10.961 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[23]_i_1__1/O[7]
                         net (fo=2, routed)           0.198    11.159    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[23]_i_1__1_n_8
    SLICE_X15Y24         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064    11.223 r  inst1/inst0/inst0/inst3/inst0/i___346_i_5__0/O
                         net (fo=1, routed)           0.050    11.273    inst1/inst0/inst0/inst3/inst0/i___346_i_5__0_n_0
    SLICE_X15Y24         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100    11.373 r  inst1/inst0/inst0/inst3/inst0/i___346_i_3__0/O
                         net (fo=2, routed)           0.054    11.427    inst1/inst0/inst0/inst3/inst0_n_1110
    SLICE_X15Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114    11.541 r  inst1/inst0/inst0/inst3/i___346/O
                         net (fo=1, routed)           0.057    11.598    inst1/inst0/inst0/inst3/inst0/p1_ne_7815_comb
    SLICE_X15Y24         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_ne_7815_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.025     7.025    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X15Y24         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_ne_7815_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X15Y24         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst3/inst0/p1_ne_7815_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 -4.581    

Slack (VIOLATED) :        -4.544ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.525ns  (logic 6.012ns (52.165%)  route 5.513ns (47.835%))
  Logic Levels:           39  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=4 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.037     0.037    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X19Y64         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[25]/Q
                         net (fo=13, routed)          0.116     0.248    inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[30]_0[25]
    SLICE_X19Y63         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     0.364 f  inst1/inst0/inst0/inst4/inst0/i___41_i_1__0/O
                         net (fo=30, routed)          0.158     0.522    inst1/inst0/inst0/inst4/inst0_n_885
    SLICE_X19Y64         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     0.638 f  inst1/inst0/inst0/inst4/i___853/O
                         net (fo=2, routed)           0.264     0.902    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/B[4]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.195     1.097 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     1.097    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.092     1.189 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     1.189    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[35])
                                                      0.737     1.926 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     1.926    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<35>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     1.985 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     1.985    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<35>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     2.684 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.684    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.843 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.859    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.557 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.557    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.698 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.288     3.986    inst1/inst0/inst0/inst4/inst0_n_13
    SLICE_X20Y67         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.164 r  inst1/inst0/inst0/inst4/i___42/O
                         net (fo=4, routed)           0.120     4.284    inst1/inst0/inst0/inst4/inst0/i___310
    SLICE_X20Y65         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     4.384 r  inst1/inst0/inst0/inst4/inst0/i___310_i_2/O
                         net (fo=4, routed)           0.062     4.446    inst1/inst0/inst0/inst4/inst0/p0_twd_i_reg[23]_6
    SLICE_X20Y65         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.593 r  inst1/inst0/inst0/inst4/inst0/i___273_i_17/O
                         net (fo=49, routed)          0.176     4.769    inst1/inst0/inst0/inst4/inst0/i___273_i_17_n_0
    SLICE_X18Y65         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     4.807 r  inst1/inst0/inst0/inst4/inst0/i___273_i_14/O
                         net (fo=1, routed)           0.294     5.101    inst1/inst0/inst0/inst4/inst0/i___273_i_14_n_0
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.339 r  inst1/inst0/inst0/inst4/inst0/i___273_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     5.367    inst1/inst0/inst0/inst4/inst0/i___273_i_3__0_n_0
    SLICE_X18Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.390 r  inst1/inst0/inst0/inst4/inst0/i___275_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     5.418    inst1/inst0/inst0/inst4/inst0/i___275_i_1__1_n_0
    SLICE_X18Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.534 r  inst1/inst0/inst0/inst4/inst0/i___274_i_1__0/CO[6]
                         net (fo=10, routed)          0.174     5.708    inst1/inst0/inst0/inst4/inst0/i___274_i_8__0_0[21]
    SLICE_X18Y66         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     5.747 r  inst1/inst0/inst0/inst4/inst0/i___709_i_5/O
                         net (fo=6, routed)           0.290     6.037    inst1/inst0/inst0/inst4/inst0/i___709_i_5_n_0
    SLICE_X16Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     6.101 f  inst1/inst0/inst0/inst4/inst0/i___709_i_1/O
                         net (fo=9, routed)           0.168     6.269    inst1/inst0/inst0/inst4/inst0/p0_twd_i_reg[23]_3
    SLICE_X17Y67         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     6.308 r  inst1/inst0/inst0/inst4/inst0/i___758_i_1__1/O
                         net (fo=36, routed)          0.331     6.639    inst1/inst0/inst0/inst4/inst0/p0_twd_i_reg[23]_4
    SLICE_X16Y72         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     6.678 r  inst1/inst0/inst0/inst4/inst0/i___441_i_1__2/O
                         net (fo=12, routed)          0.236     6.914    inst1/inst0/inst0/inst4/inst0_n_717
    SLICE_X17Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.952 f  inst1/inst0/inst0/inst4/i___723/O
                         net (fo=1, routed)           0.181     7.133    inst1/inst0/inst0/inst4/inst0/p1_greater_exp_bexp_reg[7]_3[0]
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.177     7.310 f  inst1/inst0/inst0/inst4/inst0/i___31_i_1__0/CO[3]
                         net (fo=92, routed)          0.253     7.563    inst1/inst0/inst0/inst4/p1_ugt_7696_comb
    SLICE_X17Y71         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     7.627 r  inst1/inst0/inst0/inst4/i___721/O
                         net (fo=1, routed)           0.331     7.958    inst1/inst0/inst0/inst4/inst0/i___440_3
    SLICE_X14Y71         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.108 r  inst1/inst0/inst0/inst4/inst0/i___440_i_1__0/O
                         net (fo=4, routed)           0.241     8.349    inst1/inst0/inst0/inst4/inst0/i___719
    SLICE_X11Y71         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     8.449 r  inst1/inst0/inst0/inst4/inst0/i___232_i_5/O
                         net (fo=3, routed)           0.303     8.752    inst1/inst0/inst0/inst4/inst0/i___232_i_5_n_0
    SLICE_X12Y75         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     8.852 r  inst1/inst0/inst0/inst4/inst0/i___232_i_3__0/O
                         net (fo=2, routed)           0.201     9.053    inst1/inst0/inst0/inst4/inst0/i___232_i_3__0_n_0
    SLICE_X11Y75         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     9.153 f  inst1/inst0/inst0/inst4/inst0/i___600_i_4/O
                         net (fo=2, routed)           0.054     9.207    inst1/inst0/inst0/inst4/inst0/i___232_i_3__0_0
    SLICE_X11Y75         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     9.245 r  inst1/inst0/inst0/inst4/inst0/i___23_i_1__0/O
                         net (fo=2, routed)           0.303     9.548    inst1/inst0/inst0/inst4/inst0/i___600_i_4_0
    SLICE_X13Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.739 r  inst1/inst0/inst0/inst4/inst0/i___432_i_1__0/CO[7]
                         net (fo=1, routed)           0.028     9.767    inst1/inst0/inst0/inst4/inst0/i___432_i_1__0_n_0
    SLICE_X13Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     9.871 r  inst1/inst0/inst0/inst4/inst0/i___438_i_2__0/O[3]
                         net (fo=1, routed)           0.208    10.079    inst1/inst0/inst0/inst4/inst0/p1_addend_x__1_comb0[12]
    SLICE_X13Y74         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    10.227 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808[15]_i_5__2/O
                         net (fo=2, routed)           0.110    10.337    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808[15]_i_5__2_n_0
    SLICE_X14Y74         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063    10.400 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808[15]_i_13__2/O
                         net (fo=1, routed)           0.015    10.415    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808[15]_i_13__2_n_0
    SLICE_X14Y74         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    10.613 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808_reg[15]_i_1__2/CO[7]
                         net (fo=1, routed)           0.028    10.641    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808_reg[15]_i_1__2_n_0
    SLICE_X14Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    10.664 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808_reg[23]_i_1__2/CO[7]
                         net (fo=1, routed)           0.028    10.692    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808_reg[23]_i_1__2_n_0
    SLICE_X14Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    10.785 f  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808_reg[27]_i_1__2/O[2]
                         net (fo=2, routed)           0.200    10.985    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808_reg[27]_i_1__2_n_13
    SLICE_X14Y77         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064    11.049 r  inst1/inst0/inst0/inst4/inst0/i___312_i_4_comp/O
                         net (fo=1, routed)           0.055    11.104    inst1/inst0/inst0/inst4/inst0/i___312_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117    11.221 r  inst1/inst0/inst0/inst4/inst0/i___312_i_2_comp/O
                         net (fo=2, routed)           0.162    11.383    inst1/inst0/inst0/inst4/inst0/i___312_i_4_0
    SLICE_X14Y77         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.116    11.499 r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero_i_1__2/O
                         net (fo=1, routed)           0.063    11.562    inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero_comb
    SLICE_X14Y77         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.026     7.026    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X14Y77         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y77         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                 -4.544    

Slack (VIOLATED) :        -4.517ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[24]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 6.307ns (54.853%)  route 5.191ns (45.147%))
  Logic Levels:           41  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=6 LUT6=15)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.037     0.037    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X40Y59         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[24]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.130 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[24]_replica_2/Q
                         net (fo=1, routed)           0.111     0.241    inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[31]_0[24]_repN_2
    SLICE_X40Y58         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.357 f  inst1/inst0/inst0/inst1/inst0/i___850_i_1/O
                         net (fo=27, routed)          0.208     0.565    inst1/inst0/inst0/inst1/inst0_n_872
    SLICE_X40Y56         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     0.631 f  inst1/inst0/inst0/inst1/i___865/O
                         net (fo=2, routed)           0.279     0.910    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[8]
    DSP48E2_X3Y20        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     1.105 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     1.105    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X3Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     1.197 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     1.197    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X3Y20        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     1.934 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     1.934    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<38>
    DSP48E2_X3Y20        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     1.993 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     1.993    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<38>
    DSP48E2_X3Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     2.692 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.692    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.851 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.867    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X3Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.565 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.565    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X3Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.706 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=65, routed)          0.264     3.970    inst1/inst0/inst0/inst1/inst0_n_12
    SLICE_X38Y53         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.034 r  inst1/inst0/inst0/inst1/i___74/O
                         net (fo=2, routed)           0.493     4.527    inst1/inst0/inst0/inst1/inst0/i___55_i_10_0
    SLICE_X37Y65         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     4.565 r  inst1/inst0/inst0/inst1/inst0/i___55_i_13/O
                         net (fo=1, routed)           0.107     4.672    inst1/inst0/inst0/inst1/inst0/i___55_i_13_n_0
    SLICE_X36Y65         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.711 r  inst1/inst0/inst0/inst1/inst0/i___55_i_10/O
                         net (fo=49, routed)          0.253     4.964    inst1/inst0/inst0/inst1/inst0/i___55_i_10_n_0
    SLICE_X35Y67         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     5.003 r  inst1/inst0/inst0/inst1/inst0/i___396_i_10/O
                         net (fo=1, routed)           0.249     5.252    inst1/inst0/inst0/inst1/inst0/i___396_i_10_n_0
    SLICE_X34Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.493 r  inst1/inst0/inst0/inst1/inst0/i___396_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.521    inst1/inst0/inst0/inst1/inst0/i___396_i_2_n_0
    SLICE_X34Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.544 r  inst1/inst0/inst0/inst1/inst0/i___60_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.572    inst1/inst0/inst0/inst1/inst0/i___60_i_1_n_0
    SLICE_X34Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.688 r  inst1/inst0/inst0/inst1/inst0/i___55_i_1/CO[6]
                         net (fo=11, routed)          0.170     5.858    inst1/inst0/inst0/inst1/inst0/p1_add_7478_comb[23]
    SLICE_X34Y71         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     5.896 r  inst1/inst0/inst0/inst1/inst0/i___5_i_9/O
                         net (fo=14, routed)          0.147     6.043    inst1/inst0/inst0/inst1/inst0/i___5_i_9_n_0
    SLICE_X33Y71         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     6.191 r  inst1/inst0/inst0/inst1/inst0/i___53_i_5/O
                         net (fo=3, routed)           0.172     6.363    inst1/inst0/inst0/inst1/inst0_n_842
    SLICE_X33Y71         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     6.427 f  inst1/inst0/inst0/inst1/i___53/O
                         net (fo=18, routed)          0.130     6.557    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[3]_2
    SLICE_X33Y72         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     6.621 r  inst1/inst0/inst0/inst1/inst0/i___261_i_1/O
                         net (fo=3, routed)           0.119     6.740    inst1/inst0/inst0/inst1/inst0_n_846
    SLICE_X33Y73         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     6.838 f  inst1/inst0/inst0/inst1/i___713/O
                         net (fo=6, routed)           0.162     7.000    inst1/inst0/inst0/inst1/i___713_n_0
    SLICE_X32Y73         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     7.147 r  inst1/inst0/inst0/inst1/i___691/O
                         net (fo=1, routed)           0.010     7.157    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[3]_4[3]
    SLICE_X32Y73         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.162     7.319 f  inst1/inst0/inst0/inst1/inst0/i___5_i_1/CO[3]
                         net (fo=77, routed)          0.186     7.505    inst1/inst0/inst0/inst1/p1_ugt_7696_comb
    SLICE_X31Y73         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     7.543 r  inst1/inst0/inst0/inst1/i___16/O
                         net (fo=71, routed)          0.129     7.672    inst1/inst0/inst0/inst1/i___16_n_0
    SLICE_X31Y72         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     7.772 f  inst1/inst0/inst0/inst1/i___283/O
                         net (fo=4, routed)           0.182     7.954    inst1/inst0/inst0/inst1/i___283_n_0
    SLICE_X30Y71         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147     8.101 r  inst1/inst0/inst0/inst1/i___941/O
                         net (fo=1, routed)           0.296     8.397    inst1/inst0/inst0/inst1/inst0/i___620_i_6_6
    SLICE_X30Y74         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     8.461 f  inst1/inst0/inst0/inst1/inst0/i___568_i_3/O
                         net (fo=2, routed)           0.110     8.571    inst1/inst0/inst0/inst1/inst0/i___568_i_3_n_0
    SLICE_X29Y74         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     8.718 r  inst1/inst0/inst0/inst1/inst0/i___568_i_2/O
                         net (fo=2, routed)           0.120     8.838    inst1/inst0/inst0/inst1/inst0_n_392
    SLICE_X29Y76         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     8.955 f  inst1/inst0/inst0/inst1/i___568/O
                         net (fo=2, routed)           0.172     9.127    inst1/inst0/inst0/inst1/inst0/i_
    SLICE_X29Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     9.277 r  inst1/inst0/inst0/inst1/inst0/i__i_1/O
                         net (fo=2, routed)           0.224     9.501    inst1/inst0/inst0/inst1/inst0/i___620_i_5_0
    SLICE_X28Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     9.695 r  inst1/inst0/inst0/inst1/inst0/i___633_i_1/CO[7]
                         net (fo=1, routed)           0.028     9.723    inst1/inst0/inst0/inst1/inst0/i___633_i_1_n_0
    SLICE_X28Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     9.746 r  inst1/inst0/inst0/inst1/inst0/i___242_i_1/CO[7]
                         net (fo=1, routed)           0.028     9.774    inst1/inst0/inst0/inst1/inst0/i___242_i_1_n_0
    SLICE_X28Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     9.903 r  inst1/inst0/inst0/inst1/inst0/i___565_i_1/O[6]
                         net (fo=1, routed)           0.161    10.064    inst1/inst0/inst0/inst1/p1_addend_x__1_comb0[23]
    SLICE_X28Y82         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174    10.238 r  inst1/inst0/inst0/inst1/i___565/O
                         net (fo=2, routed)           0.219    10.457    inst1/inst0/inst0/inst1/i___565_n_0
    SLICE_X29Y83         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066    10.523 r  inst1/inst0/inst0/inst1/i___578/O
                         net (fo=1, routed)           0.017    10.540    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_3[3]
    SLICE_X29Y83         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150    10.690 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.718    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X29Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.111    10.829 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.170    10.999    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_12
    SLICE_X29Y85         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182    11.181 r  inst1/inst0/inst0/inst1/inst0/i___419_i_5/O
                         net (fo=1, routed)           0.050    11.231    inst1/inst0/inst0/inst1/inst0/i___419_i_5_n_0
    SLICE_X29Y85         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064    11.295 r  inst1/inst0/inst0/inst1/inst0/i___419_i_3/O
                         net (fo=2, routed)           0.061    11.356    inst1/inst0/inst0/inst1/inst0_n_899
    SLICE_X29Y85         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.115    11.471 r  inst1/inst0/inst0/inst1/i___419/O
                         net (fo=1, routed)           0.064    11.535    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_comb
    SLICE_X29Y85         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X29Y85         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y85         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                 -4.517    

Slack (VIOLATED) :        -4.503ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.484ns  (logic 5.979ns (52.064%)  route 5.505ns (47.936%))
  Logic Levels:           38  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=2 LUT5=3 LUT6=16)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.035     0.035    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X23Y46         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[24]/Q
                         net (fo=24, routed)          0.133     0.264    inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[29]_0[24]
    SLICE_X22Y46         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.379 f  inst1/inst0/inst0/inst3/inst0/i___820_i_1/O
                         net (fo=39, routed)          0.245     0.624    inst1/inst0/inst0/inst3/inst0_n_1090
    SLICE_X20Y45         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     0.664 f  inst1/inst0/inst0/inst3/i___839/O
                         net (fo=2, routed)           0.349     1.013    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/B[4]
    DSP48E2_X1Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.195     1.208 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     1.208    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.092     1.300 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     1.300    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[35])
                                                      0.737     2.037 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     2.037    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER.U<35>
    DSP48E2_X1Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     2.096 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     2.096    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA.U_DATA<35>
    DSP48E2_X1Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     2.795 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.795    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.954 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.970    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__6/PCIN[47]
    DSP48E2_X1Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.668 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__6/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.668    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__6/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.809 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__6/DSP_OUTPUT_INST/P[30]
                         net (fo=64, routed)          0.246     4.055    inst1/inst0/inst0/inst3/inst0/DSP_ALU_INST_0[0]
    SLICE_X21Y43         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     4.233 f  inst1/inst0/inst0/inst3/inst0/i___34_i_1__1/O
                         net (fo=1, routed)           0.103     4.336    inst1/inst0/inst0/inst3/inst0_n_1089
    SLICE_X21Y44         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     4.375 f  inst1/inst0/inst0/inst3/i___34/O
                         net (fo=1, routed)           0.199     4.574    inst1/inst0/inst0/inst3/inst0/i___658_i_2_0
    SLICE_X23Y44         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     4.613 r  inst1/inst0/inst0/inst3/inst0/i___33_i_11/O
                         net (fo=49, routed)          0.162     4.775    inst1/inst0/inst0/inst3/inst0/i___33_i_11_n_0
    SLICE_X24Y43         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     4.816 r  inst1/inst0/inst0/inst3/inst0/i___336_i_10__0/O
                         net (fo=1, routed)           0.246     5.062    inst1/inst0/inst0/inst3/inst0/i___336_i_10__0_n_0
    SLICE_X25Y43         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.300 r  inst1/inst0/inst0/inst3/inst0/i___336_i_2__1/CO[7]
                         net (fo=1, routed)           0.028     5.328    inst1/inst0/inst0/inst3/inst0/i___336_i_2__1_n_0
    SLICE_X25Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.351 r  inst1/inst0/inst0/inst3/inst0/i___332_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     5.379    inst1/inst0/inst0/inst3/inst0/i___332_i_2__0_n_0
    SLICE_X25Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.495 r  inst1/inst0/inst0/inst3/inst0/i___33_i_1__1/CO[6]
                         net (fo=13, routed)          0.181     5.676    inst1/inst0/inst0/inst3/inst0/i___33_i_8_0[14]
    SLICE_X23Y45         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     5.776 f  inst1/inst0/inst0/inst3/inst0/i___32_i_5/O
                         net (fo=2, routed)           0.140     5.916    inst1/inst0/inst0/inst3/inst0/i___32_i_5_n_0
    SLICE_X23Y44         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     6.094 f  inst1/inst0/inst0/inst3/inst0/i___32_i_1__0/O
                         net (fo=11, routed)          0.231     6.325    inst1/inst0/inst0/inst3/inst0/p0_twd_r_reg[23]_8
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     6.425 r  inst1/inst0/inst0/inst3/inst0/i___262_i_3__0/O
                         net (fo=5, routed)           0.177     6.602    inst1/inst0/inst0/inst3/inst0/i___262_i_3__0_n_0
    SLICE_X23Y41         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.751 f  inst1/inst0/inst0/inst3/inst0/i___285_i_1__0/O
                         net (fo=19, routed)          0.287     7.038    inst1/inst0/inst0/inst3/inst0/i___32
    SLICE_X21Y38         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.194     7.232 f  inst1/inst0/inst0/inst3/inst0/i___20_i_1__1/CO[3]
                         net (fo=173, routed)         0.304     7.536    inst1/inst0/inst0/inst3/inst0/i___20_i_2__1_0[0]
    SLICE_X21Y40         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     7.575 r  inst1/inst0/inst0/inst3/inst0/i___799_i_1/O
                         net (fo=3, routed)           0.105     7.680    inst1/inst0/inst0/inst3/inst0/i___319
    SLICE_X21Y41         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.719 r  inst1/inst0/inst0/inst3/inst0/i___502_i_3/O
                         net (fo=1, routed)           0.127     7.846    inst1/inst0/inst0/inst3/inst0_n_1020
    SLICE_X21Y41         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     8.024 r  inst1/inst0/inst0/inst3/i___502/O
                         net (fo=37, routed)          0.331     8.355    inst1/inst0/inst0/inst3/inst0/i___650_i_1_3
    SLICE_X19Y39         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     8.453 f  inst1/inst0/inst0/inst3/inst0/i___656_i_1/O
                         net (fo=3, routed)           0.219     8.672    inst1/inst0/inst0/inst3/inst0_n_985
    SLICE_X17Y39         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     8.735 f  inst1/inst0/inst0/inst3/i___953/O
                         net (fo=4, routed)           0.313     9.048    inst1/inst0/inst0/inst3/i___953_n_0
    SLICE_X18Y36         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.121     9.169 r  inst1/inst0/inst0/inst3/i___651/O
                         net (fo=1, routed)           0.333     9.502    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[7]_i_16__1_1[0]
    SLICE_X19Y36         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     9.743 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     9.771    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[15]_i_20_n_0
    SLICE_X19Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     9.875 r  inst1/inst0/inst0/inst3/inst0/i___272_i_3__1/O[3]
                         net (fo=1, routed)           0.151    10.026    inst1/inst0/inst0/inst3/inst0/p1_addend_x__1_comb0[12]
    SLICE_X18Y37         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038    10.064 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[15]_i_5__1/O
                         net (fo=2, routed)           0.272    10.336    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[15]_i_5__1_n_0
    SLICE_X19Y33         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101    10.437 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[15]_i_13__1/O
                         net (fo=1, routed)           0.015    10.452    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808[15]_i_13__1_n_0
    SLICE_X19Y33         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    10.650 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028    10.678    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[15]_i_1__1_n_0
    SLICE_X19Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    10.701 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028    10.729    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[23]_i_1__1_n_0
    SLICE_X19Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.116    10.845 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[27]_i_1__1/CO[4]
                         net (fo=2, routed)           0.263    11.108    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[27]_i_1__1_n_3
    SLICE_X18Y35         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039    11.147 f  inst1/inst0/inst0/inst3/inst0/i___347_i_5/O
                         net (fo=1, routed)           0.051    11.198    inst1/inst0/inst0/inst3/inst0/i___347_i_5_n_0
    SLICE_X18Y35         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    11.314 f  inst1/inst0/inst0/inst3/inst0/i___347_i_3/O
                         net (fo=2, routed)           0.108    11.422    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7808_reg[7]_i_1__1_0
    SLICE_X18Y36         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039    11.461 r  inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero_i_1__1/O
                         net (fo=1, routed)           0.058    11.519    inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero_comb
    SLICE_X18Y36         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.024     7.024    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X18Y36         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y36         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst3/inst0/p1_fraction_is_zero_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 -4.503    

Slack (VIOLATED) :        -4.499ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst4/inst0/p1_ne_7814_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 5.800ns (50.523%)  route 5.680ns (49.477%))
  Logic Levels:           36  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=3 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.037     0.037    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X19Y64         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[25]/Q
                         net (fo=13, routed)          0.116     0.248    inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[30]_0[25]
    SLICE_X19Y63         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     0.364 f  inst1/inst0/inst0/inst4/inst0/i___41_i_1__0/O
                         net (fo=30, routed)          0.158     0.522    inst1/inst0/inst0/inst4/inst0_n_885
    SLICE_X19Y64         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     0.638 f  inst1/inst0/inst0/inst4/i___853/O
                         net (fo=2, routed)           0.264     0.902    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/B[4]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.195     1.097 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     1.097    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.092     1.189 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     1.189    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[35])
                                                      0.737     1.926 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     1.926    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<35>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     1.985 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     1.985    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<35>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     2.684 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.684    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.843 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.859    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.557 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.557    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.698 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.288     3.986    inst1/inst0/inst0/inst4/inst0_n_13
    SLICE_X20Y67         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.164 r  inst1/inst0/inst0/inst4/i___42/O
                         net (fo=4, routed)           0.120     4.284    inst1/inst0/inst0/inst4/inst0/i___310
    SLICE_X20Y65         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     4.384 r  inst1/inst0/inst0/inst4/inst0/i___310_i_2/O
                         net (fo=4, routed)           0.062     4.446    inst1/inst0/inst0/inst4/inst0/p0_twd_i_reg[23]_6
    SLICE_X20Y65         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.593 r  inst1/inst0/inst0/inst4/inst0/i___273_i_17/O
                         net (fo=49, routed)          0.176     4.769    inst1/inst0/inst0/inst4/inst0/i___273_i_17_n_0
    SLICE_X18Y65         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     4.807 r  inst1/inst0/inst0/inst4/inst0/i___273_i_14/O
                         net (fo=1, routed)           0.294     5.101    inst1/inst0/inst0/inst4/inst0/i___273_i_14_n_0
    SLICE_X18Y62         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.339 r  inst1/inst0/inst0/inst4/inst0/i___273_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     5.367    inst1/inst0/inst0/inst4/inst0/i___273_i_3__0_n_0
    SLICE_X18Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.390 r  inst1/inst0/inst0/inst4/inst0/i___275_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     5.418    inst1/inst0/inst0/inst4/inst0/i___275_i_1__1_n_0
    SLICE_X18Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.534 r  inst1/inst0/inst0/inst4/inst0/i___274_i_1__0/CO[6]
                         net (fo=10, routed)          0.174     5.708    inst1/inst0/inst0/inst4/inst0/i___274_i_8__0_0[21]
    SLICE_X18Y66         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     5.747 r  inst1/inst0/inst0/inst4/inst0/i___709_i_5/O
                         net (fo=6, routed)           0.290     6.037    inst1/inst0/inst0/inst4/inst0/i___709_i_5_n_0
    SLICE_X16Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     6.101 f  inst1/inst0/inst0/inst4/inst0/i___709_i_1/O
                         net (fo=9, routed)           0.168     6.269    inst1/inst0/inst0/inst4/inst0/p0_twd_i_reg[23]_3
    SLICE_X17Y67         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     6.308 r  inst1/inst0/inst0/inst4/inst0/i___758_i_1__1/O
                         net (fo=36, routed)          0.331     6.639    inst1/inst0/inst0/inst4/inst0/p0_twd_i_reg[23]_4
    SLICE_X16Y72         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     6.678 r  inst1/inst0/inst0/inst4/inst0/i___441_i_1__2/O
                         net (fo=12, routed)          0.236     6.914    inst1/inst0/inst0/inst4/inst0_n_717
    SLICE_X17Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.952 f  inst1/inst0/inst0/inst4/i___723/O
                         net (fo=1, routed)           0.181     7.133    inst1/inst0/inst0/inst4/inst0/p1_greater_exp_bexp_reg[7]_3[0]
    SLICE_X17Y73         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.177     7.310 f  inst1/inst0/inst0/inst4/inst0/i___31_i_1__0/CO[3]
                         net (fo=92, routed)          0.253     7.563    inst1/inst0/inst0/inst4/p1_ugt_7696_comb
    SLICE_X17Y71         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     7.627 r  inst1/inst0/inst0/inst4/i___721/O
                         net (fo=1, routed)           0.331     7.958    inst1/inst0/inst0/inst4/inst0/i___440_3
    SLICE_X14Y71         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.108 r  inst1/inst0/inst0/inst4/inst0/i___440_i_1__0/O
                         net (fo=4, routed)           0.241     8.349    inst1/inst0/inst0/inst4/inst0/i___719
    SLICE_X11Y71         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     8.449 r  inst1/inst0/inst0/inst4/inst0/i___232_i_5/O
                         net (fo=3, routed)           0.303     8.752    inst1/inst0/inst0/inst4/inst0/i___232_i_5_n_0
    SLICE_X12Y75         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     8.852 r  inst1/inst0/inst0/inst4/inst0/i___232_i_3__0/O
                         net (fo=2, routed)           0.201     9.053    inst1/inst0/inst0/inst4/inst0/i___232_i_3__0_n_0
    SLICE_X11Y75         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     9.153 f  inst1/inst0/inst0/inst4/inst0/i___600_i_4/O
                         net (fo=2, routed)           0.054     9.207    inst1/inst0/inst0/inst4/inst0/i___232_i_3__0_0
    SLICE_X11Y75         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     9.245 r  inst1/inst0/inst0/inst4/inst0/i___23_i_1__0/O
                         net (fo=2, routed)           0.303     9.548    inst1/inst0/inst0/inst4/inst0/i___600_i_4_0
    SLICE_X13Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.739 r  inst1/inst0/inst0/inst4/inst0/i___432_i_1__0/CO[7]
                         net (fo=1, routed)           0.028     9.767    inst1/inst0/inst0/inst4/inst0/i___432_i_1__0_n_0
    SLICE_X13Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     9.864 r  inst1/inst0/inst0/inst4/inst0/i___438_i_2__0/O[1]
                         net (fo=2, routed)           0.262    10.126    inst1/inst0/inst0/inst4/inst0/p1_addend_x__1_comb0[10]
    SLICE_X14Y78         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    10.164 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808[15]_i_7__2/O
                         net (fo=1, routed)           0.261    10.425    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808[15]_i_7__2_n_0
    SLICE_X14Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.243    10.668 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808_reg[15]_i_1__2/O[7]
                         net (fo=2, routed)           0.213    10.881    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7808_reg[15]_i_1__2_n_8
    SLICE_X14Y77         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174    11.055 r  inst1/inst0/inst0/inst4/inst0/i___312_i_5/O
                         net (fo=1, routed)           0.046    11.101    inst1/inst0/inst0/inst4/inst0/i___312_i_5_n_0
    SLICE_X14Y77         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.201 r  inst1/inst0/inst0/inst4/inst0/i___312_i_3/O
                         net (fo=2, routed)           0.172    11.373    inst1/inst0/inst0/inst4/inst0_n_898
    SLICE_X14Y77         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062    11.435 r  inst1/inst0/inst0/inst4/i___312/O
                         net (fo=1, routed)           0.082    11.517    inst1/inst0/inst0/inst4/inst0/p1_ne_7814_comb
    SLICE_X14Y77         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_ne_7814_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.026     7.026    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X14Y77         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_ne_7814_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y77         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst4/inst0/p1_ne_7814_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                 -4.499    

Slack (VIOLATED) :        -4.493ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst4/inst0/p0_in1_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.474ns  (logic 5.820ns (50.723%)  route 5.654ns (49.277%))
  Logic Levels:           39  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.035     0.035    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X21Y72         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p0_in1_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  inst1/inst0/inst0/inst4/inst0/p0_in1_r_reg[28]/Q
                         net (fo=10, routed)          0.188     0.320    inst1/inst0/inst0/inst4/inst0/p1_concat_7295_comb[5]
    SLICE_X21Y71         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     0.384 f  inst1/inst0/inst0/inst4/inst0/i___36_i_5__1/O
                         net (fo=39, routed)          0.206     0.590    inst1/inst0/inst0/inst4/inst0_n_767
    SLICE_X21Y69         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     0.628 f  inst1/inst0/inst0/inst4/i___756/O
                         net (fo=2, routed)           0.287     0.915    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/B[1]
    DSP48E2_X1Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.195     1.110 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     1.110    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.092     1.202 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     1.202    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[33])
                                                      0.737     1.939 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     1.939    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<33>
    DSP48E2_X1Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.059     1.998 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     1.998    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<33>
    DSP48E2_X1Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.699     2.697 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.697    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.856 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.872    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X1Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.570 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.570    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.711 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.350     4.061    inst1/inst0/inst0/inst4/inst0/P[0]
    SLICE_X22Y73         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.161 r  inst1/inst0/inst0/inst4/inst0/i___22_i_3__1/O
                         net (fo=1, routed)           0.168     4.329    inst1/inst0/inst0/inst4/inst0/i___22_i_3__1_n_0
    SLICE_X22Y69         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.038     4.367 r  inst1/inst0/inst0/inst4/inst0/i___22_i_1__2/O
                         net (fo=1, routed)           0.049     4.416    inst1/inst0/inst0/inst4/inst0_n_773
    SLICE_X22Y69         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     4.516 r  inst1/inst0/inst0/inst4/i___22/O
                         net (fo=47, routed)          0.263     4.779    inst1/inst0/inst0/inst4/inst0/i___21_i_5_3
    SLICE_X19Y72         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     4.817 r  inst1/inst0/inst0/inst4/inst0/i___200_i_10/O
                         net (fo=1, routed)           0.267     5.084    inst1/inst0/inst0/inst4/inst0/i___200_i_10_n_0
    SLICE_X19Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.325 r  inst1/inst0/inst0/inst4/inst0/i___200_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     5.353    inst1/inst0/inst0/inst4/inst0/i___200_i_1__1_n_0
    SLICE_X19Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.376 r  inst1/inst0/inst0/inst4/inst0/i___480_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.404    inst1/inst0/inst0/inst4/inst0/i___480_i_1_n_0
    SLICE_X19Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.520 r  inst1/inst0/inst0/inst4/inst0/i___21_i_5/CO[6]
                         net (fo=14, routed)          0.436     5.956    inst1/inst0/inst0/inst4/inst0/i___21_i_17_0[21]
    SLICE_X21Y69         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     5.995 f  inst1/inst0/inst0/inst4/inst0/i___20_i_3__1/O
                         net (fo=3, routed)           0.161     6.156    inst1/inst0/inst0/inst4/inst0/i___18_i_6_0
    SLICE_X22Y70         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     6.195 r  inst1/inst0/inst0/inst4/inst0/i___1_i_4__1/O
                         net (fo=1, routed)           0.105     6.300    inst1/inst0/inst0/inst4/inst0/i___1_i_4__1_n_0
    SLICE_X22Y69         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     6.447 f  inst1/inst0/inst0/inst4/inst0/i___1_i_1__1/O
                         net (fo=60, routed)          0.283     6.730    inst1/inst0/inst0/inst4/inst0/p0_in1_r_reg[29]_1
    SLICE_X22Y77         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     6.846 f  inst1/inst0/inst0/inst4/inst0/i___217_i_1__2/O
                         net (fo=13, routed)          0.063     6.909    inst1/inst0/inst0/inst4/inst0_n_566
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.148     7.057 r  inst1/inst0/inst0/inst4/i___806/O
                         net (fo=1, routed)           0.153     7.210    inst1/inst0/inst0/inst4/inst0/p1_greater_exp_bexp__1_reg[0]_1[1]
    SLICE_X20Y77         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     7.391 r  inst1/inst0/inst0/inst4/inst0/i___17_i_1__1/CO[3]
                         net (fo=80, routed)          0.283     7.674    inst1/inst0/inst0/inst4/p1_ugt_7707_comb
    SLICE_X18Y77         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     7.822 r  inst1/inst0/inst0/inst4/i___825/O
                         net (fo=2, routed)           0.255     8.077    inst1/inst0/inst0/inst4/i___825_n_0
    SLICE_X18Y77         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     8.140 r  inst1/inst0/inst0/inst4/i___217/O
                         net (fo=1, routed)           0.256     8.396    inst1/inst0/inst0/inst4/inst0/i___454_i_37_3
    SLICE_X16Y79         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     8.435 f  inst1/inst0/inst0/inst4/inst0/i___454_i_45/O
                         net (fo=1, routed)           0.178     8.613    inst1/inst0/inst0/inst4/inst0/i___454_i_45_n_0
    SLICE_X16Y80         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     8.652 f  inst1/inst0/inst0/inst4/inst0/i___454_i_37/O
                         net (fo=1, routed)           0.116     8.768    inst1/inst0/inst0/inst4/inst0/i___454_i_37_n_0
    SLICE_X16Y81         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     8.915 f  inst1/inst0/inst0/inst4/inst0/i___454_i_19/O
                         net (fo=1, routed)           0.156     9.071    inst1/inst0/inst0/inst4/inst0/i___454_i_19_n_0
    SLICE_X17Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     9.111 r  inst1/inst0/inst0/inst4/inst0/i___454_i_3__0/O
                         net (fo=2, routed)           0.217     9.328    inst1/inst0/inst0/inst4/inst0/i___454_i_19_0
    SLICE_X19Y83         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     9.392 r  inst1/inst0/inst0/inst4/inst0/i__i_1__2/O
                         net (fo=2, routed)           0.222     9.614    inst1/inst0/inst0/inst4/inst0/i___454_i_5_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.805 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     9.833    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_20_n_0
    SLICE_X21Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     9.942 r  inst1/inst0/inst0/inst4/inst0/i___208_i_3/O[4]
                         net (fo=1, routed)           0.224    10.166    inst1/inst0/inst0/inst4/inst0/p1_addend_x__3_comb0[13]
    SLICE_X23Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    10.228 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809[15]_i_4__2/O
                         net (fo=2, routed)           0.156    10.384    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809[15]_i_4__2_n_0
    SLICE_X23Y82         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    10.446 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809[15]_i_12__2/O
                         net (fo=1, routed)           0.012    10.458    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809[15]_i_12__2_n_0
    SLICE_X23Y82         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.655 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_1__2/CO[7]
                         net (fo=1, routed)           0.028    10.683    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_1__2_n_0
    SLICE_X23Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104    10.787 f  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[23]_i_1__2/O[1]
                         net (fo=2, routed)           0.263    11.050    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[23]_i_1__2_n_14
    SLICE_X22Y86         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    11.164 f  inst1/inst0/inst0/inst4/inst0/i___311_i_4/O
                         net (fo=1, routed)           0.045    11.209    inst1/inst0/inst0/inst4/inst0/i___311_i_4_n_0
    SLICE_X22Y86         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    11.247 r  inst1/inst0/inst0/inst4/inst0/i___311_i_2/O
                         net (fo=2, routed)           0.105    11.352    inst1/inst0/inst0/inst4/inst0/i___311_i_4_0
    SLICE_X23Y86         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098    11.450 r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_i_1__2/O
                         net (fo=1, routed)           0.059    11.509    inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_comb
    SLICE_X23Y86         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4373, unset)         0.024     7.024    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X23Y86         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y86         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                 -4.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst26/r/out_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X41Y25         FDRE                                         r  inst1/inst0/inst4/r/out_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[225]/Q
                         net (fo=3, routed)           0.027     0.079    inst1/inst0/ev00/c0/state0/out_reg[511]_1[225]
    SLICE_X41Y25         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.094 r  inst1/inst0/ev00/c0/state0/out[225]_i_1__1/O
                         net (fo=2, routed)           0.015     0.109    inst1/inst0/inst26/r/D[225]
    SLICE_X41Y25         FDRE                                         r  inst1/inst0/inst26/r/out_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.019     0.019    inst1/inst0/inst26/r/clk
    SLICE_X41Y25         FDRE                                         r  inst1/inst0/inst26/r/out_reg[225]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y25         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst26/r/out_reg[225]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst26/r/out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X23Y101        FDRE                                         r  inst1/inst0/inst4/r/out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[56]/Q
                         net (fo=3, routed)           0.029     0.081    inst1/inst0/ev00/c0/state0/out_reg[511]_1[56]
    SLICE_X23Y101        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.096 r  inst1/inst0/ev00/c0/state0/out[56]_i_1__1/O
                         net (fo=2, routed)           0.015     0.111    inst1/inst0/inst26/r/D[56]
    SLICE_X23Y101        FDRE                                         r  inst1/inst0/inst26/r/out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.019     0.019    inst1/inst0/inst26/r/clk
    SLICE_X23Y101        FDRE                                         r  inst1/inst0/inst26/r/out_reg[56]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y101        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst26/r/out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in0_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_in0_i_fraction__6_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.013     0.013    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X43Y17         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in0_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  inst1/inst0/inst0/inst1/inst0/p0_in0_i_reg[15]/Q
                         net (fo=1, routed)           0.062     0.113    inst1/inst0/inst0/inst1/inst0/p0_in0_i_reg_n_0_[15]
    SLICE_X43Y17         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_in0_i_fraction__6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X43Y17         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_in0_i_fraction__6_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y17         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    inst1/inst0/inst0/inst1/inst0/p1_in0_i_fraction__6_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in0_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_in0_i_fraction__6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.013     0.013    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X43Y10         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in0_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  inst1/inst0/inst0/inst1/inst0/p0_in0_i_reg[3]/Q
                         net (fo=1, routed)           0.062     0.113    inst1/inst0/inst0/inst1/inst0/p0_in0_i_reg_n_0_[3]
    SLICE_X43Y10         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_in0_i_fraction__6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X43Y10         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_in0_i_fraction__6_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y10         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    inst1/inst0/inst0/inst1/inst0/p1_in0_i_fraction__6_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst4/inst0/p0_in0_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst4/inst0/p1_in0_r_fraction__6_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.013     0.013    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X34Y12         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p0_in0_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  inst1/inst0/inst0/inst4/inst0/p0_in0_r_reg[4]/Q
                         net (fo=1, routed)           0.062     0.113    inst1/inst0/inst0/inst4/inst0/p0_in0_r_reg_n_0_[4]
    SLICE_X34Y12         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_in0_r_fraction__6_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.019     0.019    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X34Y12         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_in0_r_fraction__6_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y12         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    inst1/inst0/inst0/inst4/inst0/p1_in0_r_fraction__6_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst3/inst0/p0_in0_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst3/inst0/p1_in0_i_fraction__6_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.012     0.012    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X38Y6          FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p0_in0_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst3/inst0/p0_in0_i_reg[10]/Q
                         net (fo=1, routed)           0.060     0.111    inst1/inst0/inst0/inst3/inst0/p0_in0_i_reg_n_0_[10]
    SLICE_X38Y6          FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_in0_i_fraction__6_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.018     0.018    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X38Y6          FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_in0_i_fraction__6_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y6          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst3/inst0/p1_in0_i_fraction__6_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst3/inst0/p0_in0_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst3/inst0/p1_in0_r_fraction__6_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.012     0.012    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X26Y58         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p0_in0_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst3/inst0/p0_in0_r_reg[14]/Q
                         net (fo=1, routed)           0.060     0.111    inst1/inst0/inst0/inst3/inst0/p0_in0_r_reg_n_0_[14]
    SLICE_X26Y58         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_in0_r_fraction__6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.018     0.018    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X26Y58         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_in0_r_fraction__6_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y58         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst3/inst0/p1_in0_r_fraction__6_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst4/inst0/p0_in0_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst4/inst0/p1_in0_r_fraction__6_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.012     0.012    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X27Y61         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p0_in0_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst4/inst0/p0_in0_r_reg[13]/Q
                         net (fo=1, routed)           0.060     0.111    inst1/inst0/inst0/inst4/inst0/p0_in0_r_reg_n_0_[13]
    SLICE_X27Y61         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_in0_r_fraction__6_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.018     0.018    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X27Y61         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_in0_r_fraction__6_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y61         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst4/inst0/p1_in0_r_fraction__6_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst26/r/out_reg[438]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X17Y108        FDRE                                         r  inst1/inst0/inst4/r/out_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y108        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[438]/Q
                         net (fo=3, routed)           0.028     0.080    inst1/inst0/ev00/c0/state0/out_reg[511]_1[438]
    SLICE_X17Y108        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.102 r  inst1/inst0/ev00/c0/state0/out[438]_i_1__0/O
                         net (fo=2, routed)           0.014     0.116    inst1/inst0/inst26/r/D[438]
    SLICE_X17Y108        FDRE                                         r  inst1/inst0/inst26/r/out_reg[438]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.019     0.019    inst1/inst0/inst26/r/clk
    SLICE_X17Y108        FDRE                                         r  inst1/inst0/inst26/r/out_reg[438]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y108        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst26/r/out_reg[438]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p0_in0_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p1_in0_i_fraction__6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.012     0.012    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X26Y6          FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p0_in0_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst2/inst0/p0_in0_i_reg[5]/Q
                         net (fo=1, routed)           0.065     0.116    inst1/inst0/inst0/inst2/inst0/p0_in0_i_reg_n_0_[5]
    SLICE_X26Y6          FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_in0_i_fraction__6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4373, unset)         0.019     0.019    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X26Y6          FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_in0_i_fraction__6_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y6          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst2/inst0/p1_in0_i_fraction__6_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X14Y111  go0/c0/done0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X13Y112  go0/c0/state0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X13Y112  go0/c0/state0/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X13Y112  go0/c0/state0/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X13Y112  go0/c0/state0/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X13Y112  go0/c0/state0/out_reg[4]/C
Min Period        n/a     FDSE/C   n/a            0.550         7.000       6.450      SLICE_X8Y98    inst1/inst0/inst0/inst2/inst0/p3_tuple_8850_reg[126]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X6Y96    inst1/inst0/inst0/inst2/inst0/p3_tuple_8850_reg[127]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X6Y11    inst1/inst0/inst0/inst2/inst0/p3_tuple_8850_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X5Y11    inst1/inst0/inst0/inst2/inst0/p3_tuple_8850_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X14Y111  go0/c0/done0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         3.500       3.225      SLICE_X8Y98    inst1/inst0/inst0/inst2/inst0/p3_tuple_8850_reg[126]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X6Y96    inst1/inst0/inst0/inst2/inst0/p3_tuple_8850_reg[127]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X6Y11    inst1/inst0/inst0/inst2/inst0/p3_tuple_8850_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X5Y11    inst1/inst0/inst0/inst2/inst0/p3_tuple_8850_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X14Y111  go0/c0/done0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X14Y111  go0/c0/done0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X13Y112  go0/c0/state0/out_reg[3]/C



