{
  "name": "core_arch::x86::avx512fp16::_mm_mask_roundscale_ph",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::vrndscaleph_128": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10918,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:9927:1: 9932:2",
  "src": "pub fn _mm_mask_roundscale_ph<const IMM8: i32>(src: __m128h, k: __mmask8, a: __m128h) -> __m128h {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        vrndscaleph_128(a, IMM8, src, k)\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_mask_roundscale_ph(_1: core_arch::x86::__m128h, _2: u8, _3: core_arch::x86::__m128h) -> core_arch::x86::__m128h {\n    let mut _0: core_arch::x86::__m128h;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    bb0: {\n        _0 = core_arch::x86::avx512fp16::vrndscaleph_128(_3, IMM8, _1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Round packed half-precision (16-bit) floating-point elements in a to the number of fraction bits\n specified by imm8, and store the results in dst using writemask k (elements are copied from src when\n the corresponding mask bit is not set).\n\n Rounding is done according to the imm8 parameter, which can be one of:\n\n * [`_MM_FROUND_TO_NEAREST_INT`] : round to nearest\n * [`_MM_FROUND_TO_NEG_INF`] : round down\n * [`_MM_FROUND_TO_POS_INF`] : round up\n * [`_MM_FROUND_TO_ZERO`] : truncate\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_roundscale_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}