git clone --depth 1 --no-tags https://github.com/Huntarman/Project-OIAK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650351999
git clone --depth 1 --no-tags https://github.com/Hebbar72/vortex_tut2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651998851
git clone --depth 1 --no-tags https://github.com/urielcho/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652912750
git clone --depth 1 --no-tags https://github.com/sakshamssy/VGAInterfacing_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653099094
git clone --depth 1 --no-tags https://github.com/Niksolaj/UART_simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653477147
git clone --depth 1 --no-tags https://github.com/WongYuetYee/CPU34.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653522104
git clone --depth 1 --no-tags https://github.com/evandr022/Digital-Electronics-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654604077
git clone --depth 1 --no-tags https://github.com/18341A04A6/caravel_dwt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656144324
git clone --depth 1 --no-tags https://github.com/ZhanUPing/final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649746772
git clone --depth 1 --no-tags https://github.com/boyliker/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649726336
git clone --depth 1 --no-tags https://github.com/sans-1701/verilog-ADC-Half_Adder-Full_Adder-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656006445
git clone --depth 1 --no-tags https://github.com/Jiwhan-Kim/SD_Lab04_MNIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654527937
git clone --depth 1 --no-tags https://github.com/KumarSauravv/projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652304168
git clone --depth 1 --no-tags https://github.com/marco-milanesi/FlybackConverter-FPGA-based-Digital-Twin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651189775
git clone --depth 1 --no-tags https://github.com/ahgahgjflshfa/final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649528512
git clone --depth 1 --no-tags https://github.com/Nagaraj3181/project_physical_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649708278
git clone --depth 1 --no-tags https://github.com/linD026/basic-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649544825
git clone --depth 1 --no-tags https://github.com/lavinia0724/Fundamentals-of-Logic-Design-Course-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649566233
git clone --depth 1 --no-tags https://github.com/Stanlazy/ckv3b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649943890
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/user_proj_spm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650036112
git clone --depth 1 --no-tags https://github.com/MikeAnj/CSE293_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651297044
git clone --depth 1 --no-tags https://github.com/MagicHeng-001/TestV3_5_slots_0607.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650818893
git clone --depth 1 --no-tags https://github.com/rajaabdullahjaved98/CPU-Design-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651720180
git clone --depth 1 --no-tags https://github.com/rportocarrero/RaptorV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655716685
git clone --depth 1 --no-tags https://github.com/Jayachanadra-Jagarlamudi/UART-peripheral-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653500354
git clone --depth 1 --no-tags https://github.com/sprsr/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655162130
git clone --depth 1 --no-tags https://github.com/wakawa13/fpga-note.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654832476
git clone --depth 1 --no-tags https://github.com/khizaralishah1/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655621626
git clone --depth 1 --no-tags https://github.com/Lain-Iwakuro/Pipeline.srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655521926
git clone --depth 1 --no-tags https://github.com/krystRe/FrequencyDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650523725
git clone --depth 1 --no-tags https://github.com/wanshika99/RISCV-32-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656307406
git clone --depth 1 --no-tags https://github.com/HayatoKimura22/caravel_fiarst.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653913394
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-15.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652068036
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/Temsah-training-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652198997
git clone --depth 1 --no-tags https://github.com/Shubham6359/Verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654010119
git clone --depth 1 --no-tags https://github.com/PrimozSmog/SFCW_radar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654065872
git clone --depth 1 --no-tags https://github.com/Shanate/Ubuntu_Linux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656006479
git clone --depth 1 --no-tags https://github.com/BhargaviGN/RTL-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653439712
git clone --depth 1 --no-tags https://github.com/saumyatshah/RISC-Machine-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649838234
git clone --depth 1 --no-tags https://github.com/itu-itis21-ilker20/BLG222E-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653347455
git clone --depth 1 --no-tags https://github.com/Su-Jena/CSE549_Lightweight-Helper-Thread.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651790517
git clone --depth 1 --no-tags https://github.com/encumbrance/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652000262
git clone --depth 1 --no-tags https://github.com/emersonmaddock/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655790608
git clone --depth 1 --no-tags https://github.com/Henry9999999/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655342263
git clone --depth 1 --no-tags https://github.com/01sharanshetty/C3_Music_Notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649561022
git clone --depth 1 --no-tags https://github.com/sai-na/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649590859
git clone --depth 1 --no-tags https://github.com/krystRe/Simple-calculator-with-PS-2-keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650535995
git clone --depth 1 --no-tags https://github.com/kert114/Project-MIPS-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655405693
git clone --depth 1 --no-tags https://github.com/mito200/most_updated_version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652696216
git clone --depth 1 --no-tags https://github.com/minhsmart2k1/De10_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652662653
git clone --depth 1 --no-tags https://github.com/Youssefhassan1717/Single-Cycle-Mips-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652786882
git clone --depth 1 --no-tags https://github.com/sicajc/SOC_ZYNQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654425531
git clone --depth 1 --no-tags https://github.com/hemu33662/Power_Efficiant_FloatingPoint_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654402199
git clone --depth 1 --no-tags https://github.com/dhananjayawmt/8-bit_single_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656271241
git clone --depth 1 --no-tags https://github.com/itscubist/dipoleFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655856763
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-Raj-55.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651656702
git clone --depth 1 --no-tags https://github.com/MMurphy98/Giraffe_ADC_Temperature.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651343822
git clone --depth 1 --no-tags https://github.com/visionvlsi/demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650185866
git clone --depth 1 --no-tags https://github.com/RamizSaud/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650094691
git clone --depth 1 --no-tags https://github.com/YZchen3467/Topic-Instance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650931123
git clone --depth 1 --no-tags https://github.com/JIAMAOXU/Internship_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650391068
git clone --depth 1 --no-tags https://github.com/b06705001/Pipeline-CPU-with-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650469547
git clone --depth 1 --no-tags https://github.com/ykamila/SysarchProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651502988
git clone --depth 1 --no-tags https://github.com/taekeee/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650923515
git clone --depth 1 --no-tags https://github.com/M0stafaRady/7-segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652569637
git clone --depth 1 --no-tags https://github.com/ianzin30/MIPS_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654819987
git clone --depth 1 --no-tags https://github.com/iygnay123/apb_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653062898
git clone --depth 1 --no-tags https://github.com/jelle-verest/caravel_test_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653674124
git clone --depth 1 --no-tags https://github.com/davis-hoover/opencpi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654991889
git clone --depth 1 --no-tags https://github.com/RyanDeKoninck/256-bit_crypto_5G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649620582
git clone --depth 1 --no-tags https://github.com/poulamiM25/Fir_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656729212
git clone --depth 1 --no-tags https://github.com/ccgarcia99/elevator_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650588474
git clone --depth 1 --no-tags https://github.com/jamalabouhaibeh/Calculations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652866216
git clone --depth 1 --no-tags https://github.com/joonho3020/sha3-fireaxe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650409216
git clone --depth 1 --no-tags https://github.com/Nanthakumar2k3/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651397813
git clone --depth 1 --no-tags https://github.com/PoChuan994/Image_Demosaicing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655614208
git clone --depth 1 --no-tags https://github.com/0sama-Mirza/Single-Cycle-16-Bit-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652606875
git clone --depth 1 --no-tags https://github.com/Mahima-150/exploratory_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655194821
git clone --depth 1 --no-tags https://github.com/ZaighamKH/FPGA-SAP-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656537132
git clone --depth 1 --no-tags https://github.com/Sourav365/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655051198
git clone --depth 1 --no-tags https://github.com/yacobUW/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655455009
git clone --depth 1 --no-tags https://github.com/Pro890065/Processing-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655779052
git clone --depth 1 --no-tags https://github.com/chelson-5665/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655767058
git clone --depth 1 --no-tags https://github.com/Yusufkilic-sw/cs303-ElevatorSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651710922
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/One-Hot-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650625863
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-BhargaviGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649692835
git clone --depth 1 --no-tags https://github.com/wngxirui/Drug-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651393031
git clone --depth 1 --no-tags https://github.com/PradeepKrGupta/Verilog_COA--PKG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651217703
git clone --depth 1 --no-tags https://github.com/Puneeth254/CS2310.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654412401
git clone --depth 1 --no-tags https://github.com/DaliaEl-Sayed/CSE620_Architecture_RegisterFile_Bonus_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654712711
git clone --depth 1 --no-tags https://github.com/V-19/Proyecto1-Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650763326
git clone --depth 1 --no-tags https://github.com/himanshushah05/VLSI_design_adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650911563
git clone --depth 1 --no-tags https://github.com/madmaxieee/bmatch-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654560339
git clone --depth 1 --no-tags https://github.com/zeynepdukk/224Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654984229
git clone --depth 1 --no-tags https://github.com/jddjk/6_digit_DoorLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654986426
git clone --depth 1 --no-tags https://github.com/cmxuu/NCTU-CO-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654166580
git clone --depth 1 --no-tags https://github.com/AmirEfi/3-bit-multiplier-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650526115
git clone --depth 1 --no-tags https://github.com/Athishpranav2003/8-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650491326
