<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>rhea.cores.memmap.command_bridge &mdash; rhea 0.1pre documentation</title>
    
    <link rel="stylesheet" href="../../../../_static/classic.css" type="text/css" />
    <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../../../',
        VERSION:     '0.1pre',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../../_static/doctools.js"></script>
    <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="top" title="rhea 0.1pre documentation" href="../../../../index.html" />
    <link rel="up" title="Module code" href="../../../index.html" /> 
  </head>
  <body role="document">
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">rhea 0.1pre documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" accesskey="U">Module code</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for rhea.cores.memmap.command_bridge</h1><div class="highlight"><pre>
<span class="kn">from</span> <span class="nn">__future__</span> <span class="kn">import</span> <span class="n">absolute_import</span>

<span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="p">(</span><span class="n">Signal</span><span class="p">,</span> <span class="n">intbv</span><span class="p">,</span> <span class="n">enum</span><span class="p">,</span> <span class="n">always_seq</span><span class="p">,</span> <span class="n">always_comb</span><span class="p">,</span>
                   <span class="n">ConcatSignal</span><span class="p">)</span>

<span class="kn">from</span> <span class="nn">rhea.system</span> <span class="kn">import</span> <span class="n">MemoryMapped</span><span class="p">,</span> <span class="n">Barebone</span><span class="p">,</span> <span class="n">FIFOBus</span>
<span class="kn">from</span> <span class="nn">.</span> <span class="kn">import</span> <span class="n">controller_basic</span>


<span class="k">def</span> <span class="nf">command_bridge</span><span class="p">(</span><span class="n">glbl</span><span class="p">,</span> <span class="n">fifobusi</span><span class="p">,</span> <span class="n">fifobuso</span><span class="p">,</span> <span class="n">mmbus</span><span class="p">):</span>
<div class="viewcode-block" id="command_bridge"><a class="viewcode-back" href="../../../../cores/memmap.html#rhea.cores.memmap.command_bridge">[docs]</a>    <span class="sd">&quot;&quot;&quot; Convert a command packet to a memory-mapped bus transaction</span>
<span class="sd">    </span>
<span class="sd">    This module will decode the incomming packet and start a bus </span>
<span class="sd">    transaction, the memmap_controller_basic is used to generate</span>
<span class="sd">    the bus transactions, it convertes the Barebone interface to </span>
<span class="sd">    the MemoryMapped interface being used. </span>
<span class="sd">    </span>
<span class="sd">    The variable length command packet is:</span>
<span class="sd">        00: 0xDE</span>
<span class="sd">        01: command byte (response msb indicates error)</span>
<span class="sd">        02: address high byte </span>
<span class="sd">        03: address byte </span>
<span class="sd">        04: address byte </span>
<span class="sd">        05: address low byte </span>
<span class="sd">        06: length of data (max length 256 bytes)</span>
<span class="sd">        07: 0xCA   # sequence number, fixed for now</span>
<span class="sd">        08: data high byte </span>
<span class="sd">        09: data byte</span>
<span class="sd">        10: data byte</span>
<span class="sd">        11: data low byte</span>
<span class="sd">        Fixed 12 byte packet currently supported, future</span>
<span class="sd">        to support block write/reads up to 256-8-4</span>
<span class="sd">        12 - 253: write / read (big-endian)</span>
<span class="sd">        @todo: last 2 bytes crc</span>
<span class="sd">    The total packet length is 16 + data_length</span>

<span class="sd">    Ports:</span>
<span class="sd">      glbl: global signals and control</span>
<span class="sd">      fifobusi: input fifobus, host packets to device (interface)</span>
<span class="sd">      fifobuso: output fifobus, device responses to host (interface)</span>
<span class="sd">      mmbus: memory-mapped bus (interface)</span>

<span class="sd">    this module is convertible</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">fifobusi</span><span class="p">,</span> <span class="n">FIFOBus</span><span class="p">)</span>
    <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">fifobuso</span><span class="p">,</span> <span class="n">FIFOBus</span><span class="p">)</span>
    <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">mmbus</span><span class="p">,</span> <span class="n">MemoryMapped</span><span class="p">)</span>
    <span class="n">fbrx</span><span class="p">,</span> <span class="n">fbtx</span> <span class="o">=</span> <span class="n">fifobusi</span><span class="p">,</span> <span class="n">fifobuso</span>
    <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span> <span class="o">=</span> <span class="n">glbl</span><span class="o">.</span><span class="n">clock</span><span class="p">,</span> <span class="n">glbl</span><span class="o">.</span><span class="n">reset</span> 
    <span class="n">bb</span> <span class="o">=</span> <span class="n">Barebone</span><span class="p">(</span><span class="n">glbl</span><span class="p">,</span> <span class="n">data_width</span><span class="o">=</span><span class="n">mmbus</span><span class="o">.</span><span class="n">data_width</span><span class="p">,</span>
                  <span class="n">address_width</span><span class="o">=</span><span class="n">mmbus</span><span class="o">.</span><span class="n">address_width</span><span class="p">)</span>
    
    <span class="n">states</span> <span class="o">=</span> <span class="n">enum</span><span class="p">(</span>
        <span class="s">&#39;idle&#39;</span><span class="p">,</span>
        <span class="s">&#39;wait_for_packet&#39;</span><span class="p">,</span>   <span class="c"># receive a command packet</span>
        <span class="s">&#39;check_packet&#39;</span><span class="p">,</span>      <span class="c"># basic command check</span>
        <span class="s">&#39;write&#39;</span><span class="p">,</span>             <span class="c"># bus write</span>
        <span class="s">&#39;write_end&#39;</span><span class="p">,</span>         <span class="c"># end of the write cycle</span>
        <span class="s">&#39;read&#39;</span><span class="p">,</span>              <span class="c"># read bus cycles for response</span>
        <span class="s">&#39;read_end&#39;</span><span class="p">,</span>          <span class="c"># end of the read cycle</span>
        <span class="s">&#39;response&#39;</span><span class="p">,</span>          <span class="c"># send response packet</span>
        <span class="s">&#39;response_full&#39;</span><span class="p">,</span>     <span class="c"># check of RX FIFO full</span>
        <span class="s">&#39;error&#39;</span><span class="p">,</span>             <span class="c"># error occurred</span>
        <span class="s">&#39;end&#39;</span>                <span class="c"># end state</span>
    <span class="p">)</span>

    <span class="n">state</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">states</span><span class="o">.</span><span class="n">idle</span><span class="p">)</span>
    <span class="n">ready</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
    <span class="n">error</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
    <span class="n">bytecnt</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="nb">min</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="mi">256</span><span class="p">)</span>

    <span class="c"># known knows</span>
    <span class="n">pidx</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,)</span>
    <span class="n">pval</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0xDE</span><span class="p">,</span> <span class="mh">0xCA</span><span class="p">,)</span>
    <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="n">pidx</span><span class="p">)</span> <span class="o">==</span> <span class="nb">len</span><span class="p">(</span><span class="n">pval</span><span class="p">)</span>
    <span class="n">nknown</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="n">pidx</span><span class="p">)</span>

    <span class="n">bytemon</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">8</span><span class="p">:])</span>

    <span class="c"># only supporting 12byte packets (single read/write) for now</span>
    <span class="n">packet_length</span> <span class="o">=</span> <span class="mi">12</span>
    <span class="n">data_offset</span> <span class="o">=</span> <span class="mi">8</span>
    <span class="n">packet</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">8</span><span class="p">:])</span> <span class="k">for</span> <span class="n">_</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">packet_length</span><span class="p">)]</span>
    <span class="n">command</span> <span class="o">=</span> <span class="n">packet</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
    <span class="n">address</span> <span class="o">=</span> <span class="n">ConcatSignal</span><span class="p">(</span><span class="o">*</span><span class="n">packet</span><span class="p">[</span><span class="mi">2</span><span class="p">:</span><span class="mi">6</span><span class="p">])</span>
    <span class="n">data</span> <span class="o">=</span> <span class="n">ConcatSignal</span><span class="p">(</span><span class="o">*</span><span class="n">packet</span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">12</span><span class="p">])</span>
    <span class="n">datalen</span> <span class="o">=</span> <span class="n">packet</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>

    <span class="c"># convert generic memory-mapped bus to the memory-mapped interface</span>
    <span class="c"># passed to the controller</span>
    <span class="n">mmc_inst</span> <span class="o">=</span> <span class="n">controller_basic</span><span class="p">(</span><span class="n">bb</span><span class="p">,</span> <span class="n">mmbus</span><span class="p">)</span>

    <span class="nd">@always_comb</span>
    <span class="k">def</span> <span class="nf">beh_fifo_read</span><span class="p">():</span>
        <span class="k">if</span> <span class="n">ready</span> <span class="ow">and</span> <span class="ow">not</span> <span class="n">fbrx</span><span class="o">.</span><span class="n">empty</span><span class="p">:</span>
            <span class="n">fbrx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">fbrx</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>

    <span class="nd">@always_seq</span><span class="p">(</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span><span class="p">,</span> <span class="n">reset</span><span class="o">=</span><span class="n">reset</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">beh_state_machine</span><span class="p">():</span>

        <span class="k">if</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">idle</span><span class="p">:</span>
            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">wait_for_packet</span>
            <span class="n">ready</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
            <span class="n">bytecnt</span><span class="p">[:]</span> <span class="o">=</span> <span class="mi">0</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">wait_for_packet</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">fbrx</span><span class="o">.</span><span class="n">read_valid</span><span class="p">:</span>
                <span class="c"># check the known bytes, if the values is unexpected</span>
                <span class="c"># goto the error state and flush all received bytes.</span>
                <span class="k">for</span> <span class="n">ii</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">nknown</span><span class="p">):</span>
                    <span class="n">idx</span> <span class="o">=</span> <span class="n">pidx</span><span class="p">[</span><span class="n">ii</span><span class="p">]</span>
                    <span class="n">val</span> <span class="o">=</span> <span class="n">pval</span><span class="p">[</span><span class="n">ii</span><span class="p">]</span>
                    <span class="k">if</span> <span class="n">bytecnt</span> <span class="o">==</span> <span class="n">idx</span><span class="p">:</span>
                        <span class="k">if</span> <span class="n">fbrx</span><span class="o">.</span><span class="n">read_data</span> <span class="o">!=</span> <span class="n">val</span><span class="p">:</span>
                            <span class="n">error</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">error</span>

                <span class="n">packet</span><span class="p">[</span><span class="n">bytecnt</span><span class="p">]</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">fbrx</span><span class="o">.</span><span class="n">read_data</span>
                <span class="n">bytecnt</span><span class="p">[:]</span> <span class="o">=</span> <span class="n">bytecnt</span> <span class="o">+</span> <span class="mi">1</span>

            <span class="c"># @todo: replace 20 with len(CommandPacket().header)</span>
            <span class="k">if</span> <span class="n">bytecnt</span> <span class="o">==</span> <span class="n">packet_length</span><span class="p">:</span>
                <span class="n">ready</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">check_packet</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">check_packet</span><span class="p">:</span>
            <span class="c"># @todo: some packet checking</span>
            <span class="c"># @todo: need to support different address widths, use</span>
            <span class="c"># @todo: `bb` attributes to determine which bits to assign</span>
            <span class="n">bb</span><span class="o">.</span><span class="n">per_addr</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">address</span><span class="p">[</span><span class="mi">32</span><span class="p">:</span><span class="mi">28</span><span class="p">]</span>
            <span class="n">bb</span><span class="o">.</span><span class="n">mem_addr</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">address</span><span class="p">[</span><span class="mi">28</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span>
            <span class="k">assert</span> <span class="n">bb</span><span class="o">.</span><span class="n">done</span>
            <span class="n">bytecnt</span><span class="p">[:]</span> <span class="o">=</span> <span class="mi">0</span>

            <span class="k">if</span> <span class="n">command</span> <span class="o">==</span> <span class="mi">1</span><span class="p">:</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">read</span>
            <span class="k">elif</span> <span class="n">command</span> <span class="o">==</span> <span class="mi">2</span><span class="p">:</span>
                <span class="n">bb</span><span class="o">.</span><span class="n">write_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">data</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">write</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">error</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">error</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">write</span><span class="p">:</span>
            <span class="c"># @todo: add timeout</span>
            <span class="k">if</span> <span class="n">bb</span><span class="o">.</span><span class="n">done</span><span class="p">:</span>
                <span class="n">bb</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">write_end</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">write_end</span><span class="p">:</span>
            <span class="n">bb</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="k">if</span> <span class="n">bb</span><span class="o">.</span><span class="n">done</span><span class="p">:</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">read</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">read</span><span class="p">:</span>
            <span class="c"># @todo: add timeout</span>
            <span class="k">if</span> <span class="n">bb</span><span class="o">.</span><span class="n">done</span><span class="p">:</span>
                <span class="n">bb</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">read_end</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">read_end</span><span class="p">:</span>
            <span class="n">bb</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="k">if</span> <span class="n">bb</span><span class="o">.</span><span class="n">done</span><span class="p">:</span>
                <span class="c"># @todo: support different data_width bus</span>
                <span class="n">packet</span><span class="p">[</span><span class="n">data_offset</span><span class="o">+</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">bb</span><span class="o">.</span><span class="n">read_data</span><span class="p">[</span><span class="mi">32</span><span class="p">:</span><span class="mi">24</span><span class="p">]</span>
                <span class="n">packet</span><span class="p">[</span><span class="n">data_offset</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">bb</span><span class="o">.</span><span class="n">read_data</span><span class="p">[</span><span class="mi">24</span><span class="p">:</span><span class="mi">16</span><span class="p">]</span>
                <span class="n">packet</span><span class="p">[</span><span class="n">data_offset</span><span class="o">+</span><span class="mi">2</span><span class="p">]</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">bb</span><span class="o">.</span><span class="n">read_data</span><span class="p">[</span><span class="mi">16</span><span class="p">:</span><span class="mi">8</span><span class="p">]</span>
                <span class="n">packet</span><span class="p">[</span><span class="n">data_offset</span><span class="o">+</span><span class="mi">3</span><span class="p">]</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">bb</span><span class="o">.</span><span class="n">read_data</span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">response</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">response</span><span class="p">:</span>
            <span class="n">fbtx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="k">if</span> <span class="n">bytecnt</span> <span class="o">&lt;</span> <span class="n">packet_length</span><span class="p">:</span>
                <span class="k">if</span> <span class="ow">not</span> <span class="n">fbtx</span><span class="o">.</span><span class="n">full</span><span class="p">:</span>
                    <span class="n">fbtx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
                    <span class="n">fbtx</span><span class="o">.</span><span class="n">write_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">packet</span><span class="p">[</span><span class="n">bytecnt</span><span class="p">]</span>
                    <span class="n">bytecnt</span><span class="p">[:]</span> <span class="o">=</span> <span class="n">bytecnt</span> <span class="o">+</span> <span class="mi">1</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">response_full</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">end</span>
                
        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">response_full</span><span class="p">:</span>
            <span class="n">fbtx</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">response</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">error</span><span class="p">:</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">fbrx</span><span class="o">.</span><span class="n">read_valid</span><span class="p">:</span>
                <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">end</span>
                <span class="n">ready</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>

        <span class="k">elif</span> <span class="n">state</span> <span class="o">==</span> <span class="n">states</span><span class="o">.</span><span class="n">end</span><span class="p">:</span>
            <span class="n">error</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="n">ready</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
            <span class="n">state</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">states</span><span class="o">.</span><span class="n">idle</span>

        <span class="k">else</span><span class="p">:</span>
            <span class="k">assert</span> <span class="bp">False</span><span class="p">,</span> <span class="s">&quot;Invalid state </span><span class="si">%s</span><span class="s">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">state</span><span class="p">,)</span>

        <span class="n">bytemon</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">bytecnt</span>

    <span class="k">return</span> <span class="n">beh_fifo_read</span><span class="p">,</span> <span class="n">mmc_inst</span><span class="p">,</span> <span class="n">beh_state_machine</span>
</pre></div></div>

          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">rhea 0.1pre documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" >Module code</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &copy; Copyright 2015, Christopher L. Felton.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.3.1.
    </div>
  </body>
</html>