;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	ADD 30, 9
	JMN @1, @-20
	DAT #121, #103
	ADD 30, 9
	SUB @-127, 101
	MOV -61, <-20
	SPL 0, <402
	SLT 40, 9
	SUB @121, 106
	DJN 12, #15
	CMP #12, @9
	CMP @-127, 100
	CMP -207, <-120
	ADD 3, 20
	ADD 3, 20
	SUB @121, -103
	SUB @121, -103
	SLT -1, <-20
	JMN @12, #200
	SPL 0, 402
	CMP -300, 4
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	JMZ -204, @-120
	DJN -1, @-20
	SPL 0, <2
	ADD 3, 20
	SLT -7, <-120
	SUB @121, 103
	SUB <0, @2
	SUB -100, -110
	SLT #0, @0
	SLT 30, 9
	ADD 30, 9
	SPL 300, <2
	SPL @300, 90
	DJN @582, 36
	SPL 0, <402
	SPL 300, 90
	SUB 12, @10
	ADD #270, 16
	DJN 121, 390
	CMP -207, <-120
	SUB @-127, 101
	CMP -207, <-120
