#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b95133f280 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55b95137d9f0_0 .var "clk", 0 0;
o0x7f90b4527fa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b95137dbc0_0 .net "i1", 7 0, o0x7f90b4527fa8;  0 drivers
o0x7f90b4527fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b95137dc80_0 .net "i2", 7 0, o0x7f90b4527fd8;  0 drivers
o0x7f90b4528008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b95137dd20_0 .net "i3", 7 0, o0x7f90b4528008;  0 drivers
o0x7f90b4528038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b95137dde0_0 .net "i4", 7 0, o0x7f90b4528038;  0 drivers
v0x55b95137def0_0 .net "o1", 7 0, v0x55b951375e90_0;  1 drivers
v0x55b95137dfb0_0 .net "o2", 7 0, v0x55b951376630_0;  1 drivers
v0x55b95137e070_0 .net "o3", 7 0, v0x55b951376d20_0;  1 drivers
v0x55b95137e130_0 .net "o4", 7 0, v0x55b951377490_0;  1 drivers
v0x55b95137e1f0_0 .var "reset", 0 0;
S_0x55b9512e04e0 .scope module, "micpu" "cpu" 2 20, 3 1 0, S_0x55b95133f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 8 "reg1_out"
    .port_info 3 /OUTPUT 8 "reg2_out"
    .port_info 4 /OUTPUT 8 "reg3_out"
    .port_info 5 /OUTPUT 8 "reg4_out"
    .port_info 6 /INPUT 8 "i1"
    .port_info 7 /INPUT 8 "i2"
    .port_info 8 /INPUT 8 "i3"
    .port_info 9 /INPUT 8 "i4"
v0x55b95137c160_0 .net "clk", 0 0, v0x55b95137d9f0_0;  1 drivers
v0x55b95137c220_0 .net "i1", 7 0, o0x7f90b4527fa8;  alias, 0 drivers
v0x55b95137c330_0 .net "i2", 7 0, o0x7f90b4527fd8;  alias, 0 drivers
v0x55b95137c420_0 .net "i3", 7 0, o0x7f90b4528008;  alias, 0 drivers
v0x55b95137c530_0 .net "i4", 7 0, o0x7f90b4528038;  alias, 0 drivers
v0x55b95137c690_0 .net "op_alu", 2 0, v0x55b95137aeb0_0;  1 drivers
v0x55b95137c750_0 .net "opcode", 15 0, L_0x55b951390190;  1 drivers
v0x55b95137c860_0 .net "pop", 0 0, v0x55b95137b0a0_0;  1 drivers
v0x55b95137c900_0 .net "push", 0 0, v0x55b95137b190_0;  1 drivers
v0x55b95137c9a0_0 .net "reg1_out", 7 0, v0x55b951375e90_0;  alias, 1 drivers
v0x55b95137ca60_0 .net "reg2_out", 7 0, v0x55b951376630_0;  alias, 1 drivers
v0x55b95137cb70_0 .net "reg3_out", 7 0, v0x55b951376d20_0;  alias, 1 drivers
v0x55b95137cc80_0 .net "reg4_out", 7 0, v0x55b951377490_0;  alias, 1 drivers
v0x55b95137cd90_0 .net "reset", 0 0, v0x55b95137e1f0_0;  1 drivers
v0x55b95137cf40_0 .net "s_inc", 0 0, v0x55b95137b280_0;  1 drivers
v0x55b95137cfe0_0 .net "s_inm", 1 0, v0x55b95137b3c0_0;  1 drivers
v0x55b95137d0a0_0 .net "s_out", 0 0, v0x55b95137b4b0_0;  1 drivers
v0x55b95137d250_0 .net "s_pila", 0 0, v0x55b95137b5a0_0;  1 drivers
v0x55b95137d2f0_0 .net "s_port", 1 0, v0x55b95137b690_0;  1 drivers
v0x55b95137d3b0_0 .net "we3", 0 0, v0x55b95137b7c0_0;  1 drivers
v0x55b95137d450_0 .net "we4", 0 0, v0x55b95137b8b0_0;  1 drivers
v0x55b95137d4f0_0 .net "we5", 0 0, v0x55b95137b9a0_0;  1 drivers
v0x55b95137d590_0 .net "we6", 0 0, v0x55b95137ba90_0;  1 drivers
v0x55b95137d630_0 .net "we7", 0 0, v0x55b95137bb80_0;  1 drivers
v0x55b95137d6d0_0 .net "we8", 0 0, v0x55b95137bc70_0;  1 drivers
v0x55b95137d770_0 .net "wez", 0 0, v0x55b95137bd60_0;  1 drivers
v0x55b95137d810_0 .net "z", 0 0, v0x55b951371530_0;  1 drivers
S_0x55b9512e0760 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x55b9512e04e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "we6"
    .port_info 12 /INPUT 1 "we7"
    .port_info 13 /INPUT 1 "we8"
    .port_info 14 /INPUT 2 "s_port"
    .port_info 15 /INPUT 2 "s_inm"
    .port_info 16 /INPUT 3 "op_alu"
    .port_info 17 /OUTPUT 1 "z"
    .port_info 18 /OUTPUT 16 "opcode"
    .port_info 19 /OUTPUT 8 "reg1_out"
    .port_info 20 /OUTPUT 8 "reg2_out"
    .port_info 21 /OUTPUT 8 "reg3_out"
    .port_info 22 /OUTPUT 8 "reg4_out"
    .port_info 23 /INPUT 8 "i1"
    .port_info 24 /INPUT 8 "i2"
    .port_info 25 /INPUT 8 "i3"
    .port_info 26 /INPUT 8 "i4"
L_0x55b951390190 .functor BUFZ 16, L_0x55b95137e610, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b951378660_0 .net "alu_to_mux", 7 0, v0x55b95136f410_0;  1 drivers
v0x55b951378770_0 .net "clk", 0 0, v0x55b95137d9f0_0;  alias, 1 drivers
v0x55b951378830_0 .net "i1", 7 0, o0x7f90b4527fa8;  alias, 0 drivers
v0x55b951378900_0 .net "i2", 7 0, o0x7f90b4527fd8;  alias, 0 drivers
v0x55b9513789d0_0 .net "i3", 7 0, o0x7f90b4528008;  alias, 0 drivers
v0x55b951378ac0_0 .net "i4", 7 0, o0x7f90b4528038;  alias, 0 drivers
v0x55b951378b90_0 .net "input_mux_to_mux", 7 0, v0x55b951373ed0_0;  1 drivers
v0x55b951378c60_0 .net "memdat_to_mux", 7 0, L_0x55b95138f920;  1 drivers
v0x55b951378d50_0 .net "mux_to_mux", 9 0, L_0x55b95137e290;  1 drivers
v0x55b951378df0_0 .net "mux_to_pc", 9 0, L_0x55b95138fa20;  1 drivers
v0x55b951378f00_0 .net "mux_to_reg", 7 0, L_0x55b951390050;  1 drivers
v0x55b951378fc0_0 .net "op_alu", 2 0, v0x55b95137aeb0_0;  alias, 1 drivers
v0x55b951379080_0 .net "opcode", 15 0, L_0x55b951390190;  alias, 1 drivers
v0x55b951379140_0 .net "pc_to_mem", 9 0, v0x55b951374d30_0;  1 drivers
v0x55b951379200_0 .net "pila_to_mux", 9 0, v0x55b951375460_0;  1 drivers
v0x55b9513792c0_0 .net "pop", 0 0, v0x55b95137b0a0_0;  alias, 1 drivers
v0x55b951379360_0 .net "push", 0 0, v0x55b95137b190_0;  alias, 1 drivers
v0x55b951379510_0 .net "rd1", 7 0, L_0x55b95138eb90;  1 drivers
v0x55b9513795b0_0 .net "rd2", 7 0, L_0x55b95138f210;  1 drivers
v0x55b951379650_0 .net "reg1_out", 7 0, v0x55b951375e90_0;  alias, 1 drivers
v0x55b951379710_0 .net "reg2_out", 7 0, v0x55b951376630_0;  alias, 1 drivers
v0x55b9513797b0_0 .net "reg3_out", 7 0, v0x55b951376d20_0;  alias, 1 drivers
v0x55b951379880_0 .net "reg4_out", 7 0, v0x55b951377490_0;  alias, 1 drivers
v0x55b951379950_0 .net "reset", 0 0, v0x55b95137e1f0_0;  alias, 1 drivers
v0x55b9513799f0_0 .net "s_inc", 0 0, v0x55b95137b280_0;  alias, 1 drivers
v0x55b951379ac0_0 .net "s_inm", 1 0, v0x55b95137b3c0_0;  alias, 1 drivers
v0x55b951379b90_0 .net "s_out", 0 0, v0x55b95137b4b0_0;  alias, 1 drivers
v0x55b951379c60_0 .net "s_pila", 0 0, v0x55b95137b5a0_0;  alias, 1 drivers
v0x55b951379d30_0 .net "s_port", 1 0, v0x55b95137b690_0;  alias, 1 drivers
v0x55b951379e00_0 .net "sal_mem_pro", 15 0, L_0x55b95137e610;  1 drivers
v0x55b951379ed0_0 .net "sum_to_mux", 9 0, L_0x55b95138f880;  1 drivers
v0x55b951379fc0_0 .net "wd3", 7 0, v0x55b951372df0_0;  1 drivers
v0x55b95137a0b0_0 .net "we3", 0 0, v0x55b95137b7c0_0;  alias, 1 drivers
v0x55b95137a150_0 .net "we4", 0 0, v0x55b95137b8b0_0;  alias, 1 drivers
v0x55b95137a1f0_0 .net "we5", 0 0, v0x55b95137b9a0_0;  alias, 1 drivers
v0x55b95137a2c0_0 .net "we6", 0 0, v0x55b95137ba90_0;  alias, 1 drivers
v0x55b95137a390_0 .net "we7", 0 0, v0x55b95137bb80_0;  alias, 1 drivers
v0x55b95137a460_0 .net "we8", 0 0, v0x55b95137bc70_0;  alias, 1 drivers
v0x55b95137a530_0 .net "wez", 0 0, v0x55b95137bd60_0;  alias, 1 drivers
v0x55b95137a600_0 .net "z", 0 0, v0x55b951371530_0;  alias, 1 drivers
v0x55b95137a6d0_0 .net "zalu", 0 0, L_0x55b95138f810;  1 drivers
L_0x55b95137e370 .part L_0x55b95137e610, 0, 10;
L_0x55b95138f360 .part L_0x55b95137e610, 8, 4;
L_0x55b95138f490 .part L_0x55b95137e610, 4, 4;
L_0x55b95138f530 .part L_0x55b95137e610, 0, 4;
L_0x55b95138f5d0 .part L_0x55b95137e610, 4, 8;
L_0x55b95138fe10 .part L_0x55b95137e610, 0, 12;
L_0x55b9513900f0 .part L_0x55b95137e610, 2, 8;
S_0x55b9512dbb50 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55b95138f810 .functor NOT 1, L_0x55b95138f6e0, C4<0>, C4<0>, C4<0>;
v0x55b95133fe10_0 .net *"_s3", 0 0, L_0x55b95138f6e0;  1 drivers
v0x55b951331ec0_0 .net "a", 7 0, L_0x55b95138eb90;  alias, 1 drivers
v0x55b951331f90_0 .net "b", 7 0, L_0x55b95138f210;  alias, 1 drivers
v0x55b95136f330_0 .net "op_alu", 2 0, v0x55b95137aeb0_0;  alias, 1 drivers
v0x55b95136f410_0 .var "s", 7 0;
v0x55b95136f540_0 .net "y", 7 0, v0x55b95136f410_0;  alias, 1 drivers
v0x55b95136f620_0 .net "zero", 0 0, L_0x55b95138f810;  alias, 1 drivers
E_0x55b9512eaa70 .event edge, v0x55b95136f330_0, v0x55b951331f90_0, v0x55b951331ec0_0;
L_0x55b95138f6e0 .reduce/or v0x55b95136f410_0;
S_0x55b95136f780 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55b95136fab0_0 .net *"_s0", 31 0, L_0x55b95137e6d0;  1 drivers
v0x55b95136fbb0_0 .net *"_s10", 5 0, L_0x55b95138e9b0;  1 drivers
L_0x7f90b44de0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b95136fc90_0 .net *"_s13", 1 0, L_0x7f90b44de0f0;  1 drivers
L_0x7f90b44de138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b95136fd50_0 .net/2u *"_s14", 7 0, L_0x7f90b44de138;  1 drivers
v0x55b95136fe30_0 .net *"_s18", 31 0, L_0x55b95138ed20;  1 drivers
L_0x7f90b44de180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b95136ff60_0 .net *"_s21", 27 0, L_0x7f90b44de180;  1 drivers
L_0x7f90b44de1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b951370040_0 .net/2u *"_s22", 31 0, L_0x7f90b44de1c8;  1 drivers
v0x55b951370120_0 .net *"_s24", 0 0, L_0x55b95138ee50;  1 drivers
v0x55b9513701e0_0 .net *"_s26", 7 0, L_0x55b95138ef90;  1 drivers
v0x55b9513702c0_0 .net *"_s28", 5 0, L_0x55b95138f080;  1 drivers
L_0x7f90b44de060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b9513703a0_0 .net *"_s3", 27 0, L_0x7f90b44de060;  1 drivers
L_0x7f90b44de210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b951370480_0 .net *"_s31", 1 0, L_0x7f90b44de210;  1 drivers
L_0x7f90b44de258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b951370560_0 .net/2u *"_s32", 7 0, L_0x7f90b44de258;  1 drivers
L_0x7f90b44de0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b951370640_0 .net/2u *"_s4", 31 0, L_0x7f90b44de0a8;  1 drivers
v0x55b951370720_0 .net *"_s6", 0 0, L_0x55b95138e7d0;  1 drivers
v0x55b9513707e0_0 .net *"_s8", 7 0, L_0x55b95138e910;  1 drivers
v0x55b9513708c0_0 .net "clk", 0 0, v0x55b95137d9f0_0;  alias, 1 drivers
v0x55b951370980_0 .net "ra1", 3 0, L_0x55b95138f360;  1 drivers
v0x55b951370a60_0 .net "ra2", 3 0, L_0x55b95138f490;  1 drivers
v0x55b951370b40_0 .net "rd1", 7 0, L_0x55b95138eb90;  alias, 1 drivers
v0x55b951370c00_0 .net "rd2", 7 0, L_0x55b95138f210;  alias, 1 drivers
v0x55b951370ca0 .array "regb", 15 0, 7 0;
v0x55b951370d40_0 .net "wa3", 3 0, L_0x55b95138f530;  1 drivers
v0x55b951370e20_0 .net "wd3", 7 0, v0x55b951372df0_0;  alias, 1 drivers
v0x55b951370f00_0 .net "we3", 0 0, v0x55b95137b7c0_0;  alias, 1 drivers
E_0x55b9512eac70 .event posedge, v0x55b9513708c0_0;
L_0x55b95137e6d0 .concat [ 4 28 0 0], L_0x55b95138f360, L_0x7f90b44de060;
L_0x55b95138e7d0 .cmp/ne 32, L_0x55b95137e6d0, L_0x7f90b44de0a8;
L_0x55b95138e910 .array/port v0x55b951370ca0, L_0x55b95138e9b0;
L_0x55b95138e9b0 .concat [ 4 2 0 0], L_0x55b95138f360, L_0x7f90b44de0f0;
L_0x55b95138eb90 .functor MUXZ 8, L_0x7f90b44de138, L_0x55b95138e910, L_0x55b95138e7d0, C4<>;
L_0x55b95138ed20 .concat [ 4 28 0 0], L_0x55b95138f490, L_0x7f90b44de180;
L_0x55b95138ee50 .cmp/ne 32, L_0x55b95138ed20, L_0x7f90b44de1c8;
L_0x55b95138ef90 .array/port v0x55b951370ca0, L_0x55b95138f080;
L_0x55b95138f080 .concat [ 4 2 0 0], L_0x55b95138f490, L_0x7f90b44de210;
L_0x55b95138f210 .functor MUXZ 8, L_0x7f90b44de258, L_0x55b95138ef90, L_0x55b95138ee50, C4<>;
S_0x55b9513710c0 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55b951371260_0 .net "carga", 0 0, v0x55b95137bd60_0;  alias, 1 drivers
v0x55b951371340_0 .net "clk", 0 0, v0x55b95137d9f0_0;  alias, 1 drivers
v0x55b951371430_0 .net "d", 0 0, L_0x55b95138f810;  alias, 1 drivers
v0x55b951371530_0 .var "q", 0 0;
v0x55b9513715d0_0 .net "reset", 0 0, v0x55b95137e1f0_0;  alias, 1 drivers
E_0x55b951353b40 .event posedge, v0x55b9513715d0_0, v0x55b9513708c0_0;
S_0x55b951371720 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55b95137e610 .functor BUFZ 16, L_0x55b95137e410, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b951371960_0 .net *"_s0", 15 0, L_0x55b95137e410;  1 drivers
v0x55b951371a60_0 .net *"_s2", 11 0, L_0x55b95137e4d0;  1 drivers
L_0x7f90b44de018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b951371b40_0 .net *"_s5", 1 0, L_0x7f90b44de018;  1 drivers
v0x55b951371c00_0 .net "a", 9 0, v0x55b951374d30_0;  alias, 1 drivers
v0x55b951371ce0_0 .net "clk", 0 0, v0x55b95137d9f0_0;  alias, 1 drivers
v0x55b951371e20 .array "mem", 1023 0, 15 0;
v0x55b951371ee0_0 .net "rd", 15 0, L_0x55b95137e610;  alias, 1 drivers
L_0x55b95137e410 .array/port v0x55b951371e20, L_0x55b95137e4d0;
L_0x55b95137e4d0 .concat [ 10 2 0 0], v0x55b951374d30_0, L_0x7f90b44de018;
S_0x55b951372040 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55b951372260 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55b951372300_0 .net "d0", 9 0, L_0x55b95137e370;  1 drivers
v0x55b9513723e0_0 .net "d1", 9 0, L_0x55b95138f880;  alias, 1 drivers
v0x55b9513724c0_0 .net "s", 0 0, v0x55b95137b280_0;  alias, 1 drivers
v0x55b951372560_0 .net "y", 9 0, L_0x55b95137e290;  alias, 1 drivers
L_0x55b95137e290 .functor MUXZ 10, L_0x55b95137e370, L_0x55b95138f880, v0x55b95137b280_0, C4<>;
S_0x55b9513726f0 .scope module, "mux_2" "mux41" 4 17, 6 122 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55b9513728c0 .param/l "WIDTH" 0 6 122, +C4<00000000000000000000000000001000>;
v0x55b951372a50_0 .net "a", 7 0, v0x55b95136f410_0;  alias, 1 drivers
v0x55b951372b60_0 .net "b", 7 0, L_0x55b95138f5d0;  1 drivers
v0x55b951372c20_0 .net "c", 7 0, L_0x55b95138f920;  alias, 1 drivers
o0x7f90b4527cd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b951372d10_0 .net "d", 7 0, o0x7f90b4527cd8;  0 drivers
v0x55b951372df0_0 .var "out", 7 0;
v0x55b951372f00_0 .net "s", 1 0, v0x55b95137b3c0_0;  alias, 1 drivers
E_0x55b9513536f0/0 .event edge, v0x55b951372f00_0, v0x55b951372d10_0, v0x55b951372c20_0, v0x55b951372b60_0;
E_0x55b9513536f0/1 .event edge, v0x55b95136f540_0;
E_0x55b9513536f0 .event/or E_0x55b9513536f0/0, E_0x55b9513536f0/1;
S_0x55b951373080 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55b951373250 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55b951373350_0 .net "d0", 9 0, L_0x55b95137e290;  alias, 1 drivers
v0x55b951373460_0 .net "d1", 9 0, v0x55b951375460_0;  alias, 1 drivers
v0x55b951373520_0 .net "s", 0 0, v0x55b95137b5a0_0;  alias, 1 drivers
v0x55b9513735f0_0 .net "y", 9 0, L_0x55b95138fa20;  alias, 1 drivers
L_0x55b95138fa20 .functor MUXZ 10, L_0x55b95137e290, v0x55b951375460_0, v0x55b95137b5a0_0, C4<>;
S_0x55b951373780 .scope module, "mux_4" "mux41" 4 31, 6 122 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55b951373950 .param/l "WIDTH" 0 6 122, +C4<00000000000000000000000000001000>;
v0x55b951373b20_0 .net "a", 7 0, o0x7f90b4527fa8;  alias, 0 drivers
v0x55b951373c20_0 .net "b", 7 0, o0x7f90b4527fd8;  alias, 0 drivers
v0x55b951373d00_0 .net "c", 7 0, o0x7f90b4528008;  alias, 0 drivers
v0x55b951373df0_0 .net "d", 7 0, o0x7f90b4528038;  alias, 0 drivers
v0x55b951373ed0_0 .var "out", 7 0;
v0x55b951374000_0 .net "s", 1 0, v0x55b95137b690_0;  alias, 1 drivers
E_0x55b951373a90/0 .event edge, v0x55b951374000_0, v0x55b951373df0_0, v0x55b951373d00_0, v0x55b951373c20_0;
E_0x55b951373a90/1 .event edge, v0x55b951373b20_0;
E_0x55b951373a90 .event/or E_0x55b951373a90/0, E_0x55b951373a90/1;
S_0x55b9513741e0 .scope module, "mux_5" "mux2" 4 33, 6 50 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55b951372210 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55b951374430_0 .net "d0", 7 0, L_0x55b95138eb90;  alias, 1 drivers
v0x55b951374560_0 .net "d1", 7 0, L_0x55b9513900f0;  1 drivers
v0x55b951374640_0 .net "s", 0 0, v0x55b95137b4b0_0;  alias, 1 drivers
v0x55b9513746e0_0 .net "y", 7 0, L_0x55b951390050;  alias, 1 drivers
L_0x55b951390050 .functor MUXZ 8, L_0x55b95138eb90, L_0x55b9513900f0, v0x55b95137b4b0_0, C4<>;
S_0x55b951374870 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55b951374a40 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55b951374b80_0 .net "clk", 0 0, v0x55b95137d9f0_0;  alias, 1 drivers
v0x55b951374c40_0 .net "d", 9 0, L_0x55b95138fa20;  alias, 1 drivers
v0x55b951374d30_0 .var "q", 9 0;
v0x55b951374e30_0 .net "reset", 0 0, v0x55b95137e1f0_0;  alias, 1 drivers
S_0x55b951374f50 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x55b951375240_0 .net "clk", 0 0, v0x55b95137d9f0_0;  alias, 1 drivers
v0x55b951375300_0 .net "inpush", 9 0, v0x55b951374d30_0;  alias, 1 drivers
v0x55b9513753c0 .array "mem", 7 0, 9 0;
v0x55b951375460_0 .var "outpop", 9 0;
v0x55b951375520_0 .net "pop", 0 0, v0x55b95137b0a0_0;  alias, 1 drivers
v0x55b951375610_0 .net "push", 0 0, v0x55b95137b190_0;  alias, 1 drivers
v0x55b9513756d0_0 .net "reset", 0 0, v0x55b95137e1f0_0;  alias, 1 drivers
v0x55b9513757c0_0 .var "sp", 2 0;
E_0x55b9513751c0/0 .event edge, v0x55b951375520_0, v0x55b951375610_0;
E_0x55b9513751c0/1 .event posedge, v0x55b9513715d0_0;
E_0x55b9513751c0 .event/or E_0x55b9513751c0/0, E_0x55b9513751c0/1;
S_0x55b9513759a0 .scope module, "reg1" "registro" 4 35, 6 38 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55b951375b70 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55b951375cc0_0 .net "clk", 0 0, v0x55b95137b9a0_0;  alias, 1 drivers
v0x55b951375da0_0 .net "d", 7 0, L_0x55b951390050;  alias, 1 drivers
v0x55b951375e90_0 .var "q", 7 0;
v0x55b951375f60_0 .net "reset", 0 0, v0x55b95137e1f0_0;  alias, 1 drivers
E_0x55b951353950 .event posedge, v0x55b9513715d0_0, v0x55b951375cc0_0;
S_0x55b9513760b0 .scope module, "reg2" "registro" 4 37, 6 38 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55b951376280 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55b951376440_0 .net "clk", 0 0, v0x55b95137ba90_0;  alias, 1 drivers
v0x55b951376520_0 .net "d", 7 0, L_0x55b951390050;  alias, 1 drivers
v0x55b951376630_0 .var "q", 7 0;
v0x55b9513766f0_0 .net "reset", 0 0, v0x55b95137e1f0_0;  alias, 1 drivers
E_0x55b9513763c0 .event posedge, v0x55b9513715d0_0, v0x55b951376440_0;
S_0x55b951376840 .scope module, "reg3" "registro" 4 39, 6 38 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55b9513769c0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55b951376b80_0 .net "clk", 0 0, v0x55b95137bb80_0;  alias, 1 drivers
v0x55b951376c60_0 .net "d", 7 0, L_0x55b951390050;  alias, 1 drivers
v0x55b951376d20_0 .var "q", 7 0;
v0x55b951376e10_0 .net "reset", 0 0, v0x55b95137e1f0_0;  alias, 1 drivers
E_0x55b951376b00 .event posedge, v0x55b9513715d0_0, v0x55b951376b80_0;
S_0x55b951376f60 .scope module, "reg4" "registro" 4 41, 6 38 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55b951377130 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55b9513772f0_0 .net "clk", 0 0, v0x55b95137bc70_0;  alias, 1 drivers
v0x55b9513773d0_0 .net "d", 7 0, L_0x55b951390050;  alias, 1 drivers
v0x55b951377490_0 .var "q", 7 0;
v0x55b951377580_0 .net "reset", 0 0, v0x55b95137e1f0_0;  alias, 1 drivers
E_0x55b951377270 .event posedge, v0x55b9513715d0_0, v0x55b9513772f0_0;
S_0x55b9513776d0 .scope module, "regpro1" "regprog" 4 29, 6 101 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x55b95138f920 .functor BUFZ 8, L_0x55b95138fbe0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55b951377850_0 .net *"_s0", 7 0, L_0x55b95138fbe0;  1 drivers
v0x55b951377950_0 .net *"_s3", 7 0, L_0x55b95138fc80;  1 drivers
v0x55b951377a30_0 .net *"_s4", 9 0, L_0x55b95138fd20;  1 drivers
L_0x7f90b44de2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b951377b20_0 .net *"_s7", 1 0, L_0x7f90b44de2e8;  1 drivers
v0x55b951377c00_0 .net "clk", 0 0, v0x55b95137d9f0_0;  alias, 1 drivers
v0x55b951377cf0_0 .net "rd", 7 0, L_0x55b95138f920;  alias, 1 drivers
v0x55b951377db0 .array "regb", 255 0, 7 0;
v0x55b951377e50_0 .net "wd", 7 0, L_0x55b95138eb90;  alias, 1 drivers
v0x55b951377f10_0 .net "we4", 0 0, v0x55b95137b8b0_0;  alias, 1 drivers
v0x55b951377fd0_0 .net "wra", 11 0, L_0x55b95138fe10;  1 drivers
L_0x55b95138fbe0 .array/port v0x55b951377db0, L_0x55b95138fd20;
L_0x55b95138fc80 .part L_0x55b95138fe10, 4, 8;
L_0x55b95138fd20 .concat [ 8 2 0 0], L_0x55b95138fc80, L_0x7f90b44de2e8;
S_0x55b951378180 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x55b9512e0760;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55b951378370_0 .net "a", 9 0, v0x55b951374d30_0;  alias, 1 drivers
L_0x7f90b44de2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55b951378450_0 .net "b", 9 0, L_0x7f90b44de2a0;  1 drivers
v0x55b951378530_0 .net "y", 9 0, L_0x55b95138f880;  alias, 1 drivers
L_0x55b95138f880 .arith/sum 10, v0x55b951374d30_0, L_0x7f90b44de2a0;
S_0x55b95137aac0 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x55b9512e04e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 1 "we6"
    .port_info 12 /OUTPUT 1 "we7"
    .port_info 13 /OUTPUT 1 "we8"
    .port_info 14 /OUTPUT 2 "s_port"
    .port_info 15 /OUTPUT 2 "s_inm"
    .port_info 16 /OUTPUT 3 "op_alu"
v0x55b95137aeb0_0 .var "op_alu", 2 0;
v0x55b95137afe0_0 .net "opcode", 15 0, L_0x55b951390190;  alias, 1 drivers
v0x55b95137b0a0_0 .var "pop", 0 0;
v0x55b95137b190_0 .var "push", 0 0;
v0x55b95137b280_0 .var "s_inc", 0 0;
v0x55b95137b3c0_0 .var "s_inm", 1 0;
v0x55b95137b4b0_0 .var "s_out", 0 0;
v0x55b95137b5a0_0 .var "s_pila", 0 0;
v0x55b95137b690_0 .var "s_port", 1 0;
v0x55b95137b7c0_0 .var "we3", 0 0;
v0x55b95137b8b0_0 .var "we4", 0 0;
v0x55b95137b9a0_0 .var "we5", 0 0;
v0x55b95137ba90_0 .var "we6", 0 0;
v0x55b95137bb80_0 .var "we7", 0 0;
v0x55b95137bc70_0 .var "we8", 0 0;
v0x55b95137bd60_0 .var "wez", 0 0;
v0x55b95137be50_0 .net "z", 0 0, v0x55b951371530_0;  alias, 1 drivers
E_0x55b95137ae50 .event edge, v0x55b951379080_0;
    .scope S_0x55b951374870;
T_0 ;
    %wait E_0x55b951353b40;
    %load/vec4 v0x55b951374e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b951374d30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b951374c40_0;
    %assign/vec4 v0x55b951374d30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b951371720;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55b951371e20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55b95136f780;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55b951370ca0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55b95136f780;
T_3 ;
    %wait E_0x55b9512eac70;
    %load/vec4 v0x55b951370f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55b951370e20_0;
    %load/vec4 v0x55b951370d40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b951370ca0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b9513726f0;
T_4 ;
    %wait E_0x55b9513536f0;
    %load/vec4 v0x55b951372f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55b951372a50_0;
    %assign/vec4 v0x55b951372df0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55b951372b60_0;
    %assign/vec4 v0x55b951372df0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55b951372c20_0;
    %assign/vec4 v0x55b951372df0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55b951372d10_0;
    %assign/vec4 v0x55b951372df0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b9512dbb50;
T_5 ;
    %wait E_0x55b9512eaa70;
    %load/vec4 v0x55b95136f330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x55b951331ec0_0;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x55b951331ec0_0;
    %inv;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x55b951331ec0_0;
    %load/vec4 v0x55b951331f90_0;
    %add;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x55b951331ec0_0;
    %load/vec4 v0x55b951331f90_0;
    %sub;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x55b951331ec0_0;
    %load/vec4 v0x55b951331f90_0;
    %and;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x55b951331ec0_0;
    %load/vec4 v0x55b951331f90_0;
    %or;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x55b951331ec0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x55b951331f90_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55b95136f410_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b9513710c0;
T_6 ;
    %wait E_0x55b951353b40;
    %load/vec4 v0x55b9513715d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b951371530_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55b951371260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55b951371430_0;
    %assign/vec4 v0x55b951371530_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b951374f50;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b9513757c0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x55b951374f50;
T_8 ;
    %wait E_0x55b9513751c0;
    %load/vec4 v0x55b9513756d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b9513757c0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x55b951375610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55b951375300_0;
    %load/vec4 v0x55b9513757c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55b9513753c0, 4, 0;
    %load/vec4 v0x55b9513757c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b9513757c0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55b951375460_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x55b951375520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55b9513757c0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55b9513757c0_0, 0, 3;
    %load/vec4 v0x55b9513757c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b9513753c0, 4;
    %store/vec4 v0x55b951375460_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b9513776d0;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x55b951377db0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55b9513776d0;
T_10 ;
    %wait E_0x55b9512eac70;
    %load/vec4 v0x55b951377f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55b951377e50_0;
    %load/vec4 v0x55b951377fd0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b951377db0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b951373780;
T_11 ;
    %wait E_0x55b951373a90;
    %load/vec4 v0x55b951374000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55b951373b20_0;
    %assign/vec4 v0x55b951373ed0_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x55b951373c20_0;
    %assign/vec4 v0x55b951373ed0_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55b951373d00_0;
    %assign/vec4 v0x55b951373ed0_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x55b951373df0_0;
    %assign/vec4 v0x55b951373ed0_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55b9513759a0;
T_12 ;
    %wait E_0x55b951353950;
    %load/vec4 v0x55b951375f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b951375e90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55b951375da0_0;
    %assign/vec4 v0x55b951375e90_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55b9513760b0;
T_13 ;
    %wait E_0x55b9513763c0;
    %load/vec4 v0x55b9513766f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b951376630_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55b951376520_0;
    %assign/vec4 v0x55b951376630_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55b951376840;
T_14 ;
    %wait E_0x55b951376b00;
    %load/vec4 v0x55b951376e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b951376d20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55b951376c60_0;
    %assign/vec4 v0x55b951376d20_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55b951376f60;
T_15 ;
    %wait E_0x55b951377270;
    %load/vec4 v0x55b951377580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b951377490_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55b9513773d0_0;
    %assign/vec4 v0x55b951377490_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55b95137aac0;
T_16 ;
    %wait E_0x55b95137ae50;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_16.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_16.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_16.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_16.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_16.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_16.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_16.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %jmp T_16.13;
T_16.0 ;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %jmp T_16.13;
T_16.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %jmp T_16.13;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %jmp T_16.13;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %load/vec4 v0x55b95137be50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %jmp T_16.15;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
T_16.15 ;
    %jmp T_16.13;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %load/vec4 v0x55b95137be50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
T_16.17 ;
    %jmp T_16.13;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %jmp T_16.13;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %jmp T_16.13;
T_16.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %jmp T_16.13;
T_16.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %and;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 1, 2;
    %and;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %and;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 1, 2;
    %and;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %jmp T_16.13;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %and;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %and;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %and;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %load/vec4 v0x55b95137afe0_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 1, 0, 1;
    %add;
    %and;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %jmp T_16.13;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %jmp T_16.13;
T_16.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137b280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b95137b3c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b95137aeb0_0, 0, 3;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55b95133f280;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137d9f0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137d9f0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55b95133f280;
T_18 ;
    %vpi_call 2 24 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b95137e1f0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b95137e1f0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55b95133f280;
T_19 ;
    %delay 54000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
