

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Fri May  6 16:43:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_1                  |        5|        ?|     5 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_33_2                 |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_39_3                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + LOOP2                           |        ?|        ?|         5|          1|          1|      ?|       yes|
        |- VITIS_LOOP_55_4_VITIS_LOOP_56_5  |        ?|        ?|         8|          1|          1|      ?|       yes|
        |- VITIS_LOOP_63_6                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-2 : II = 1, D = 8, States = { 28 29 30 31 32 33 34 35 }
  Pipeline-3 : II = 1, D = 3, States = { 37 38 39 }
  Pipeline-4 : II = 1, D = 5, States = { 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 26 2 
2 --> 3 16 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 40 41 
27 --> 28 
28 --> 36 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 28 
36 --> 37 
37 --> 40 38 
38 --> 39 
39 --> 37 
40 --> 
41 --> 42 40 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 45 
50 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 51 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 200, void @empty_14, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_0, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_20, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_9, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_20, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 80 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 81 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 82 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 83 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 84 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:25]   --->   Operation 85 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:26]   --->   Operation 86 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:28]   --->   Operation 87 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:29]   --->   Operation 88 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:32]   --->   Operation 89 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge236, void %.lr.ph245" [fcc_combined/main.cpp:32]   --->   Operation 90 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.47ns)   --->   "%cmp28237 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 91 'icmp' 'cmp28237' <Predicate = (icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ydim_read"   --->   Operation 92 'trunc' 'empty' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %xdim_read"   --->   Operation 93 'trunc' 'empty_28' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [fcc_combined/main.cpp:32]   --->   Operation 94 'br' 'br_ln32' <Predicate = (icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln32, void %._crit_edge241, i31 0, void %.lr.ph245" [fcc_combined/main.cpp:32]   --->   Operation 95 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.52ns)   --->   "%add_ln32 = add i31 %i, i31 1" [fcc_combined/main.cpp:32]   --->   Operation 96 'add' 'add_ln32' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.47ns)   --->   "%icmp_ln32_1 = icmp_eq  i31 %i, i31 %empty" [fcc_combined/main.cpp:32]   --->   Operation 97 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 98 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32_1, void %.split13, void %.lr.ph235" [fcc_combined/main.cpp:32]   --->   Operation 99 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%empty_30 = trunc i31 %i" [fcc_combined/main.cpp:32]   --->   Operation 100 'trunc' 'empty_30' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %empty_30" [fcc_combined/main.cpp:34]   --->   Operation 101 'zext' 'zext_ln34' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_2 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln34 = mul i20 %zext_ln34, i20 1000" [fcc_combined/main.cpp:34]   --->   Operation 102 'mul' 'mul_ln34' <Predicate = (!icmp_ln32_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [2/2] (6.91ns)   --->   "%empty_31 = mul i31 %i, i31 %empty_28" [fcc_combined/main.cpp:32]   --->   Operation 103 'mul' 'empty_31' <Predicate = (!icmp_ln32_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:39]   --->   Operation 104 'partselect' 'trunc_ln' <Predicate = (icmp_ln32_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i31 %trunc_ln" [fcc_combined/main.cpp:39]   --->   Operation 105 'sext' 'sext_ln39' <Predicate = (icmp_ln32_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln39" [fcc_combined/main.cpp:39]   --->   Operation 106 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln32_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 107 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln34 = mul i20 %zext_ln34, i20 1000" [fcc_combined/main.cpp:34]   --->   Operation 107 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/2] (6.91ns)   --->   "%empty_31 = mul i31 %i, i31 %empty_28" [fcc_combined/main.cpp:32]   --->   Operation 108 'mul' 'empty_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 109 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln34 = mul i20 %zext_ln34, i20 1000" [fcc_combined/main.cpp:34]   --->   Operation 109 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_31, i1 0" [fcc_combined/main.cpp:32]   --->   Operation 110 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.55ns)   --->   "%empty_32 = add i32 %tmp, i32 %w_read" [fcc_combined/main.cpp:32]   --->   Operation 111 'add' 'empty_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [fcc_combined/main.cpp:32]   --->   Operation 112 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln34 = mul i20 %zext_ln34, i20 1000" [fcc_combined/main.cpp:34]   --->   Operation 113 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %cmp28237, void %._crit_edge241, void %.lr.ph240" [fcc_combined/main.cpp:33]   --->   Operation 114 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_32, i32 1, i32 31" [fcc_combined/main.cpp:33]   --->   Operation 115 'partselect' 'trunc_ln1' <Predicate = (cmp28237)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i31 %trunc_ln1" [fcc_combined/main.cpp:33]   --->   Operation 116 'sext' 'sext_ln33' <Predicate = (cmp28237)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln33" [fcc_combined/main.cpp:33]   --->   Operation 117 'getelementptr' 'gmem_addr_1' <Predicate = (cmp28237)> <Delay = 0.00>
ST_5 : Operation 118 [7/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 118 'readreq' 'empty_33' <Predicate = (cmp28237)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 119 [6/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 119 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [5/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 120 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 121 [4/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 121 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [3/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 122 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 123 [2/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 123 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 124 [1/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 124 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 125 [1/1] (1.58ns)   --->   "%br_ln33 = br void" [fcc_combined/main.cpp:33]   --->   Operation 125 'br' 'br_ln33' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln33, void %.split11, i31 0, void %.lr.ph240" [fcc_combined/main.cpp:33]   --->   Operation 126 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (2.52ns)   --->   "%add_ln33 = add i31 %j, i31 1" [fcc_combined/main.cpp:33]   --->   Operation 127 'add' 'add_ln33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:33]   --->   Operation 128 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 130 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 131 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split11, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:33]   --->   Operation 132 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i31 %j" [fcc_combined/main.cpp:34]   --->   Operation 133 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (2.19ns)   --->   "%add_ln34 = add i20 %mul_ln34, i20 %trunc_ln34" [fcc_combined/main.cpp:34]   --->   Operation 134 'add' 'add_ln34' <Predicate = (!icmp_ln33)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 135 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:34]   --->   Operation 135 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:33]   --->   Operation 136 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i20 %add_ln34" [fcc_combined/main.cpp:34]   --->   Operation 137 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln34_1" [fcc_combined/main.cpp:34]   --->   Operation 138 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 %gmem_addr_1_read, i20 %wbuf_V_addr" [fcc_combined/main.cpp:34]   --->   Operation 139 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge241"   --->   Operation 141 'br' 'br_ln0' <Predicate = (cmp28237)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 7.30>
ST_16 : Operation 143 [7/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 143 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 144 [6/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 144 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 145 [5/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 145 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 146 [4/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 146 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 147 [3/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 147 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 148 [2/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 148 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 149 [1/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 149 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln39 = br void" [fcc_combined/main.cpp:39]   --->   Operation 150 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 23 <SV = 9> <Delay = 2.52>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln39, void %.split9, i31 0, void %.lr.ph235" [fcc_combined/main.cpp:39]   --->   Operation 151 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:39]   --->   Operation 152 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i31 %i_1, i31 %empty" [fcc_combined/main.cpp:39]   --->   Operation 154 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 155 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split9, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:39]   --->   Operation 156 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i31 %i_1" [fcc_combined/main.cpp:40]   --->   Operation 157 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:40]   --->   Operation 158 'read' 'gmem_addr_read' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:39]   --->   Operation 159 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %trunc_ln40" [fcc_combined/main.cpp:40]   --->   Operation 160 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln40" [fcc_combined/main.cpp:40]   --->   Operation 161 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln40 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:40]   --->   Operation 162 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 6.91>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge236"   --->   Operation 164 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:43]   --->   Operation 165 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln32, void %._crit_edge216, void %.lr.ph230" [fcc_combined/main.cpp:55]   --->   Operation 166 'br' 'br_ln55' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %ydim_read" [fcc_combined/main.cpp:55]   --->   Operation 167 'trunc' 'trunc_ln55' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %trunc_ln55" [fcc_combined/main.cpp:55]   --->   Operation 168 'zext' 'zext_ln55' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %xdim_read" [fcc_combined/main.cpp:55]   --->   Operation 169 'zext' 'zext_ln55_1' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 170 [2/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [fcc_combined/main.cpp:55]   --->   Operation 170 'mul' 'mul_ln55' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln32, void %._crit_edge216, void %.lr.ph215" [fcc_combined/main.cpp:44]   --->   Operation 171 'br' 'br_ln44' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %ydim_read" [fcc_combined/main.cpp:44]   --->   Operation 172 'trunc' 'trunc_ln44' <Predicate = (icmp_ln32 & fwprop_read)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln44 = br void" [fcc_combined/main.cpp:44]   --->   Operation 173 'br' 'br_ln44' <Predicate = (icmp_ln32 & fwprop_read)> <Delay = 1.58>

State 27 <SV = 11> <Delay = 6.91>
ST_27 : Operation 174 [1/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [fcc_combined/main.cpp:55]   --->   Operation 174 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 175 [1/1] (1.58ns)   --->   "%br_ln55 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:55]   --->   Operation 175 'br' 'br_ln55' <Predicate = true> <Delay = 1.58>

State 28 <SV = 12> <Delay = 5.72>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph230, i63 %add_ln55_1, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:55]   --->   Operation 176 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph230, i31 %select_ln55_3, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:55]   --->   Operation 177 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.lr.ph230, i32 %add_ln56, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:56]   --->   Operation 178 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (3.49ns)   --->   "%add_ln55_1 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:55]   --->   Operation 179 'add' 'add_ln55_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 180 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (2.78ns)   --->   "%icmp_ln55 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln55" [fcc_combined/main.cpp:55]   --->   Operation 181 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge226.loopexit, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:55]   --->   Operation 182 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (2.52ns)   --->   "%add_ln55 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:55]   --->   Operation 183 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 184 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.69ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i32 0, i32 %j_2" [fcc_combined/main.cpp:55]   --->   Operation 185 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %add_ln55" [fcc_combined/main.cpp:55]   --->   Operation 186 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i31 %i_3" [fcc_combined/main.cpp:55]   --->   Operation 187 'trunc' 'trunc_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.68ns)   --->   "%select_ln55_2 = select i1 %icmp_ln56, i10 %trunc_ln55_1, i10 %trunc_ln55_2" [fcc_combined/main.cpp:55]   --->   Operation 188 'select' 'select_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %select_ln55_2"   --->   Operation 189 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_28 : Operation 190 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 190 'mul' 'mul_ln1118' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 191 [1/1] (0.73ns)   --->   "%select_ln55_3 = select i1 %icmp_ln56, i31 %add_ln55, i31 %i_3" [fcc_combined/main.cpp:55]   --->   Operation 191 'select' 'select_ln55_3' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln55"   --->   Operation 192 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_28 : Operation 193 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %select_ln55, i32 1" [fcc_combined/main.cpp:56]   --->   Operation 193 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 3.25>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i10 %select_ln55_2" [fcc_combined/main.cpp:55]   --->   Operation 194 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 195 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 195 'mul' 'mul_ln1118' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln55_2" [fcc_combined/main.cpp:55]   --->   Operation 196 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 197 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [fcc_combined/main.cpp:55]   --->   Operation 197 'load' 'dy_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_29 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i20 %trunc_ln1118"   --->   Operation 198 'zext' 'zext_ln1118' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 199 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 200 [2/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 200 'load' 'x_load_1' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 30 <SV = 14> <Delay = 4.30>
ST_30 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 201 'mul' 'mul_ln1118' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 202 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [fcc_combined/main.cpp:55]   --->   Operation 202 'load' 'dy_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i16 %dy_load" [fcc_combined/main.cpp:55]   --->   Operation 203 'sext' 'sext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_30 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i20 %mul_ln1118, i20 %trunc_ln1118"   --->   Operation 204 'add' 'add_ln1118' <Predicate = (!icmp_ln55)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 205 [1/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 205 'load' 'x_load_1' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %x_load_1"   --->   Operation 206 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_30 : Operation 207 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln55"   --->   Operation 207 'mul' 'mul_ln1192' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 15> <Delay = 5.35>
ST_31 : Operation 208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i20 %mul_ln1118, i20 %trunc_ln1118"   --->   Operation 208 'add' 'add_ln1118' <Predicate = (!icmp_ln55)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i20 %add_ln1118"   --->   Operation 209 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 210 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 211 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_31 : Operation 212 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i20 %wbuf_V_addr_2"   --->   Operation 212 'load' 'wbuf_V_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_31 : Operation 213 [2/2] (3.25ns)   --->   "%lhs = load i20 %dwbuf_V_addr"   --->   Operation 213 'load' 'lhs' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_31 : Operation 214 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln55"   --->   Operation 214 'mul' 'mul_ln1192' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 16> <Delay = 5.40>
ST_32 : Operation 215 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i20 %wbuf_V_addr_2"   --->   Operation 215 'load' 'wbuf_V_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %wbuf_V_load"   --->   Operation 216 'sext' 'sext_ln1118' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_32 : Operation 217 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln55"   --->   Operation 217 'mul' 'mul_ln1115' <Predicate = (!icmp_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 218 [1/2] (3.25ns)   --->   "%lhs = load i20 %dwbuf_V_addr"   --->   Operation 218 'load' 'lhs' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 219 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_32 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln55"   --->   Operation 220 'mul' 'mul_ln1192' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 221 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 221 'add' 'ret_V_1' <Predicate = (!icmp_ln55)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 17> <Delay = 5.35>
ST_33 : Operation 222 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln55"   --->   Operation 222 'mul' 'mul_ln1115' <Predicate = (!icmp_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 223 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 223 'add' 'ret_V_1' <Predicate = (!icmp_ln55)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 224 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_33 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i20 %dwbuf_V_addr"   --->   Operation 225 'store' 'store_ln708' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>

State 34 <SV = 18> <Delay = 2.15>
ST_34 : Operation 226 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln55"   --->   Operation 226 'mul' 'mul_ln1115' <Predicate = (!icmp_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 19> <Delay = 3.25>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_4_VITIS_LOOP_56_5_str"   --->   Operation 227 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 228 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [fcc_combined/main.cpp:56]   --->   Operation 229 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 230 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln55"   --->   Operation 230 'mul' 'mul_ln1115' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %mul_ln1115, i32 7, i32 22"   --->   Operation 231 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 232 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:57]   --->   Operation 232 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 %trunc_ln708_1, i10 %dx_addr" [fcc_combined/main.cpp:57]   --->   Operation 233 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 36 <SV = 13> <Delay = 1.58>
ST_36 : Operation 235 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 235 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 37 <SV = 14> <Delay = 3.25>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln63, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:63]   --->   Operation 236 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 237 [1/1] (2.52ns)   --->   "%add_ln63 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:63]   --->   Operation 237 'add' 'add_ln63' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 238 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i31 %i_4, i31 %trunc_ln55" [fcc_combined/main.cpp:63]   --->   Operation 239 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 240 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 240 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge216.loopexit" [fcc_combined/main.cpp:63]   --->   Operation 241 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_4"   --->   Operation 242 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 243 'zext' 'zext_ln703' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 244 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 245 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 245 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 246 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 247 [2/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr_1"   --->   Operation 247 'load' 'dy_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 38 <SV = 15> <Delay = 5.33>
ST_38 : Operation 248 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 248 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 249 [1/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr_1"   --->   Operation 249 'load' 'dy_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 250 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load_1, i16 %dbbuf_V_load"   --->   Operation 250 'add' 'add_ln703' <Predicate = (!icmp_ln63)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 3.25>
ST_39 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:63]   --->   Operation 251 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_39 : Operation 252 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 252 'store' 'store_ln703' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 253 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 40 <SV = 15> <Delay = 0.00>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge216"   --->   Operation 254 'br' 'br_ln0' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [fcc_combined/main.cpp:69]   --->   Operation 255 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>

State 41 <SV = 11> <Delay = 2.52>
ST_41 : Operation 256 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln44, void %._crit_edge.loopexit, i31 0, void %.lr.ph215" [fcc_combined/main.cpp:44]   --->   Operation 256 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 257 [1/1] (2.52ns)   --->   "%add_ln44 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:44]   --->   Operation 257 'add' 'add_ln44' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln44 = icmp_eq  i31 %i_2, i31 %trunc_ln44" [fcc_combined/main.cpp:44]   --->   Operation 258 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 259 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split, void %._crit_edge216.loopexit29" [fcc_combined/main.cpp:44]   --->   Operation 260 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %i_2" [fcc_combined/main.cpp:46]   --->   Operation 261 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i10 %trunc_ln46"   --->   Operation 262 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_41 : Operation 263 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 263 'mul' 'mul_ln1116' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge216"   --->   Operation 264 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 42 <SV = 12> <Delay = 2.15>
ST_42 : Operation 265 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 265 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 13> <Delay = 3.25>
ST_43 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %trunc_ln46" [fcc_combined/main.cpp:46]   --->   Operation 266 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 267 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 267 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln46" [fcc_combined/main.cpp:46]   --->   Operation 268 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 269 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:46]   --->   Operation 269 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 270 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln46" [fcc_combined/main.cpp:46]   --->   Operation 270 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>

State 44 <SV = 14> <Delay = 3.25>
ST_44 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fcc_combined/main.cpp:44]   --->   Operation 271 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 272 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 272 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 273 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:46]   --->   Operation 273 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_44 : Operation 274 [1/1] (1.58ns)   --->   "%br_ln48 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:48]   --->   Operation 274 'br' 'br_ln48' <Predicate = true> <Delay = 1.58>

State 45 <SV = 15> <Delay = 5.44>
ST_45 : Operation 275 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.split, i32 %add_ln48, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:48]   --->   Operation 275 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 276 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %j_1, i32 1" [fcc_combined/main.cpp:48]   --->   Operation 276 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 277 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %j_1, i32 %xdim_read" [fcc_combined/main.cpp:48]   --->   Operation 277 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:48]   --->   Operation 278 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %j_1"   --->   Operation 279 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i20 %trunc_ln1116"   --->   Operation 280 'zext' 'zext_ln1116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 281 [1/1] (2.19ns)   --->   "%add_ln1116 = add i20 %mul_ln1116, i20 %trunc_ln1116"   --->   Operation 281 'add' 'add_ln1116' <Predicate = (!icmp_ln48)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i20 %add_ln1116"   --->   Operation 282 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 283 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 283 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 284 [2/2] (3.25ns)   --->   "%r_V = load i20 %wbuf_V_addr_1"   --->   Operation 284 'load' 'r_V' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_45 : Operation 285 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 285 'getelementptr' 'x_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 286 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 286 'load' 'x_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 46 <SV = 16> <Delay = 4.30>
ST_46 : Operation 287 [1/2] (3.25ns)   --->   "%r_V = load i20 %wbuf_V_addr_1"   --->   Operation 287 'load' 'r_V' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_46 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 288 'sext' 'sext_ln727' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 289 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 289 'load' 'x_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load"   --->   Operation 290 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 291 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 291 'mul' 'mul_ln727' <Predicate = (!icmp_ln48)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 17> <Delay = 1.05>
ST_47 : Operation 292 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 292 'mul' 'mul_ln727' <Predicate = (!icmp_ln48)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 18> <Delay = 2.10>
ST_48 : Operation 293 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split, i16 %trunc_ln9, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:46]   --->   Operation 293 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 294 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 294 'mul' 'mul_ln727' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 295 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %rhs, i7 0"   --->   Operation 295 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_48 : Operation 296 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 296 'add' 'ret_V' <Predicate = (!icmp_ln48)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 19> <Delay = 4.20>
ST_49 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %rhs, i10 %y_addr" [fcc_combined/main.cpp:49]   --->   Operation 297 'store' 'store_ln49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 298 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:48]   --->   Operation 299 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_49 : Operation 300 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 300 'add' 'ret_V' <Predicate = (!icmp_ln48)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 301 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_49 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 302 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 50 <SV = 20> <Delay = 0.00>
ST_50 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 303 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdim' [44]  (1 ns)
	'icmp' operation ('cmp28237') [54]  (2.47 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:32) with incoming values : ('add_ln32', fcc_combined/main.cpp:32) [59]  (0 ns)
	'mul' operation ('empty_31', fcc_combined/main.cpp:32) [69]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_31', fcc_combined/main.cpp:32) [69]  (6.91 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_32', fcc_combined/main.cpp:32) [71]  (2.55 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', fcc_combined/main.cpp:33) [76]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:33) [77]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:33) [77]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:33) [77]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:33) [77]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:33) [77]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:33) [77]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:33) [77]  (7.3 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:33) with incoming values : ('add_ln33', fcc_combined/main.cpp:33) [80]  (0 ns)
	'add' operation ('add_ln33', fcc_combined/main.cpp:33) [81]  (2.52 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:34) [93]  (7.3 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', fcc_combined/main.cpp:34) [92]  (0 ns)
	'store' operation ('store_ln34', fcc_combined/main.cpp:34) of variable 'gmem_addr_1_read', fcc_combined/main.cpp:34 on array 'wbuf.V', fcc_combined/main.cpp:25 [94]  (3.25 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [104]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [104]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [104]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [104]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [104]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [104]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [104]  (7.3 ns)

 <State 23>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:39) with incoming values : ('add_ln39', fcc_combined/main.cpp:39) [107]  (0 ns)
	'add' operation ('add_ln39', fcc_combined/main.cpp:39) [108]  (2.52 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:40) [118]  (7.3 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', fcc_combined/main.cpp:40) [117]  (0 ns)
	'store' operation ('store_ln40', fcc_combined/main.cpp:40) of variable 'gmem_addr_read', fcc_combined/main.cpp:40 on array 'bbuf.V', fcc_combined/main.cpp:26 [119]  (3.25 ns)

 <State 26>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', fcc_combined/main.cpp:55) [131]  (6.91 ns)

 <State 27>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', fcc_combined/main.cpp:55) [131]  (6.91 ns)

 <State 28>: 5.72ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:56) with incoming values : ('add_ln56', fcc_combined/main.cpp:56) [136]  (0 ns)
	'icmp' operation ('icmp_ln56', fcc_combined/main.cpp:56) [144]  (2.47 ns)
	'select' operation ('select_ln55', fcc_combined/main.cpp:55) [145]  (0.698 ns)
	'add' operation ('add_ln56', fcc_combined/main.cpp:56) [179]  (2.55 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dy_addr', fcc_combined/main.cpp:55) [152]  (0 ns)
	'load' operation ('dy_load', fcc_combined/main.cpp:55) on array 'dy' [153]  (3.25 ns)

 <State 30>: 4.3ns
The critical path consists of the following:
	'load' operation ('dy_load', fcc_combined/main.cpp:55) on array 'dy' [153]  (3.25 ns)
	'mul' operation of DSP[176] ('mul_ln1192') [175]  (1.05 ns)

 <State 31>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[160] ('add_ln1118') [160]  (2.1 ns)
	'getelementptr' operation ('wbuf_V_addr_2') [162]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:25 [164]  (3.25 ns)

 <State 32>: 5.4ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:25 [164]  (3.25 ns)
	'mul' operation of DSP[166] ('mul_ln1115') [166]  (2.15 ns)

 <State 33>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[176] ('ret.V') [176]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_2' on array 'dwbuf.V', fcc_combined/main.cpp:28 [178]  (3.25 ns)

 <State 34>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[166] ('mul_ln1115') [166]  (2.15 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[166] ('mul_ln1115') [166]  (0 ns)
	'store' operation ('store_ln57', fcc_combined/main.cpp:57) of variable 'trunc_ln708_1' on array 'dx' [169]  (3.25 ns)

 <State 36>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:63) with incoming values : ('add_ln63', fcc_combined/main.cpp:63) [184]  (1.59 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:63) with incoming values : ('add_ln63', fcc_combined/main.cpp:63) [184]  (0 ns)
	'getelementptr' operation ('dbbuf_V_addr') [194]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:29 [195]  (3.25 ns)

 <State 38>: 5.33ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:29 [195]  (3.25 ns)
	'add' operation ('add_ln703') [198]  (2.08 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', fcc_combined/main.cpp:29 [199]  (3.25 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:44) with incoming values : ('add_ln44', fcc_combined/main.cpp:44) [209]  (0 ns)
	'add' operation ('add_ln44', fcc_combined/main.cpp:44) [210]  (2.52 ns)

 <State 42>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[219] ('mul_ln1116') [219]  (2.15 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr_1', fcc_combined/main.cpp:46) [220]  (0 ns)
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:46) on array 'bbuf.V', fcc_combined/main.cpp:26 [221]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:46) on array 'bbuf.V', fcc_combined/main.cpp:26 [221]  (3.25 ns)

 <State 45>: 5.45ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:48) with incoming values : ('add_ln48', fcc_combined/main.cpp:48) [226]  (0 ns)
	'add' operation ('add_ln1116') [236]  (2.2 ns)
	'getelementptr' operation ('wbuf_V_addr_1') [238]  (0 ns)
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:25 [239]  (3.25 ns)

 <State 46>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:25 [239]  (3.25 ns)
	'mul' operation of DSP[246] ('mul_ln727') [244]  (1.05 ns)

 <State 47>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[246] ('mul_ln727') [244]  (1.05 ns)

 <State 48>: 2.1ns
The critical path consists of the following:
	'phi' operation ('rhs', fcc_combined/main.cpp:46) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:46) ('trunc_ln9') [225]  (0 ns)
	'add' operation of DSP[246] ('ret.V') [246]  (2.1 ns)

 <State 49>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[246] ('ret.V') [246]  (2.1 ns)
	'phi' operation ('rhs', fcc_combined/main.cpp:46) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:46) ('trunc_ln9') [225]  (0 ns)
	'add' operation of DSP[246] ('ret.V') [246]  (2.1 ns)

 <State 50>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
