// Seed: 2380701271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_4 = 0;
  assign id_2 = id_1;
  assign id_4 = id_3;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    output wand id_3,
    output tri0 id_4,
    output tri id_5,
    input uwire id_6
    , id_11#(
        .id_12(1),
        .id_13(1),
        .id_14(1 != (1))
    ),
    output uwire id_7,
    input wand id_8,
    input supply0 id_9
);
  struct packed {
    logic id_15;
    id_16 id_17  = 1 ** 1;
    logic id_18;
    logic id_19;
  } id_20;
  ;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20,
      id_17
  );
endmodule
