# FPGA-Vertex-6-GTx-Interface
Serial communication between two Vertex 6 FPGA using vertex 6 GTx IP core. Simulation is done in Xilinx ISE 14.1 simualtor. Output waveforms are in the steps folder.

To Run
First change the directory to /vertex6_gtx_tx_component/simulation/functional/
Then in Xilinx ISE Cmd 
./simulate_isim.sh




Open an issue on this repository if you face any difficulty.
