<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_lsq_ent</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_lsq_ent'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_lsq_ent')">kv_lsq_ent</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.90</td>
<td class="s9 cl rt"><a href="mod1602.html#Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#Toggle" > 69.55</a></td>
<td class="s10 cl rt"><a href="mod1602.html#FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1602.html#inst_tag_82798"  onclick="showContent('inst_tag_82798')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[1].u_lsq_ent</a></td>
<td class="s9 cl rt"> 91.84</td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82798_Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82798_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#inst_tag_82798_Toggle" > 69.27</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82798_FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82798_Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1602.html#inst_tag_82799"  onclick="showContent('inst_tag_82799')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[2].u_lsq_ent</a></td>
<td class="s9 cl rt"> 91.84</td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82799_Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82799_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#inst_tag_82799_Toggle" > 69.27</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82799_FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82799_Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1602.html#inst_tag_82797"  onclick="showContent('inst_tag_82797')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[0].u_lsq_ent</a></td>
<td class="s9 cl rt"> 91.90</td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82797_Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82797_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#inst_tag_82797_Toggle" > 69.55</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82797_FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82797_Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1602.html#inst_tag_82800"  onclick="showContent('inst_tag_82800')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[3].u_lsq_ent</a></td>
<td class="s9 cl rt"> 91.90</td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82800_Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82800_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#inst_tag_82800_Toggle" > 69.55</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82800_FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82800_Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_82798'>
<hr>
<a name="inst_tag_82798"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_82798" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[1].u_lsq_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.84</td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82798_Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82798_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#inst_tag_82798_Toggle" > 69.27</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82798_FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82798_Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.84</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.83</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.81</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s7 cl rt"> 77.50</td>
<td class="s6 cl rt"> 66.59</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td><a href="mod3009.html#inst_tag_232231" >u_lsq</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_82799'>
<hr>
<a name="inst_tag_82799"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_82799" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[2].u_lsq_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.84</td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82799_Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82799_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#inst_tag_82799_Toggle" > 69.27</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82799_FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82799_Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.84</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.27</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.83</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.81</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s7 cl rt"> 77.50</td>
<td class="s6 cl rt"> 66.59</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td><a href="mod3009.html#inst_tag_232231" >u_lsq</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_82797'>
<hr>
<a name="inst_tag_82797"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_82797" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[0].u_lsq_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.90</td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82797_Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82797_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#inst_tag_82797_Toggle" > 69.55</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82797_FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82797_Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.90</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.83</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.81</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s7 cl rt"> 77.50</td>
<td class="s6 cl rt"> 66.59</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td><a href="mod3009.html#inst_tag_232231" >u_lsq</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_82800'>
<hr>
<a name="inst_tag_82800"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_82800" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[3].u_lsq_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.90</td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82800_Line" > 94.12</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82800_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1602.html#inst_tag_82800_Toggle" > 69.55</a></td>
<td class="s10 cl rt"><a href="mod1602.html#inst_tag_82800_FSM" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1602.html#inst_tag_82800_Branch" > 95.83</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.90</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.83</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.81</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s7 cl rt"> 77.50</td>
<td class="s6 cl rt"> 66.59</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td><a href="mod3009.html#inst_tag_232231" >u_lsq</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_lsq_ent'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1602.html" >kv_lsq_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>34</td><td>32</td><td>94.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26604</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26613</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26623</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26629</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26638</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>26644</td><td>16</td><td>14</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
26603                   always @(posedge core_clk or negedge core_reset_n) begin
26604      1/1              if (!core_reset_n) begin
26605      1/1                  s0 &lt;= FSM_RESET;
26606                       end
26607      1/1              else if (s2) begin
26608      1/1                  s0 &lt;= s1;
26609                       end
                        MISSING_ELSE
26610                   end
26611                   
26612                   always @(posedge core_clk) begin
26613      1/1              if (enq_valid) begin
26614      1/1                  base &lt;= enq_addr;
26615      1/1                  func &lt;= enq_func;
26616      1/1                  pc &lt;= enq_pc;
26617      1/1                  ilm &lt;= enq_ilm;
26618      1/1                  dlm &lt;= enq_dlm;
26619                       end
                        MISSING_ELSE
26620                   end
26621                   
26622                   always @(posedge core_clk) begin
26623      1/1              if (s6) begin
26624      1/1                  offset &lt;= s7;
26625                       end
                        MISSING_ELSE
26626                   end
26627                   
26628                   always @(posedge core_clk or negedge core_reset_n) begin
26629      1/1              if (!core_reset_n) begin
26630      1/1                  abort &lt;= 1'b0;
26631                       end
26632      1/1              else if (s9) begin
26633      1/1                  abort &lt;= s10;
26634                       end
                        MISSING_ELSE
26635                   end
26636                   
26637                   always @(posedge core_clk) begin
26638      1/1              if (s14) begin
26639      1/1                  mtype &lt;= s13;
26640                       end
                        MISSING_ELSE
26641                   end
26642                   
26643                   always @* begin
26644      1/1              s1 = {FSM_BITS{1'b0}};
26645      1/1              case (1'b1)
26646                           s0[B_INVALID]: begin
26647      1/1                      s1[B_SPECULATIVE] = 1'b1;
26648      1/1                      s2 = enq_valid;
26649                           end
26650                           s0[B_SPECULATIVE]: begin
26651      1/1                      if (deq_valid) begin
26652      1/1                          s1[B_INVALID] = 1'b1;
26653                               end
26654      1/1                      else if (cmt_kill) begin
26655      1/1                          s1[B_KILLED] = 1'b1;
26656                               end
26657                               else begin
26658      1/1                          s1[B_COMMITTED] = 1'b1;
26659                               end
26660      1/1                      s2 = cmt_valid | deq_valid;
26661                           end
26662                           s0[B_COMMITTED]: begin
26663      1/1                      s1[B_INVALID] = 1'b1;
26664      1/1                      s2 = deq_valid;
26665                           end
26666                           s0[B_KILLED]: begin
26667      1/1                      s1[B_INVALID] = 1'b1;
26668      1/1                      s2 = deq_valid;
26669                           end
26670                           default: begin
26671      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
26672      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1602.html" >kv_lsq_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 EXPRESSION (((valid &amp; replay)) ? replay_offset : (req_grant ? req_offset_nx : 3'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 SUB-EXPRESSION (req_grant ? req_offset_nx : 3'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26680
 EXPRESSION (s3 ? 4'b0 : resp_mtype)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1602.html" >kv_lsq_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">358</td>
<td class="rt">249</td>
<td class="rt">69.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">125</td>
<td class="rt">69.83 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">358</td>
<td class="rt">249</td>
<td class="rt">69.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">125</td>
<td class="rt">69.83 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[21:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_ilm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_dlm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay_offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_multi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>deq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_offset_nx[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[22:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ilm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dlm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>committed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>killed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1602.html" >kv_lsq_ent</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED->B_INVALID</td>
<td class="rt">26663</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID->B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED->B_INVALID</td>
<td class="rt">26667</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1602.html" >kv_lsq_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">24</td>
<td class="rt">23</td>
<td class="rt">95.83 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26678</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26680</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26604</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26629</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26638</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">26645</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26678      assign s7 = (valid & replay) ? replay_offset : req_grant ? req_offset_nx : 3'd0;
                                        <font color = "green">-1-</font>                         <font color = "green">-2-</font>   
                                        <font color = "green">==></font>                         <font color = "green">==></font>   
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26680      assign s13 = s3 ? 4'd0 : resp_mtype;
                           <font color = "green">-1-</font>  
                           <font color = "green">==></font>  
                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26604          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26605              s0 <= FSM_RESET;
           <font color = "green">        ==></font>
26606          end
26607          else if (s2) begin
                    <font color = "green">-2-</font>  
26608              s0 <= s1;
           <font color = "green">        ==></font>
26609          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613          if (enq_valid) begin
               <font color = "green">-1-</font>  
26614              base <= enq_addr;
           <font color = "green">        ==></font>
26615              func <= enq_func;
26616              pc <= enq_pc;
26617              ilm <= enq_ilm;
26618              dlm <= enq_dlm;
26619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623          if (s6) begin
               <font color = "green">-1-</font>  
26624              offset <= s7;
           <font color = "green">        ==></font>
26625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26630              abort <= 1'b0;
           <font color = "green">        ==></font>
26631          end
26632          else if (s9) begin
                    <font color = "green">-2-</font>  
26633              abort <= s10;
           <font color = "green">        ==></font>
26634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26638          if (s14) begin
               <font color = "green">-1-</font>  
26639              mtype <= s13;
           <font color = "green">        ==></font>
26640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26645          case (1'b1)
               <font color = "red">-1-</font>  
26646              s0[B_INVALID]: begin
26647                  s1[B_SPECULATIVE] = 1'b1;
           <font color = "green">            ==></font>
26648                  s2 = enq_valid;
26649              end
26650              s0[B_SPECULATIVE]: begin
26651                  if (deq_valid) begin
                       <font color = "green">-2-</font>  
26652                      s1[B_INVALID] = 1'b1;
           <font color = "green">                ==></font>
26653                  end
26654                  else if (cmt_kill) begin
                            <font color = "green">-3-</font>  
26655                      s1[B_KILLED] = 1'b1;
           <font color = "green">                ==></font>
26656                  end
26657                  else begin
26658                      s1[B_COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
26659                  end
26660                  s2 = cmt_valid | deq_valid;
26661              end
26662              s0[B_COMMITTED]: begin
26663                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26664                  s2 = deq_valid;
26665              end
26666              s0[B_KILLED]: begin
26667                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26668                  s2 = deq_valid;
26669              end
26670              default: begin
26671                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[B_INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_82798'>
<a name="inst_tag_82798_Line"></a>
<b>Line Coverage for Instance : <a href="mod1602.html#inst_tag_82798" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[1].u_lsq_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>34</td><td>32</td><td>94.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26604</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26613</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26623</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26629</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26638</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>26644</td><td>16</td><td>14</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
26603                   always @(posedge core_clk or negedge core_reset_n) begin
26604      1/1              if (!core_reset_n) begin
26605      1/1                  s0 &lt;= FSM_RESET;
26606                       end
26607      1/1              else if (s2) begin
26608      1/1                  s0 &lt;= s1;
26609                       end
                        MISSING_ELSE
26610                   end
26611                   
26612                   always @(posedge core_clk) begin
26613      1/1              if (enq_valid) begin
26614      1/1                  base &lt;= enq_addr;
26615      1/1                  func &lt;= enq_func;
26616      1/1                  pc &lt;= enq_pc;
26617      1/1                  ilm &lt;= enq_ilm;
26618      1/1                  dlm &lt;= enq_dlm;
26619                       end
                        MISSING_ELSE
26620                   end
26621                   
26622                   always @(posedge core_clk) begin
26623      1/1              if (s6) begin
26624      1/1                  offset &lt;= s7;
26625                       end
                        MISSING_ELSE
26626                   end
26627                   
26628                   always @(posedge core_clk or negedge core_reset_n) begin
26629      1/1              if (!core_reset_n) begin
26630      1/1                  abort &lt;= 1'b0;
26631                       end
26632      1/1              else if (s9) begin
26633      1/1                  abort &lt;= s10;
26634                       end
                        MISSING_ELSE
26635                   end
26636                   
26637                   always @(posedge core_clk) begin
26638      1/1              if (s14) begin
26639      1/1                  mtype &lt;= s13;
26640                       end
                        MISSING_ELSE
26641                   end
26642                   
26643                   always @* begin
26644      1/1              s1 = {FSM_BITS{1'b0}};
26645      1/1              case (1'b1)
26646                           s0[B_INVALID]: begin
26647      1/1                      s1[B_SPECULATIVE] = 1'b1;
26648      1/1                      s2 = enq_valid;
26649                           end
26650                           s0[B_SPECULATIVE]: begin
26651      1/1                      if (deq_valid) begin
26652      1/1                          s1[B_INVALID] = 1'b1;
26653                               end
26654      1/1                      else if (cmt_kill) begin
26655      1/1                          s1[B_KILLED] = 1'b1;
26656                               end
26657                               else begin
26658      1/1                          s1[B_COMMITTED] = 1'b1;
26659                               end
26660      1/1                      s2 = cmt_valid | deq_valid;
26661                           end
26662                           s0[B_COMMITTED]: begin
26663      1/1                      s1[B_INVALID] = 1'b1;
26664      1/1                      s2 = deq_valid;
26665                           end
26666                           s0[B_KILLED]: begin
26667      1/1                      s1[B_INVALID] = 1'b1;
26668      1/1                      s2 = deq_valid;
26669                           end
26670                           default: begin
26671      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
26672      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_82798_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1602.html#inst_tag_82798" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[1].u_lsq_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 EXPRESSION (((valid &amp; replay)) ? replay_offset : (req_grant ? req_offset_nx : 3'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 SUB-EXPRESSION (req_grant ? req_offset_nx : 3'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26680
 EXPRESSION (s3 ? 4'b0 : resp_mtype)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_82798_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1602.html#inst_tag_82798" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[1].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">358</td>
<td class="rt">248</td>
<td class="rt">69.27 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">358</td>
<td class="rt">248</td>
<td class="rt">69.27 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[21:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_ilm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_dlm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay_offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_multi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>deq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_offset_nx[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[22:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ilm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dlm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>committed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>killed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_82798_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1602.html#inst_tag_82798" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[1].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED->B_INVALID</td>
<td class="rt">26663</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID->B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED->B_INVALID</td>
<td class="rt">26667</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_82798_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1602.html#inst_tag_82798" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[1].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">24</td>
<td class="rt">23</td>
<td class="rt">95.83 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26678</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26680</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26604</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26629</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26638</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">26645</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26678      assign s7 = (valid & replay) ? replay_offset : req_grant ? req_offset_nx : 3'd0;
                                        <font color = "green">-1-</font>                         <font color = "green">-2-</font>   
                                        <font color = "green">==></font>                         <font color = "green">==></font>   
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26680      assign s13 = s3 ? 4'd0 : resp_mtype;
                           <font color = "green">-1-</font>  
                           <font color = "green">==></font>  
                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26604          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26605              s0 <= FSM_RESET;
           <font color = "green">        ==></font>
26606          end
26607          else if (s2) begin
                    <font color = "green">-2-</font>  
26608              s0 <= s1;
           <font color = "green">        ==></font>
26609          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613          if (enq_valid) begin
               <font color = "green">-1-</font>  
26614              base <= enq_addr;
           <font color = "green">        ==></font>
26615              func <= enq_func;
26616              pc <= enq_pc;
26617              ilm <= enq_ilm;
26618              dlm <= enq_dlm;
26619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623          if (s6) begin
               <font color = "green">-1-</font>  
26624              offset <= s7;
           <font color = "green">        ==></font>
26625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26630              abort <= 1'b0;
           <font color = "green">        ==></font>
26631          end
26632          else if (s9) begin
                    <font color = "green">-2-</font>  
26633              abort <= s10;
           <font color = "green">        ==></font>
26634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26638          if (s14) begin
               <font color = "green">-1-</font>  
26639              mtype <= s13;
           <font color = "green">        ==></font>
26640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26645          case (1'b1)
               <font color = "red">-1-</font>  
26646              s0[B_INVALID]: begin
26647                  s1[B_SPECULATIVE] = 1'b1;
           <font color = "green">            ==></font>
26648                  s2 = enq_valid;
26649              end
26650              s0[B_SPECULATIVE]: begin
26651                  if (deq_valid) begin
                       <font color = "green">-2-</font>  
26652                      s1[B_INVALID] = 1'b1;
           <font color = "green">                ==></font>
26653                  end
26654                  else if (cmt_kill) begin
                            <font color = "green">-3-</font>  
26655                      s1[B_KILLED] = 1'b1;
           <font color = "green">                ==></font>
26656                  end
26657                  else begin
26658                      s1[B_COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
26659                  end
26660                  s2 = cmt_valid | deq_valid;
26661              end
26662              s0[B_COMMITTED]: begin
26663                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26664                  s2 = deq_valid;
26665              end
26666              s0[B_KILLED]: begin
26667                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26668                  s2 = deq_valid;
26669              end
26670              default: begin
26671                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[B_INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_82799'>
<a name="inst_tag_82799_Line"></a>
<b>Line Coverage for Instance : <a href="mod1602.html#inst_tag_82799" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[2].u_lsq_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>34</td><td>32</td><td>94.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26604</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26613</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26623</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26629</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26638</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>26644</td><td>16</td><td>14</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
26603                   always @(posedge core_clk or negedge core_reset_n) begin
26604      1/1              if (!core_reset_n) begin
26605      1/1                  s0 &lt;= FSM_RESET;
26606                       end
26607      1/1              else if (s2) begin
26608      1/1                  s0 &lt;= s1;
26609                       end
                        MISSING_ELSE
26610                   end
26611                   
26612                   always @(posedge core_clk) begin
26613      1/1              if (enq_valid) begin
26614      1/1                  base &lt;= enq_addr;
26615      1/1                  func &lt;= enq_func;
26616      1/1                  pc &lt;= enq_pc;
26617      1/1                  ilm &lt;= enq_ilm;
26618      1/1                  dlm &lt;= enq_dlm;
26619                       end
                        MISSING_ELSE
26620                   end
26621                   
26622                   always @(posedge core_clk) begin
26623      1/1              if (s6) begin
26624      1/1                  offset &lt;= s7;
26625                       end
                        MISSING_ELSE
26626                   end
26627                   
26628                   always @(posedge core_clk or negedge core_reset_n) begin
26629      1/1              if (!core_reset_n) begin
26630      1/1                  abort &lt;= 1'b0;
26631                       end
26632      1/1              else if (s9) begin
26633      1/1                  abort &lt;= s10;
26634                       end
                        MISSING_ELSE
26635                   end
26636                   
26637                   always @(posedge core_clk) begin
26638      1/1              if (s14) begin
26639      1/1                  mtype &lt;= s13;
26640                       end
                        MISSING_ELSE
26641                   end
26642                   
26643                   always @* begin
26644      1/1              s1 = {FSM_BITS{1'b0}};
26645      1/1              case (1'b1)
26646                           s0[B_INVALID]: begin
26647      1/1                      s1[B_SPECULATIVE] = 1'b1;
26648      1/1                      s2 = enq_valid;
26649                           end
26650                           s0[B_SPECULATIVE]: begin
26651      1/1                      if (deq_valid) begin
26652      1/1                          s1[B_INVALID] = 1'b1;
26653                               end
26654      1/1                      else if (cmt_kill) begin
26655      1/1                          s1[B_KILLED] = 1'b1;
26656                               end
26657                               else begin
26658      1/1                          s1[B_COMMITTED] = 1'b1;
26659                               end
26660      1/1                      s2 = cmt_valid | deq_valid;
26661                           end
26662                           s0[B_COMMITTED]: begin
26663      1/1                      s1[B_INVALID] = 1'b1;
26664      1/1                      s2 = deq_valid;
26665                           end
26666                           s0[B_KILLED]: begin
26667      1/1                      s1[B_INVALID] = 1'b1;
26668      1/1                      s2 = deq_valid;
26669                           end
26670                           default: begin
26671      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
26672      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_82799_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1602.html#inst_tag_82799" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[2].u_lsq_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 EXPRESSION (((valid &amp; replay)) ? replay_offset : (req_grant ? req_offset_nx : 3'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 SUB-EXPRESSION (req_grant ? req_offset_nx : 3'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26680
 EXPRESSION (s3 ? 4'b0 : resp_mtype)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_82799_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1602.html#inst_tag_82799" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[2].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">358</td>
<td class="rt">248</td>
<td class="rt">69.27 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">358</td>
<td class="rt">248</td>
<td class="rt">69.27 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[21:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_ilm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_dlm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay_offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_multi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>deq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_offset_nx[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[22:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ilm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dlm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>committed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>killed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_82799_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1602.html#inst_tag_82799" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[2].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED->B_INVALID</td>
<td class="rt">26663</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID->B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED->B_INVALID</td>
<td class="rt">26667</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_82799_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1602.html#inst_tag_82799" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[2].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">24</td>
<td class="rt">23</td>
<td class="rt">95.83 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26678</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26680</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26604</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26629</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26638</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">26645</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26678      assign s7 = (valid & replay) ? replay_offset : req_grant ? req_offset_nx : 3'd0;
                                        <font color = "green">-1-</font>                         <font color = "green">-2-</font>   
                                        <font color = "green">==></font>                         <font color = "green">==></font>   
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26680      assign s13 = s3 ? 4'd0 : resp_mtype;
                           <font color = "green">-1-</font>  
                           <font color = "green">==></font>  
                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26604          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26605              s0 <= FSM_RESET;
           <font color = "green">        ==></font>
26606          end
26607          else if (s2) begin
                    <font color = "green">-2-</font>  
26608              s0 <= s1;
           <font color = "green">        ==></font>
26609          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613          if (enq_valid) begin
               <font color = "green">-1-</font>  
26614              base <= enq_addr;
           <font color = "green">        ==></font>
26615              func <= enq_func;
26616              pc <= enq_pc;
26617              ilm <= enq_ilm;
26618              dlm <= enq_dlm;
26619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623          if (s6) begin
               <font color = "green">-1-</font>  
26624              offset <= s7;
           <font color = "green">        ==></font>
26625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26630              abort <= 1'b0;
           <font color = "green">        ==></font>
26631          end
26632          else if (s9) begin
                    <font color = "green">-2-</font>  
26633              abort <= s10;
           <font color = "green">        ==></font>
26634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26638          if (s14) begin
               <font color = "green">-1-</font>  
26639              mtype <= s13;
           <font color = "green">        ==></font>
26640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26645          case (1'b1)
               <font color = "red">-1-</font>  
26646              s0[B_INVALID]: begin
26647                  s1[B_SPECULATIVE] = 1'b1;
           <font color = "green">            ==></font>
26648                  s2 = enq_valid;
26649              end
26650              s0[B_SPECULATIVE]: begin
26651                  if (deq_valid) begin
                       <font color = "green">-2-</font>  
26652                      s1[B_INVALID] = 1'b1;
           <font color = "green">                ==></font>
26653                  end
26654                  else if (cmt_kill) begin
                            <font color = "green">-3-</font>  
26655                      s1[B_KILLED] = 1'b1;
           <font color = "green">                ==></font>
26656                  end
26657                  else begin
26658                      s1[B_COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
26659                  end
26660                  s2 = cmt_valid | deq_valid;
26661              end
26662              s0[B_COMMITTED]: begin
26663                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26664                  s2 = deq_valid;
26665              end
26666              s0[B_KILLED]: begin
26667                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26668                  s2 = deq_valid;
26669              end
26670              default: begin
26671                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[B_INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_82797'>
<a name="inst_tag_82797_Line"></a>
<b>Line Coverage for Instance : <a href="mod1602.html#inst_tag_82797" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[0].u_lsq_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>34</td><td>32</td><td>94.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26604</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26613</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26623</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26629</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26638</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>26644</td><td>16</td><td>14</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
26603                   always @(posedge core_clk or negedge core_reset_n) begin
26604      1/1              if (!core_reset_n) begin
26605      1/1                  s0 &lt;= FSM_RESET;
26606                       end
26607      1/1              else if (s2) begin
26608      1/1                  s0 &lt;= s1;
26609                       end
                        MISSING_ELSE
26610                   end
26611                   
26612                   always @(posedge core_clk) begin
26613      1/1              if (enq_valid) begin
26614      1/1                  base &lt;= enq_addr;
26615      1/1                  func &lt;= enq_func;
26616      1/1                  pc &lt;= enq_pc;
26617      1/1                  ilm &lt;= enq_ilm;
26618      1/1                  dlm &lt;= enq_dlm;
26619                       end
                        MISSING_ELSE
26620                   end
26621                   
26622                   always @(posedge core_clk) begin
26623      1/1              if (s6) begin
26624      1/1                  offset &lt;= s7;
26625                       end
                        MISSING_ELSE
26626                   end
26627                   
26628                   always @(posedge core_clk or negedge core_reset_n) begin
26629      1/1              if (!core_reset_n) begin
26630      1/1                  abort &lt;= 1'b0;
26631                       end
26632      1/1              else if (s9) begin
26633      1/1                  abort &lt;= s10;
26634                       end
                        MISSING_ELSE
26635                   end
26636                   
26637                   always @(posedge core_clk) begin
26638      1/1              if (s14) begin
26639      1/1                  mtype &lt;= s13;
26640                       end
                        MISSING_ELSE
26641                   end
26642                   
26643                   always @* begin
26644      1/1              s1 = {FSM_BITS{1'b0}};
26645      1/1              case (1'b1)
26646                           s0[B_INVALID]: begin
26647      1/1                      s1[B_SPECULATIVE] = 1'b1;
26648      1/1                      s2 = enq_valid;
26649                           end
26650                           s0[B_SPECULATIVE]: begin
26651      1/1                      if (deq_valid) begin
26652      1/1                          s1[B_INVALID] = 1'b1;
26653                               end
26654      1/1                      else if (cmt_kill) begin
26655      1/1                          s1[B_KILLED] = 1'b1;
26656                               end
26657                               else begin
26658      1/1                          s1[B_COMMITTED] = 1'b1;
26659                               end
26660      1/1                      s2 = cmt_valid | deq_valid;
26661                           end
26662                           s0[B_COMMITTED]: begin
26663      1/1                      s1[B_INVALID] = 1'b1;
26664      1/1                      s2 = deq_valid;
26665                           end
26666                           s0[B_KILLED]: begin
26667      1/1                      s1[B_INVALID] = 1'b1;
26668      1/1                      s2 = deq_valid;
26669                           end
26670                           default: begin
26671      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
26672      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_82797_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1602.html#inst_tag_82797" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[0].u_lsq_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 EXPRESSION (((valid &amp; replay)) ? replay_offset : (req_grant ? req_offset_nx : 3'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 SUB-EXPRESSION (req_grant ? req_offset_nx : 3'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26680
 EXPRESSION (s3 ? 4'b0 : resp_mtype)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_82797_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1602.html#inst_tag_82797" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[0].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">358</td>
<td class="rt">249</td>
<td class="rt">69.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">125</td>
<td class="rt">69.83 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">358</td>
<td class="rt">249</td>
<td class="rt">69.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">125</td>
<td class="rt">69.83 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[21:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_ilm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_dlm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay_offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_multi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>deq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_offset_nx[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[22:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ilm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dlm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>committed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>killed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_82797_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1602.html#inst_tag_82797" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[0].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED->B_INVALID</td>
<td class="rt">26663</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID->B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED->B_INVALID</td>
<td class="rt">26667</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_82797_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1602.html#inst_tag_82797" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[0].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">24</td>
<td class="rt">23</td>
<td class="rt">95.83 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26678</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26680</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26604</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26629</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26638</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">26645</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26678      assign s7 = (valid & replay) ? replay_offset : req_grant ? req_offset_nx : 3'd0;
                                        <font color = "green">-1-</font>                         <font color = "green">-2-</font>   
                                        <font color = "green">==></font>                         <font color = "green">==></font>   
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26680      assign s13 = s3 ? 4'd0 : resp_mtype;
                           <font color = "green">-1-</font>  
                           <font color = "green">==></font>  
                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26604          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26605              s0 <= FSM_RESET;
           <font color = "green">        ==></font>
26606          end
26607          else if (s2) begin
                    <font color = "green">-2-</font>  
26608              s0 <= s1;
           <font color = "green">        ==></font>
26609          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613          if (enq_valid) begin
               <font color = "green">-1-</font>  
26614              base <= enq_addr;
           <font color = "green">        ==></font>
26615              func <= enq_func;
26616              pc <= enq_pc;
26617              ilm <= enq_ilm;
26618              dlm <= enq_dlm;
26619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623          if (s6) begin
               <font color = "green">-1-</font>  
26624              offset <= s7;
           <font color = "green">        ==></font>
26625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26630              abort <= 1'b0;
           <font color = "green">        ==></font>
26631          end
26632          else if (s9) begin
                    <font color = "green">-2-</font>  
26633              abort <= s10;
           <font color = "green">        ==></font>
26634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26638          if (s14) begin
               <font color = "green">-1-</font>  
26639              mtype <= s13;
           <font color = "green">        ==></font>
26640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26645          case (1'b1)
               <font color = "red">-1-</font>  
26646              s0[B_INVALID]: begin
26647                  s1[B_SPECULATIVE] = 1'b1;
           <font color = "green">            ==></font>
26648                  s2 = enq_valid;
26649              end
26650              s0[B_SPECULATIVE]: begin
26651                  if (deq_valid) begin
                       <font color = "green">-2-</font>  
26652                      s1[B_INVALID] = 1'b1;
           <font color = "green">                ==></font>
26653                  end
26654                  else if (cmt_kill) begin
                            <font color = "green">-3-</font>  
26655                      s1[B_KILLED] = 1'b1;
           <font color = "green">                ==></font>
26656                  end
26657                  else begin
26658                      s1[B_COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
26659                  end
26660                  s2 = cmt_valid | deq_valid;
26661              end
26662              s0[B_COMMITTED]: begin
26663                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26664                  s2 = deq_valid;
26665              end
26666              s0[B_KILLED]: begin
26667                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26668                  s2 = deq_valid;
26669              end
26670              default: begin
26671                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[B_INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_82800'>
<a name="inst_tag_82800_Line"></a>
<b>Line Coverage for Instance : <a href="mod1602.html#inst_tag_82800" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[3].u_lsq_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>34</td><td>32</td><td>94.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26604</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26613</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26623</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26629</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26638</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>26644</td><td>16</td><td>14</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
26603                   always @(posedge core_clk or negedge core_reset_n) begin
26604      1/1              if (!core_reset_n) begin
26605      1/1                  s0 &lt;= FSM_RESET;
26606                       end
26607      1/1              else if (s2) begin
26608      1/1                  s0 &lt;= s1;
26609                       end
                        MISSING_ELSE
26610                   end
26611                   
26612                   always @(posedge core_clk) begin
26613      1/1              if (enq_valid) begin
26614      1/1                  base &lt;= enq_addr;
26615      1/1                  func &lt;= enq_func;
26616      1/1                  pc &lt;= enq_pc;
26617      1/1                  ilm &lt;= enq_ilm;
26618      1/1                  dlm &lt;= enq_dlm;
26619                       end
                        MISSING_ELSE
26620                   end
26621                   
26622                   always @(posedge core_clk) begin
26623      1/1              if (s6) begin
26624      1/1                  offset &lt;= s7;
26625                       end
                        MISSING_ELSE
26626                   end
26627                   
26628                   always @(posedge core_clk or negedge core_reset_n) begin
26629      1/1              if (!core_reset_n) begin
26630      1/1                  abort &lt;= 1'b0;
26631                       end
26632      1/1              else if (s9) begin
26633      1/1                  abort &lt;= s10;
26634                       end
                        MISSING_ELSE
26635                   end
26636                   
26637                   always @(posedge core_clk) begin
26638      1/1              if (s14) begin
26639      1/1                  mtype &lt;= s13;
26640                       end
                        MISSING_ELSE
26641                   end
26642                   
26643                   always @* begin
26644      1/1              s1 = {FSM_BITS{1'b0}};
26645      1/1              case (1'b1)
26646                           s0[B_INVALID]: begin
26647      1/1                      s1[B_SPECULATIVE] = 1'b1;
26648      1/1                      s2 = enq_valid;
26649                           end
26650                           s0[B_SPECULATIVE]: begin
26651      1/1                      if (deq_valid) begin
26652      1/1                          s1[B_INVALID] = 1'b1;
26653                               end
26654      1/1                      else if (cmt_kill) begin
26655      1/1                          s1[B_KILLED] = 1'b1;
26656                               end
26657                               else begin
26658      1/1                          s1[B_COMMITTED] = 1'b1;
26659                               end
26660      1/1                      s2 = cmt_valid | deq_valid;
26661                           end
26662                           s0[B_COMMITTED]: begin
26663      1/1                      s1[B_INVALID] = 1'b1;
26664      1/1                      s2 = deq_valid;
26665                           end
26666                           s0[B_KILLED]: begin
26667      1/1                      s1[B_INVALID] = 1'b1;
26668      1/1                      s2 = deq_valid;
26669                           end
26670                           default: begin
26671      <font color = "red">0/1     ==>              s1 = {FSM_BITS{1'b0}};</font>
26672      <font color = "red">0/1     ==>              s2 = 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_82800_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1602.html#inst_tag_82800" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[3].u_lsq_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 EXPRESSION (((valid &amp; replay)) ? replay_offset : (req_grant ? req_offset_nx : 3'b0))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26678
 SUB-EXPRESSION (req_grant ? req_offset_nx : 3'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26680
 EXPRESSION (s3 ? 4'b0 : resp_mtype)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_82800_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1602.html#inst_tag_82800" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[3].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">358</td>
<td class="rt">249</td>
<td class="rt">69.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">125</td>
<td class="rt">69.83 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">16</td>
<td class="rt">51.61 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">358</td>
<td class="rt">249</td>
<td class="rt">69.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">179</td>
<td class="rt">125</td>
<td class="rt">69.83 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">179</td>
<td class="rt">124</td>
<td class="rt">69.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[21:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_ilm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_dlm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>replay_offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_multi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resp_mtype[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>deq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>req_offset_nx[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>base[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[22:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ilm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dlm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>committed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>killed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mtype[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_82800_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1602.html#inst_tag_82800" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[3].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s0</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s0</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>B_COMMITTED->B_INVALID</td>
<td class="rt">26663</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_INVALID->B_SPECULATIVE</td>
<td class="rt">26647</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_KILLED->B_INVALID</td>
<td class="rt">26667</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_COMMITTED</td>
<td class="rt">26658</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_INVALID</td>
<td class="rt">26652</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>B_SPECULATIVE->B_KILLED</td>
<td class="rt">26655</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_82800_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1602.html#inst_tag_82800" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsq.gen_ent[3].u_lsq_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">24</td>
<td class="rt">23</td>
<td class="rt">95.83 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26678</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">26680</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26604</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26613</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26623</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26629</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26638</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">26645</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26678      assign s7 = (valid & replay) ? replay_offset : req_grant ? req_offset_nx : 3'd0;
                                        <font color = "green">-1-</font>                         <font color = "green">-2-</font>   
                                        <font color = "green">==></font>                         <font color = "green">==></font>   
                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26680      assign s13 = s3 ? 4'd0 : resp_mtype;
                           <font color = "green">-1-</font>  
                           <font color = "green">==></font>  
                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26604          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26605              s0 <= FSM_RESET;
           <font color = "green">        ==></font>
26606          end
26607          else if (s2) begin
                    <font color = "green">-2-</font>  
26608              s0 <= s1;
           <font color = "green">        ==></font>
26609          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26613          if (enq_valid) begin
               <font color = "green">-1-</font>  
26614              base <= enq_addr;
           <font color = "green">        ==></font>
26615              func <= enq_func;
26616              pc <= enq_pc;
26617              ilm <= enq_ilm;
26618              dlm <= enq_dlm;
26619          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26623          if (s6) begin
               <font color = "green">-1-</font>  
26624              offset <= s7;
           <font color = "green">        ==></font>
26625          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26629          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26630              abort <= 1'b0;
           <font color = "green">        ==></font>
26631          end
26632          else if (s9) begin
                    <font color = "green">-2-</font>  
26633              abort <= s10;
           <font color = "green">        ==></font>
26634          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26638          if (s14) begin
               <font color = "green">-1-</font>  
26639              mtype <= s13;
           <font color = "green">        ==></font>
26640          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26645          case (1'b1)
               <font color = "red">-1-</font>  
26646              s0[B_INVALID]: begin
26647                  s1[B_SPECULATIVE] = 1'b1;
           <font color = "green">            ==></font>
26648                  s2 = enq_valid;
26649              end
26650              s0[B_SPECULATIVE]: begin
26651                  if (deq_valid) begin
                       <font color = "green">-2-</font>  
26652                      s1[B_INVALID] = 1'b1;
           <font color = "green">                ==></font>
26653                  end
26654                  else if (cmt_kill) begin
                            <font color = "green">-3-</font>  
26655                      s1[B_KILLED] = 1'b1;
           <font color = "green">                ==></font>
26656                  end
26657                  else begin
26658                      s1[B_COMMITTED] = 1'b1;
           <font color = "green">                ==></font>
26659                  end
26660                  s2 = cmt_valid | deq_valid;
26661              end
26662              s0[B_COMMITTED]: begin
26663                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26664                  s2 = deq_valid;
26665              end
26666              s0[B_KILLED]: begin
26667                  s1[B_INVALID] = 1'b1;
           <font color = "green">            ==></font>
26668                  s2 = deq_valid;
26669              end
26670              default: begin
26671                  s1 = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s0[B_INVALID] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_SPECULATIVE] </td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s0[B_KILLED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_82797">
    <li>
      <a href="#inst_tag_82797_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_82797_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_82797_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_82797_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_82797_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_82798">
    <li>
      <a href="#inst_tag_82798_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_82798_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_82798_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_82798_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_82798_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_82799">
    <li>
      <a href="#inst_tag_82799_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_82799_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_82799_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_82799_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_82799_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_82800">
    <li>
      <a href="#inst_tag_82800_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_82800_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_82800_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_82800_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_82800_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_lsq_ent">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
