0: data (?, 512, 512, 3)
1: bn_data (?, 512, 512, 3)
2: zero_padding2d_1 (?, 518, 518, 3)
3: conv0 (?, 256, 256, 64)
4: bn0 (?, 256, 256, 64)
5: relu0 (?, 256, 256, 64)
6: zero_padding2d_2 (?, 258, 258, 64)
7: pooling0 (?, 128, 128, 64)
8: stage1_unit1_bn1 (?, 128, 128, 64)
9: stage1_unit1_relu1 (?, 128, 128, 64)
10: stage1_unit1_conv1 (?, 128, 128, 64)
11: stage1_unit1_bn2 (?, 128, 128, 64)
12: stage1_unit1_relu2 (?, 128, 128, 64)
13: zero_padding2d_3 (?, 130, 130, 64)
14: stage1_unit1_conv2 (?, 128, 128, 64)
15: stage1_unit1_bn3 (?, 128, 128, 64)
16: stage1_unit1_relu3 (?, 128, 128, 64)
17: stage1_unit1_conv3 (?, 128, 128, 256)
18: stage1_unit1_sc (?, 128, 128, 256)
19: add_1 (?, 128, 128, 256)
20: stage1_unit2_bn1 (?, 128, 128, 256)
21: stage1_unit2_relu1 (?, 128, 128, 256)
22: stage1_unit2_conv1 (?, 128, 128, 64)
23: stage1_unit2_bn2 (?, 128, 128, 64)
24: stage1_unit2_relu2 (?, 128, 128, 64)
25: zero_padding2d_4 (?, 130, 130, 64)
26: stage1_unit2_conv2 (?, 128, 128, 64)
27: stage1_unit2_bn3 (?, 128, 128, 64)
28: stage1_unit2_relu3 (?, 128, 128, 64)
29: stage1_unit2_conv3 (?, 128, 128, 256)
30: add_2 (?, 128, 128, 256)
31: stage1_unit3_bn1 (?, 128, 128, 256)
32: stage1_unit3_relu1 (?, 128, 128, 256)
33: stage1_unit3_conv1 (?, 128, 128, 64)
34: stage1_unit3_bn2 (?, 128, 128, 64)
35: stage1_unit3_relu2 (?, 128, 128, 64)
36: zero_padding2d_5 (?, 130, 130, 64)
37: stage1_unit3_conv2 (?, 128, 128, 64)
38: stage1_unit3_bn3 (?, 128, 128, 64)
39: stage1_unit3_relu3 (?, 128, 128, 64)
40: stage1_unit3_conv3 (?, 128, 128, 256)
41: add_3 (?, 128, 128, 256)
42: stage2_unit1_bn1 (?, 128, 128, 256)
43: stage2_unit1_relu1 (?, 128, 128, 256)
44: stage2_unit1_conv1 (?, 128, 128, 128)
45: stage2_unit1_bn2 (?, 128, 128, 128)
46: stage2_unit1_relu2 (?, 128, 128, 128)
47: zero_padding2d_6 (?, 130, 130, 128)
48: stage2_unit1_conv2 (?, 64, 64, 128)
49: stage2_unit1_bn3 (?, 64, 64, 128)
50: stage2_unit1_relu3 (?, 64, 64, 128)
51: stage2_unit1_conv3 (?, 64, 64, 512)
52: stage2_unit1_sc (?, 64, 64, 512)
53: add_4 (?, 64, 64, 512)
54: stage2_unit2_bn1 (?, 64, 64, 512)
55: stage2_unit2_relu1 (?, 64, 64, 512)
56: stage2_unit2_conv1 (?, 64, 64, 128)
57: stage2_unit2_bn2 (?, 64, 64, 128)
58: stage2_unit2_relu2 (?, 64, 64, 128)
59: zero_padding2d_7 (?, 66, 66, 128)
60: stage2_unit2_conv2 (?, 64, 64, 128)
61: stage2_unit2_bn3 (?, 64, 64, 128)
62: stage2_unit2_relu3 (?, 64, 64, 128)
63: stage2_unit2_conv3 (?, 64, 64, 512)
64: add_5 (?, 64, 64, 512)
65: stage2_unit3_bn1 (?, 64, 64, 512)
66: stage2_unit3_relu1 (?, 64, 64, 512)
67: stage2_unit3_conv1 (?, 64, 64, 128)
68: stage2_unit3_bn2 (?, 64, 64, 128)
69: stage2_unit3_relu2 (?, 64, 64, 128)
70: zero_padding2d_8 (?, 66, 66, 128)
71: stage2_unit3_conv2 (?, 64, 64, 128)
72: stage2_unit3_bn3 (?, 64, 64, 128)
73: stage2_unit3_relu3 (?, 64, 64, 128)
74: stage2_unit3_conv3 (?, 64, 64, 512)
75: add_6 (?, 64, 64, 512)
76: stage2_unit4_bn1 (?, 64, 64, 512)
77: stage2_unit4_relu1 (?, 64, 64, 512)
78: stage2_unit4_conv1 (?, 64, 64, 128)
79: stage2_unit4_bn2 (?, 64, 64, 128)
80: stage2_unit4_relu2 (?, 64, 64, 128)
81: zero_padding2d_9 (?, 66, 66, 128)
82: stage2_unit4_conv2 (?, 64, 64, 128)
83: stage2_unit4_bn3 (?, 64, 64, 128)
84: stage2_unit4_relu3 (?, 64, 64, 128)
85: stage2_unit4_conv3 (?, 64, 64, 512)
86: add_7 (?, 64, 64, 512)
87: stage3_unit1_bn1 (?, 64, 64, 512)
88: stage3_unit1_relu1 (?, 64, 64, 512)
89: stage3_unit1_conv1 (?, 64, 64, 256)
90: stage3_unit1_bn2 (?, 64, 64, 256)
91: stage3_unit1_relu2 (?, 64, 64, 256)
92: zero_padding2d_10 (?, 66, 66, 256)
93: stage3_unit1_conv2 (?, 32, 32, 256)
94: stage3_unit1_bn3 (?, 32, 32, 256)
95: stage3_unit1_relu3 (?, 32, 32, 256)
96: stage3_unit1_conv3 (?, 32, 32, 1024)
97: stage3_unit1_sc (?, 32, 32, 1024)
98: add_8 (?, 32, 32, 1024)
99: stage3_unit2_bn1 (?, 32, 32, 1024)
100: stage3_unit2_relu1 (?, 32, 32, 1024)
101: stage3_unit2_conv1 (?, 32, 32, 256)
102: stage3_unit2_bn2 (?, 32, 32, 256)
103: stage3_unit2_relu2 (?, 32, 32, 256)
104: zero_padding2d_11 (?, 34, 34, 256)
105: stage3_unit2_conv2 (?, 32, 32, 256)
106: stage3_unit2_bn3 (?, 32, 32, 256)
107: stage3_unit2_relu3 (?, 32, 32, 256)
108: stage3_unit2_conv3 (?, 32, 32, 1024)
109: add_9 (?, 32, 32, 1024)
110: stage3_unit3_bn1 (?, 32, 32, 1024)
111: stage3_unit3_relu1 (?, 32, 32, 1024)
112: stage3_unit3_conv1 (?, 32, 32, 256)
113: stage3_unit3_bn2 (?, 32, 32, 256)
114: stage3_unit3_relu2 (?, 32, 32, 256)
115: zero_padding2d_12 (?, 34, 34, 256)
116: stage3_unit3_conv2 (?, 32, 32, 256)
117: stage3_unit3_bn3 (?, 32, 32, 256)
118: stage3_unit3_relu3 (?, 32, 32, 256)
119: stage3_unit3_conv3 (?, 32, 32, 1024)
120: add_10 (?, 32, 32, 1024)
121: stage3_unit4_bn1 (?, 32, 32, 1024)
122: stage3_unit4_relu1 (?, 32, 32, 1024)
123: stage3_unit4_conv1 (?, 32, 32, 256)
124: stage3_unit4_bn2 (?, 32, 32, 256)
125: stage3_unit4_relu2 (?, 32, 32, 256)
126: zero_padding2d_13 (?, 34, 34, 256)
127: stage3_unit4_conv2 (?, 32, 32, 256)
128: stage3_unit4_bn3 (?, 32, 32, 256)
129: stage3_unit4_relu3 (?, 32, 32, 256)
130: stage3_unit4_conv3 (?, 32, 32, 1024)
131: add_11 (?, 32, 32, 1024)
132: stage3_unit5_bn1 (?, 32, 32, 1024)
133: stage3_unit5_relu1 (?, 32, 32, 1024)
134: stage3_unit5_conv1 (?, 32, 32, 256)
135: stage3_unit5_bn2 (?, 32, 32, 256)
136: stage3_unit5_relu2 (?, 32, 32, 256)
137: zero_padding2d_14 (?, 34, 34, 256)
138: stage3_unit5_conv2 (?, 32, 32, 256)
139: stage3_unit5_bn3 (?, 32, 32, 256)
140: stage3_unit5_relu3 (?, 32, 32, 256)
141: stage3_unit5_conv3 (?, 32, 32, 1024)
142: add_12 (?, 32, 32, 1024)
143: stage3_unit6_bn1 (?, 32, 32, 1024)
144: stage3_unit6_relu1 (?, 32, 32, 1024)
145: stage3_unit6_conv1 (?, 32, 32, 256)
146: stage3_unit6_bn2 (?, 32, 32, 256)
147: stage3_unit6_relu2 (?, 32, 32, 256)
148: zero_padding2d_15 (?, 34, 34, 256)
149: stage3_unit6_conv2 (?, 32, 32, 256)
150: stage3_unit6_bn3 (?, 32, 32, 256)
151: stage3_unit6_relu3 (?, 32, 32, 256)
152: stage3_unit6_conv3 (?, 32, 32, 1024)
153: add_13 (?, 32, 32, 1024)
154: stage4_unit1_bn1 (?, 32, 32, 1024)
155: stage4_unit1_relu1 (?, 32, 32, 1024)
156: stage4_unit1_conv1 (?, 32, 32, 512)
157: stage4_unit1_bn2 (?, 32, 32, 512)
158: stage4_unit1_relu2 (?, 32, 32, 512)
159: zero_padding2d_16 (?, 34, 34, 512)
160: stage4_unit1_conv2 (?, 16, 16, 512)
161: stage4_unit1_bn3 (?, 16, 16, 512)
162: stage4_unit1_relu3 (?, 16, 16, 512)
163: stage4_unit1_conv3 (?, 16, 16, 2048)
164: stage4_unit1_sc (?, 16, 16, 2048)
165: add_14 (?, 16, 16, 2048)
166: stage4_unit2_bn1 (?, 16, 16, 2048)
167: stage4_unit2_relu1 (?, 16, 16, 2048)
168: stage4_unit2_conv1 (?, 16, 16, 512)
169: stage4_unit2_bn2 (?, 16, 16, 512)
170: stage4_unit2_relu2 (?, 16, 16, 512)
171: zero_padding2d_17 (?, 18, 18, 512)
172: stage4_unit2_conv2 (?, 16, 16, 512)
173: stage4_unit2_bn3 (?, 16, 16, 512)
174: stage4_unit2_relu3 (?, 16, 16, 512)
175: stage4_unit2_conv3 (?, 16, 16, 2048)
176: add_15 (?, 16, 16, 2048)
177: stage4_unit3_bn1 (?, 16, 16, 2048)
178: stage4_unit3_relu1 (?, 16, 16, 2048)
179: stage4_unit3_conv1 (?, 16, 16, 512)
180: stage4_unit3_bn2 (?, 16, 16, 512)
181: stage4_unit3_relu2 (?, 16, 16, 512)
182: zero_padding2d_18 (?, 18, 18, 512)
183: stage4_unit3_conv2 (?, 16, 16, 512)
184: stage4_unit3_bn3 (?, 16, 16, 512)
185: stage4_unit3_relu3 (?, 16, 16, 512)
186: stage4_unit3_conv3 (?, 16, 16, 2048)
187: add_16 (?, 16, 16, 2048)
188: bn1 (?, 16, 16, 2048)
189: relu1 (?, 16, 16, 2048)
