0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/luciana/Documents/ICTP/20celulas_simula_red_alta_c_testbemch_verilog/project_1/project_1.sim/sim_1/impl/timing/xsim/testbench_veri_time_impl.v,1609255996,verilog,,C:/Users/luciana/Documents/ICTP/20celulas_simula_red_alta_c_testbemch_verilog/project_1/project_1.srcs/sim_1/new/testbench_veri.v,,FF_D;FF_D_18;FF_D_19;FF_D_20;FF_D_21;FF_D_22;FF_D_23;FF_D_24;FF_D_25;FF_D_26;FF_D_27;FF_D_28;FF_D_29;FF_D_30;FF_D_31;FF_D_32;FF_D_33;FF_D_34;FF_D_35;FF_D_36;FF_D_37;FF_D_38;FF_D_39;FF_D_40;FF_D_41;FF_D_42;FF_D_43;FF_D_44;FF_D_45;FF_D_46;FF_D_47;FF_D_48;FF_D_49;FF_D_50;FF_D_51;FF_D_52;FF_D_53;FF_D_54;FF_D_55;FF_D_56;Red_CA;celula;celula__parameterized0;celula__parameterized0_0;celula__parameterized0_1;celula__parameterized0_10;celula__parameterized0_11;celula__parameterized0_12;celula__parameterized0_13;celula__parameterized0_14;celula__parameterized0_15;celula__parameterized0_16;celula__parameterized0_17;celula__parameterized0_2;celula__parameterized0_3;celula__parameterized0_4;celula__parameterized0_5;celula__parameterized0_6;celula__parameterized0_7;celula__parameterized0_8;celula__parameterized0_9;glbl;ngate;ngate__1;ngate__10;ngate__100;ngate__101;ngate__102;ngate__103;ngate__104;ngate__105;ngate__106;ngate__107;ngate__108;ngate__109;ngate__11;ngate__110;ngate__111;ngate__112;ngate__113;ngate__114;ngate__115;ngate__116;ngate__117;ngate__118;ngate__119;ngate__12;ngate__120;ngate__121;ngate__122;ngate__123;ngate__124;ngate__125;ngate__126;ngate__127;ngate__128;ngate__129;ngate__13;ngate__130;ngate__131;ngate__132;ngate__133;ngate__134;ngate__135;ngate__136;ngate__137;ngate__138;ngate__139;ngate__14;ngate__140;ngate__141;ngate__142;ngate__143;ngate__144;ngate__145;ngate__146;ngate__147;ngate__148;ngate__149;ngate__15;ngate__150;ngate__151;ngate__152;ngate__153;ngate__154;ngate__155;ngate__156;ngate__157;ngate__158;ngate__159;ngate__16;ngate__17;ngate__18;ngate__19;ngate__2;ngate__20;ngate__21;ngate__22;ngate__23;ngate__24;ngate__25;ngate__26;ngate__27;ngate__28;ngate__29;ngate__3;ngate__30;ngate__31;ngate__32;ngate__33;ngate__34;ngate__35;ngate__36;ngate__37;ngate__38;ngate__39;ngate__4;ngate__40;ngate__41;ngate__42;ngate__43;ngate__44;ngate__45;ngate__46;ngate__47;ngate__48;ngate__49;ngate__5;ngate__50;ngate__51;ngate__52;ngate__53;ngate__54;ngate__55;ngate__56;ngate__57;ngate__58;ngate__59;ngate__6;ngate__60;ngate__61;ngate__62;ngate__63;ngate__64;ngate__65;ngate__66;ngate__67;ngate__68;ngate__69;ngate__7;ngate__70;ngate__71;ngate__72;ngate__73;ngate__74;ngate__75;ngate__76;ngate__77;ngate__78;ngate__79;ngate__8;ngate__80;ngate__81;ngate__82;ngate__83;ngate__84;ngate__85;ngate__86;ngate__87;ngate__88;ngate__89;ngate__9;ngate__90;ngate__91;ngate__92;ngate__93;ngate__94;ngate__95;ngate__96;ngate__97;ngate__98;ngate__99,,,,,,,,
C:/Users/luciana/Documents/ICTP/20celulas_simula_red_alta_c_testbemch_verilog/project_1/project_1.srcs/sim_1/new/testbench_veri.v,1609255073,verilog,,,,testbench_veri,,,,,,,,
