void setup() {
  DDRD |= (1 << DDD2) | (1 << DDD3) | (1 << DDD4);

  TCCR0A = 0;
  TCCR0B = 0;
  TCNT0 = 0;
  OCR0A = 249;
  TCCR0A |= (1 << WGM01);
  TCCR0B |= (1 << CS01) | (1 << CS00);
  TIMSK0 |= (1 << OCIE0A);

  TCCR1A = 0;
  TCCR1B = 0;
  TCNT1 = 0;
  OCR1A = 15624;
  TCCR1B |= (1 << WGM12);
  TCCR1B |= (1 << CS12) | (1 << CS10);
  TIMSK1 |= (1 << OCIE1A);

  TCCR2A = 0;
  TCCR2B = 0;
  TCNT2 = 0;
  OCR2A = 124;
  TCCR2A |= (1 << WGM21);
  TCCR2B |= (1 << CS22) | (1 << CS20);
  TIMSK2 |= (1 << OCIE2A);

  sei();
}

void loop() {}

ISR(TIMER0_COMPA_vect) {
  static uint16_t count0 = 0;
  if (++count0 >= 500) {
    PORTD ^= (1 << PORTD2);
    count0 = 0;
  }
}

ISR(TIMER1_COMPA_vect) {
  PORTD ^= (1 << PORTD3);
}

ISR(TIMER2_COMPA_vect) {
  static uint16_t count2 = 0;
  if (++count2 >= 250) {
    PORTD ^= (1 << PORTD4);
    count2 = 0;
  }
}
