// Seed: 3962254535
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output logic id_2,
    output tri0 id_3
);
  bit id_5;
  ;
  assign id_5 = 1 < 1;
  wire id_6;
  initial begin : LABEL_0
    id_5 <= (id_5);
    id_2 <= id_6;
    if (1) begin : LABEL_1
      id_2 <= -1;
    end
  end
  logic id_7;
  ;
  logic id_8;
  ;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri id_9,
    output supply1 id_10,
    input wor id_11,
    output logic id_12,
    output tri id_13
);
  always id_12 <= #1 id_7;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_4
  );
endmodule
