module top_module(
    output reg zero = 0);
  
  always @*
    zero = 0;
  
endmodule
