//
// Copyright (C) 2015-2019  Markus Hiienkari <mhiienka@niksula.hut.fi>
//
// This file is part of Open Source Scan Converter project.
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
//

#ifndef AV_CONTROLLER_H_
#define AV_CONTROLLER_H_

#include "avconfig.h"
#include "sysconfig.h"
#include "sc_config_regs.h"
#include "osd_generator_regs.h"
#include "pll_reconfig_regs.h"

// sys_ctrl bits
#define LT_ACTIVE                   (1<<15)
#define LT_ARMED                    (1<<14)
#define LT_MODE_OFFS                12
#define REMOTE_EVENT                (1<<8)
#define SD_SPI_SS_N                 (1<<7)
#define LCD_CS_N                    (1<<6)
#define LCD_RS                      (1<<5)
#define LCD_BL                      (1<<4)
#define LCD_BL_TIMEOUT_OFFS         2
#define VIDGEN_OFF                  (1<<1)
#define AV_RESET_N                  (1<<0)

// Sound Box added


#define LT_CTRL_MASK    0xf000

// HDMI_TX definitions
#define HDMITX_MODE_MASK            0x00040000

#define PLL_ACTIVECLK_MASK          0x00080000

#define TX_PIXELREP_DISABLE         0
#define TX_PIXELREP_2X              1
#define TX_PIXELREP_4X              3

// FPGA macros
#define FPGA_V_MULTMODE_1X          0
#define FPGA_V_MULTMODE_2X          1
#define FPGA_V_MULTMODE_3X          2
#define FPGA_V_MULTMODE_4X          3
#define FPGA_V_MULTMODE_5X          4

#define FPGA_H_MULTMODE_FULLWIDTH   0
#define FPGA_H_MULTMODE_ASPECTFIX   1
#define FPGA_H_MULTMODE_OPTIMIZED   2
#define FPGA_H_MULTMODE_OPTIMIZED_1X 3

#define AUTO_OFF                    0
#define AUTO_CURRENT_INPUT          1
#define AUTO_MAX_COUNT            100
#define AUTO_CURRENT_MAX_COUNT      6

#define PLL_CONFIG_VG               0
#define PLL_CONFIG_2X_5X            1
#define PLL_CONFIG_3X_4X            2

// In reverse order of importance
typedef enum {
    NO_CHANGE           = 0,
    SC_CONFIG_CHANGE    = 1,
    MODE_CHANGE         = 2,
    TX_MODE_CHANGE      = 3,
    ACTIVITY_CHANGE     = 4
} status_t;

typedef enum {
    TX_HDMI_RGB         = 0,
    TX_HDMI_YCBCR444    = 1,
    TX_DVI              = 2
} tx_mode_t;

typedef struct {
    alt_u32 data[5];
} pll_config_t;

//TODO: transform binary values into flags
typedef struct {
    alt_u32 totlines;
    alt_u32 clkcnt;
    alt_u8 progressive;
    alt_u8 macrovis;
    alt_8 id;
    alt_u8 sync_active;
    alt_u8 fpga_vmultmode;
    alt_u8 fpga_hmultmode;
    alt_u8 tx_pixelrep;
    alt_u8 hdmitx_pixr_ifr;
    alt_u8 hdmitx_pclk_level;
    HDMI_Video_Type hdmitx_vic;
    alt_u8 sample_mult;
    alt_u8 sample_sel;
    alt_u8 hsync_cut;
    alt_u16 h_mult_total;
    mode_flags target_lm;
    avinput_t avinput;
    alt_u8 pll_config;
    // Current configuration
    avconfig_t cc;
} avmode_t;

inline void lcd_write_menu();
inline void lcd_write_status();

int load_profile();
int save_profile();

int latency_test();

#endif
