<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">faults.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2x86_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2003-2007 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2faults_8hh.html">arch/x86/faults.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;arch/x86/generated/decoder.hh&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2isa__traits_8hh.html">arch/x86/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="symtab_8hh.html">base/loader/symtab.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;debug/Faults.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86FaultBase.html#a5218b4b0e0bc2052ff36ed6fb6e24378">   55</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1X86FaultBase.html#a5218b4b0e0bc2052ff36ed6fb6e24378">X86FaultBase::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> * tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            <a class="code" href="classFaultBase.html#abc0bfc0aefe9dbfd0393c010b9273e72">FaultBase::invoke</a>(tc, inst);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        }</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> pcState = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a> = pcState.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>();</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;RIP %#x: vector %d: %s\n&quot;</span>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                pc, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#aa1e291c91c9302038bb849ea5fcc824a">describe</a>());</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="keyword">using namespace </span>X86ISAInst::RomLabels;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        HandyM5Reg m5reg = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> entry;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordflow">if</span> (m5reg.mode == LongMode) {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1X86FaultBase.html#ae4ead39fc4f23049c0cf3bce49eb0206">isSoft</a>()) {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                entry = extern_label_longModeSoftInterrupt;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                entry = extern_label_longModeInterrupt;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            entry = extern_label_legacyModeInterrupt;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a>(1), <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a>(7), pc);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a> != (uint64_t)(-1)) {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            <span class="keywordflow">if</span> (m5reg.mode == LongMode) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                entry = extern_label_longModeInterruptWithError;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Legacy mode interrupts with error codes &quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                        <span class="stringliteral">&quot;aren&#39;t implementde.\n&quot;</span>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            <span class="comment">// Software interrupts shouldn&#39;t have error codes. If one</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            <span class="comment">// does, there would need to be microcode to set it up.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            assert(!<a class="code" href="classX86ISA_1_1X86FaultBase.html#ae4ead39fc4f23049c0cf3bce49eb0206">isSoft</a>());</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a>(15), <a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        pcState.<a class="code" href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">upc</a>(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry));</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        pcState.<a class="code" href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">nupc</a>(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry) + 1);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pcState);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    std::string</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86FaultBase.html#aa1e291c91c9302038bb849ea5fcc824a">   98</a></span>&#160;    <a class="code" href="classX86ISA_1_1X86FaultBase.html#aa1e291c91c9302038bb849ea5fcc824a">X86FaultBase::describe</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;%s&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac9d90aec34c4330a7305dead5a355d98">mnemonic</a>());</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a> != (uint64_t)(-1)) {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;(%#x)&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86Trap.html#ae1ec8d7d07b4eae73f04145743bdad8d">  109</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1X86Trap.html#ae1ec8d7d07b4eae73f04145743bdad8d">X86Trap::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> * tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="classX86ISA_1_1X86FaultBase.html#a5218b4b0e0bc2052ff36ed6fb6e24378">X86FaultBase::invoke</a>(tc);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="comment">// This is the same as a fault, but it happens -after- the</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="comment">// instruction.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        pc.<a class="code" href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">uEnd</a>();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86Abort.html#a62a955d87cdbe95770a1ebf7a18281f5">  121</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1X86Abort.html#a62a955d87cdbe95770a1ebf7a18281f5">X86Abort::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> * tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Abort exception!&quot;</span>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classX86ISA_1_1InvalidOpcode.html#ae9e0386d432326a968213744f6e165f1">  127</a></span>&#160;    <a class="code" href="classX86ISA_1_1InvalidOpcode.html#ae9e0386d432326a968213744f6e165f1">InvalidOpcode::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> * tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <a class="code" href="classX86ISA_1_1X86FaultBase.html#a5218b4b0e0bc2052ff36ed6fb6e24378">X86Fault::invoke</a>(tc, inst);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unrecognized/invalid instruction executed:\n %s&quot;</span>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                    inst-&gt;<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PageFault.html#a68dc73c74385fa4670feb2611ab88185">  137</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1PageFault.html#a68dc73c74385fa4670feb2611ab88185">PageFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> * tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <span class="comment">/* Invalidate any matching TLB entries before handling the page fault */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">getITBPtr</a>()-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(<a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, 0);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">getDTBPtr</a>()-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(<a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, 0);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            HandyM5Reg m5reg = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            <a class="code" href="classX86ISA_1_1X86FaultBase.html#a5218b4b0e0bc2052ff36ed6fb6e24378">X86FaultBase::invoke</a>(tc);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            <span class="comment">/*</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">             * If something bad happens while trying to enter the page fault</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">             * handler, I&#39;m pretty sure that&#39;s a double fault and then all</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">             * bets are off. That means it should be safe to update this</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">             * state now.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">             */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <span class="keywordflow">if</span> (m5reg.mode == LongMode) {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, (uint32_t)<a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            PageFaultErrorCode code = <a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *modeStr = <span class="stringliteral">&quot;&quot;</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="keywordflow">if</span> (code.fetch)</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                modeStr = <span class="stringliteral">&quot;execute&quot;</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (code.write)</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                modeStr = <span class="stringliteral">&quot;write&quot;</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                modeStr = <span class="stringliteral">&quot;read&quot;</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="comment">// print information about what we are panic&#39;ing on</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            <span class="keywordflow">if</span> (!inst) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to %s unmapped address %#x.\n&quot;</span>, modeStr, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to %s unmapped address %#x.\nPC: %#x, Instr: %s&quot;</span>,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                      modeStr, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc(),</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                      inst-&gt;<a class="code" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">disassemble</a>(tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc(), <a class="code" href="symtab_8cc.html#abece40c619c717eea028f1339f0c31b9">debugSymbolTable</a>));</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    std::string</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classX86ISA_1_1PageFault.html#a7b285989e5f70cea2e28712d30b11d6b">  178</a></span>&#160;    <a class="code" href="classX86ISA_1_1PageFault.html#a7b285989e5f70cea2e28712d30b11d6b">PageFault::describe</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;%s at %#x&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#aa1e291c91c9302038bb849ea5fcc824a">X86FaultBase::describe</a>(), <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classX86ISA_1_1InitInterrupt.html#a97327dc748d9aa7731858a18000e0c1d">  186</a></span>&#160;    <a class="code" href="classX86ISA_1_1InitInterrupt.html#a97327dc748d9aa7731858a18000e0c1d">InitInterrupt::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Init interrupt.\n&quot;</span>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="comment">// The otherwise unmodified integer registers should be set to 0.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> = 0; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> &lt; <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>++) {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>, 0);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        CR0 newCR0 = 1 &lt;&lt; 4;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        newCR0.cd = cr0.cd;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        newCR0.nw = cr0.nw;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, newCR0);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, 0);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>, 0);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>, 0);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>, 0x0000000000000002ULL);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, 0);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        SegAttr dataAttr = 0;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        dataAttr.dpl = 0;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        dataAttr.unusable = 0;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        dataAttr.defaultSize = 0;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        dataAttr.longMode = 0;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        dataAttr.avl = 0;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        dataAttr.granularity = 0;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        dataAttr.present = 1;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        dataAttr.type = 3;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        dataAttr.writable = 1;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        dataAttr.readable = 1;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        dataAttr.expandDown = 0;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        dataAttr.system = 1;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = 0; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> != <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">NUM_SEGMENTREGS</a>; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>++) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0xffff);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), dataAttr);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        SegAttr codeAttr = 0;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        codeAttr.dpl = 0;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        codeAttr.unusable = 0;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        codeAttr.defaultSize = 0;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        codeAttr.longMode = 0;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        codeAttr.avl = 0;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        codeAttr.granularity = 0;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        codeAttr.present = 1;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        codeAttr.type = 10;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        codeAttr.writable = 0;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        codeAttr.readable = 1;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        codeAttr.expandDown = 0;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        codeAttr.system = 1;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>, 0xf000);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                0x00000000ffff0000ULL);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">MISCREG_CS_EFF_BASE</a>,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                0x00000000ffff0000ULL);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="comment">// This has the base value pre-added.</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa29b47518980963b35b6993d31e2efc95">MISCREG_CS_LIMIT</a>, 0xffffffff);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>, codeAttr);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>(0x000000000000fff0ULL + tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>));</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(<a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, 0);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, 0xffff);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">MISCREG_IDTR_BASE</a>, 0);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5">MISCREG_IDTR_LIMIT</a>, 0xffff);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        SegAttr tslAttr = 0;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        tslAttr.present = 1;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        tslAttr.type = 2; <span class="comment">// LDT</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>, 0);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf">MISCREG_TSL_BASE</a>, 0);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa595a9457d9f3a96e9bf7a24e84232613">MISCREG_TSL_LIMIT</a>, 0xffff);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c">MISCREG_TSL_ATTR</a>, tslAttr);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        SegAttr trAttr = 0;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        trAttr.present = 1;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        trAttr.type = 3; <span class="comment">// Busy 16-bit TSS</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>, 0);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">MISCREG_TR_BASE</a>, 0);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827">MISCREG_TR_LIMIT</a>, 0xffff);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382">MISCREG_TR_ATTR</a>, trAttr);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="comment">// This value should be the family/model/stepping of the processor.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <span class="comment">// (page 418). It should be consistent with the value from CPUID, but</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="comment">// the actual value probably doesn&#39;t matter much.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(INTREG_RDX, 0);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">MISCREG_DR0</a>, 0);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">MISCREG_DR1</a>, 0);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">MISCREG_DR2</a>, 0);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">MISCREG_DR3</a>, 0);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>, 0x00000000ffff0ff0ULL);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>, 0x0000000000000400ULL);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, 0x1f80);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="comment">// Flag all elements on the x87 stack as empty.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">MISCREG_FTW</a>, 0xFFFF);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="comment">// Update the handy M5 Reg.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>, 0);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> entry = X86ISAInst::RomLabels::extern_label_initIntHalt;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>.upc(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry));</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>.nupc(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry) + 1);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(<a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classX86ISA_1_1StartupInterrupt.html#aefab7e5dcc52facefcd51a858f60eca3">  304</a></span>&#160;    <a class="code" href="classX86ISA_1_1StartupInterrupt.html#aefab7e5dcc52facefcd51a858f60eca3">StartupInterrupt::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Startup interrupt with vector %#x.\n&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        HandyM5Reg m5Reg = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="keywordflow">if</span> (m5Reg.mode != LegacyMode || m5Reg.submode != <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">RealMode</a>) {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Startup IPI recived outside of real mode. &quot;</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                    <span class="stringliteral">&quot;Don&#39;t know what to do. %d, %d&quot;</span>, m5Reg.mode, m5Reg.submode);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a> &lt;&lt; 8);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a> &lt;&lt; 12);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">MISCREG_CS_EFF_BASE</a>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a> &lt;&lt; 12);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="comment">// This has the base value pre-added.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa29b47518980963b35b6993d31e2efc95">MISCREG_CS_LIMIT</a>, 0xffff);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>));</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;} <span class="comment">// namespace X86ISA</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">X86ISA::MISCREG_DR7</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00133">misc.hh:133</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html"><div class="ttname"><a href="classX86ISA_1_1PCState.html">X86ISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00289">types.hh:289</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab9d855bdf981520272fd8c2219dbd039"><div class="ttname"><a href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">X86ISA::index</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00095">types.hh:95</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">X86ISA::MISCREG_FTW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00385">misc.hh:385</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">X86ISA::MISCREG_CR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00109">misc.hh:109</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">X86ISA::MISCREG_CS_EFF_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00333">misc.hh:333</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb"><div class="ttname"><a href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">X86ISA::RealMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00196">types.hh:196</a></div></div>
<div class="ttc" id="classThreadContext_html_a53bfdd465a582069be1d45a0e5ecf3c8"><div class="ttname"><a href="classThreadContext.html#a53bfdd465a582069be1d45a0e5ecf3c8">ThreadContext::getDTBPtr</a></div><div class="ttdeci">virtual BaseTLB * getDTBPtr()=0</div></div>
<div class="ttc" id="classX86ISA_1_1InitInterrupt_html_a97327dc748d9aa7731858a18000e0c1d"><div class="ttname"><a href="classX86ISA_1_1InitInterrupt.html#a97327dc748d9aa7731858a18000e0c1d">X86ISA::InitInterrupt::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00186">faults.cc:186</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a862bcc8e74d74d02e7c1dd56563ad8b1"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">X86ISA::PCState::uEnd</a></div><div class="ttdeci">void uEnd()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00332">types.hh:332</a></div></div>
<div class="ttc" id="arch_2x86_2faults_8hh_html"><div class="ttname"><a href="arch_2x86_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">X86ISA::MISCREG_TSG_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00322">misc.hh:322</a></div></div>
<div class="ttc" id="classStaticInst_html_a609c53af4b2c119921c02751d41ca338"><div class="ttname"><a href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">StaticInst::disassemble</a></div><div class="ttdeci">virtual const std::string &amp; disassemble(Addr pc, const SymbolTable *symtab=0) const</div><div class="ttdoc">Return string representation of disassembled instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8cc_source.html#l00123">static_inst.cc:123</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5">X86ISA::MISCREG_IDTR_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00360">misc.hh:360</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">X86ISA::MISCREG_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00299">misc.hh:299</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">X86ISA::MISCREG_TSL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00305">misc.hh:305</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">X86ISA::MISCREG_DR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00129">misc.hh:129</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Trap_html_ae1ec8d7d07b4eae73f04145743bdad8d"><div class="ttname"><a href="classX86ISA_1_1X86Trap.html#ae1ec8d7d07b4eae73f04145743bdad8d">X86ISA::X86Trap::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00109">faults.cc:109</a></div></div>
<div class="ttc" id="symtab_8cc_html_abece40c619c717eea028f1339f0c31b9"><div class="ttname"><a href="symtab_8cc.html#abece40c619c717eea028f1339f0c31b9">debugSymbolTable</a></div><div class="ttdeci">SymbolTable * debugSymbolTable</div><div class="ttdoc">Global unified debugging symbol table (for target). </div><div class="ttdef"><b>Definition:</b> <a href="symtab_8cc_source.html#l00045">symtab.cc:45</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86FaultBase_html_a6f781119f864971212e83a4a09b15d5a"><div class="ttname"><a href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">X86ISA::X86FaultBase::errorCode</a></div><div class="ttdeci">uint64_t errorCode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8hh_source.html#l00059">faults.hh:59</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a8ac182ad91546850131c4266e33f18dc"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a8ac182ad91546850131c4266e33f18dc">GenericISA::UPCState::upc</a></div><div class="ttdeci">MicroPC upc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00205">types.hh:205</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86FaultBase_html_ae4ead39fc4f23049c0cf3bce49eb0206"><div class="ttname"><a href="classX86ISA_1_1X86FaultBase.html#ae4ead39fc4f23049c0cf3bce49eb0206">X86ISA::X86FaultBase::isSoft</a></div><div class="ttdeci">virtual bool isSoft()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8hh_source.html#l00083">faults.hh:83</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">X86ISA::MISCREG_CR4</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00111">misc.hh:111</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa595a9457d9f3a96e9bf7a24e84232613"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa595a9457d9f3a96e9bf7a24e84232613">X86ISA::MISCREG_TSL_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00355">misc.hh:355</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">X86ISA::MISCREG_TR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00309">misc.hh:309</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">X86ISA::MISCREG_EFER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00247">misc.hh:247</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abb8ec3742a54286da349c98a1a9c9755"><div class="ttname"><a href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">X86ISA::MISCREG_SEG_ATTR</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_ATTR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00535">misc.hh:535</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">X86ISA::MISCREG_CS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00315">misc.hh:315</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af93c7fd7ac0d329975952ac0c2a97f98"><div class="ttname"><a href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">X86ISA::MISCREG_SEG_LIMIT</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_LIMIT(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00528">misc.hh:528</a></div></div>
<div class="ttc" id="x86_2isa__traits_8hh_html"><div class="ttname"><a href="x86_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c">X86ISA::MISCREG_TSL_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00371">misc.hh:371</a></div></div>
<div class="ttc" id="classX86ISA_1_1StartupInterrupt_html_aefab7e5dcc52facefcd51a858f60eca3"><div class="ttname"><a href="classX86ISA_1_1StartupInterrupt.html#aefab7e5dcc52facefcd51a858f60eca3">X86ISA::StartupInterrupt::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00304">faults.cc:304</a></div></div>
<div class="ttc" id="classThreadContext_html_a2a9e2f3b0b81225d34ce2e840dbc43eb"><div class="ttname"><a href="classThreadContext.html#a2a9e2f3b0b81225d34ce2e840dbc43eb">ThreadContext::getITBPtr</a></div><div class="ttdeci">virtual BaseTLB * getITBPtr()=0</div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa29b47518980963b35b6993d31e2efc95"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa29b47518980963b35b6993d31e2efc95">X86ISA::MISCREG_CS_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00349">misc.hh:349</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">X86ISA::MISCREG_TR_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00325">misc.hh:325</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab1b18e0fb80cdb5c2246e2ebcfb325db"><div class="ttname"><a href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ArmISA::ss</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; ss</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00059">miscregs_types.hh:59</a></div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a7a287359d6688cb50477df97dcbdd196"><div class="ttname"><a href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">X86ISA::MISCREG_SEG_SEL</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_SEL(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00507">misc.hh:507</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5bc8a695e4619ccf733d545021fe664e"><div class="ttname"><a href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">X86ISA::seg</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; seg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00084">types.hh:84</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">X86ISA::MISCREG_M5_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00139">misc.hh:139</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86FaultBase_html_ac4aad232f6bf6a841434b6b4fa07317a"><div class="ttname"><a href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">X86ISA::X86FaultBase::vector</a></div><div class="ttdeci">uint8_t vector</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8hh_source.html#l00058">faults.hh:58</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5a785ae473dda4e3a3de2cb688f208d9"><div class="ttname"><a href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a></div><div class="ttdeci">static MicroPC romMicroPC(MicroPC upc)</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00149">types.hh:149</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Abort_html_a62a955d87cdbe95770a1ebf7a18281f5"><div class="ttname"><a href="classX86ISA_1_1X86Abort.html#a62a955d87cdbe95770a1ebf7a18281f5">X86ISA::X86Abort::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00121">faults.cc:121</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">X86ISA::MISCREG_TSG_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00356">misc.hh:356</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">X86ISA::MISCREG_CS_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00365">misc.hh:365</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">X86ISA::MISCREG_RFLAGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00136">misc.hh:136</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">X86ISA::NUM_SEGMENTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00064">segment.hh:64</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">X86ISA::MISCREG_DR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00127">misc.hh:127</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">X86ISA::MISCREG_IDTR_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00326">misc.hh:326</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="symtab_8hh_html"><div class="ttname"><a href="symtab_8hh.html">symtab.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1PageFault_html_a7b285989e5f70cea2e28712d30b11d6b"><div class="ttname"><a href="classX86ISA_1_1PageFault.html#a7b285989e5f70cea2e28712d30b11d6b">X86ISA::PageFault::describe</a></div><div class="ttdeci">virtual std::string describe() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00178">faults.cc:178</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="classX86ISA_1_1X86FaultBase_html_aa1e291c91c9302038bb849ea5fcc824a"><div class="ttname"><a href="classX86ISA_1_1X86FaultBase.html#aa1e291c91c9302038bb849ea5fcc824a">X86ISA::X86FaultBase::describe</a></div><div class="ttdeci">virtual std::string describe() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00098">faults.cc:98</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a310d36d3d8ec55a84d807cb7e1edf7d6"><div class="ttname"><a href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">X86ISA::MISCREG_SEG_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00514">misc.hh:514</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86FaultBase_html_ac9d90aec34c4330a7305dead5a355d98"><div class="ttname"><a href="classX86ISA_1_1X86FaultBase.html#ac9d90aec34c4330a7305dead5a355d98">X86ISA::X86FaultBase::mnemonic</a></div><div class="ttdeci">virtual const char * mnemonic() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8hh_source.html#l00078">faults.hh:78</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382">X86ISA::MISCREG_TR_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00375">misc.hh:375</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827">X86ISA::MISCREG_TR_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00359">misc.hh:359</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">X86ISA::MISCREG_DR6</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00132">misc.hh:132</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a8bb7e419ce07ff5a21dd4fc4a9f62dad"><div class="ttname"><a href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">X86ISA::INTREG_MICRO</a></div><div class="ttdeci">static IntRegIndex INTREG_MICRO(int index)</div><div class="ttdef"><b>Definition:</b> <a href="int_8hh_source.html#l00156">int.hh:156</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a48969e78833727c474e77163559d3cc0"><div class="ttname"><a href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">X86ISA::MISCREG_SEG_EFF_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_EFF_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00521">misc.hh:521</a></div></div>
<div class="ttc" id="classBaseTLB_html_af294952092df10be816a14152cfaa95e"><div class="ttname"><a href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB::demapPage</a></div><div class="ttdeci">virtual void demapPage(Addr vaddr, uint64_t asn)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">X86ISA::MISCREG_MXCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00382">misc.hh:382</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">X86ISA::MISCREG_DR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00128">misc.hh:128</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">X86ISA::MISCREG_CR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00110">misc.hh:110</a></div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_a66145210dc480c096932019a144deaf1"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">GenericISA::UPCState::nupc</a></div><div class="ttdeci">MicroPC nupc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00208">types.hh:208</a></div></div>
<div class="ttc" id="classX86ISA_1_1InvalidOpcode_html_ae9e0386d432326a968213744f6e165f1"><div class="ttname"><a href="classX86ISA_1_1InvalidOpcode.html#ae9e0386d432326a968213744f6e165f1">X86ISA::InvalidOpcode::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00127">faults.cc:127</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf">X86ISA::MISCREG_TSL_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00321">misc.hh:321</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">ArmISA::NUM_INTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00125">intregs.hh:125</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="classX86ISA_1_1X86FaultBase_html_a5218b4b0e0bc2052ff36ed6fb6e24378"><div class="ttname"><a href="classX86ISA_1_1X86FaultBase.html#a5218b4b0e0bc2052ff36ed6fb6e24378">X86ISA::X86FaultBase::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00055">faults.cc:55</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">X86ISA::MISCREG_DR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00126">misc.hh:126</a></div></div>
<div class="ttc" id="classFaultBase_html_abc0bfc0aefe9dbfd0393c010b9273e72"><div class="ttname"><a href="classFaultBase.html#abc0bfc0aefe9dbfd0393c010b9273e72">FaultBase::invoke</a></div><div class="ttdeci">virtual void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8cc_source.html#l00043">faults.cc:43</a></div></div>
<div class="ttc" id="classX86ISA_1_1PageFault_html_a68dc73c74385fa4670feb2611ab88185"><div class="ttname"><a href="classX86ISA_1_1PageFault.html#a68dc73c74385fa4670feb2611ab88185">X86ISA::PageFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2faults_8cc_source.html#l00137">faults.cc:137</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">X86ISA::MISCREG_CR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00107">misc.hh:107</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
