`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Hazard Module
// Tool Versions: Vivado 2017.4.1
// Description: Hazard Module is used to control flush, bubble and bypass
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  è¯†åˆ«æµæ°´çº¿ä¸­çš„æ•°æ®å†²çªï¼Œæ§åˆ¶æ•°æ®è½¬å‘ï¼Œå’Œflushã€bubbleä¿¡å·
// è¾“å…¥
    // rst               CPUçš„rstä¿¡å·
    // reg1_srcD         IDé˜¶æ®µçš„æºreg1åœ°å€
    // reg2_srcD         IDé˜¶æ®µçš„æºreg2åœ°å€
    // reg1_srcE         EXé˜¶æ®µçš„æºreg1åœ°å€
    // reg2_srcE         EXé˜¶æ®µçš„æºreg2åœ°å€
    // reg_dstE          EXé˜¶æ®µçš„ç›®çš„regåœ°å€
    // reg_dstM          MEMé˜¶æ®µçš„ç›®çš„regåœ°å€
    // reg_dstW          WBé˜¶æ®µçš„ç›®çš„regåœ°å€
    // br                æ˜¯å¦branch
    // jalr              æ˜¯å¦jalr
    // jal               æ˜¯å¦jal
    // wb_select         ÒÀ¿¿EX¶ÎµÄWBselectÀ´ÅĞ¶ÏexÖ¸ÁîÊÇ·ñÎªloadÖ¸Áî
    // reg_write_en_MEM  MEMé˜¶æ®µçš„å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡å?
    // reg_write_en_WB   WBé˜¶æ®µçš„å¯„å­˜å™¨å†™ä½¿èƒ½ä¿¡å?
// è¾“å‡º
    // flushF            IFé˜¶æ®µçš„flushä¿¡å·
    // bubbleF           IFé˜¶æ®µçš„bubbleä¿¡å·
    // flushD            IDé˜¶æ®µçš„flushä¿¡å·
    // bubbleD           IDé˜¶æ®µçš„bubbleä¿¡å·
    // flushE            EXé˜¶æ®µçš„flushä¿¡å·
    // bubbleE           EXé˜¶æ®µçš„bubbleä¿¡å·
    // flushM            MEMé˜¶æ®µçš„flushä¿¡å·
    // bubbleM           MEMé˜¶æ®µçš„bubbleä¿¡å·
    // flushW            WBé˜¶æ®µçš„flushä¿¡å·
    // bubbleW           WBé˜¶æ®µçš„bubbleä¿¡å·
    // op1_sel           00 is reg1, 01 is mem stage forwarding, 01 is wb stage forwarding
    // op2_sel           00 is reg2, 01 is mem stage forwarding, 01 is wb stage forwarding


`include "Parameters.v"   
module HarzardUnit(
    input wire rst,
    input wire [4:0] reg1_srcD, reg2_srcD, reg1_srcE, reg2_srcE, reg_dstE, reg_dstM, reg_dstW,
    input wire br, jalr, jal,
    input wire wb_select,
    input wire reg_write_en_MEM,
    input wire reg_write_en_WB,
    output reg flushF, bubbleF, flushD, bubbleD, flushE, bubbleE, flushM, bubbleM, flushW, bubbleW,
    output reg [1:0] op1_sel, op2_sel
    );

    // TODO: Complete this module
    // generate op1_sel
    always @ (*)
    begin 
        if (reg1_srcE == reg_dstM && reg_write_en_MEM == 1 && reg1_srcE != 0)
        begin
            // mem to ex forwarding, mem forwarding first
            op1_sel = 2'b01;
        end
        else if (reg1_srcE == reg_dstW && reg_write_en_WB == 1 && reg1_srcE != 0)
        begin
            // wb to ex forwarding
            op1_sel = 2'b10;
        end
        else 
        begin
            op1_sel = 2'b00;
        end
    end
    
    // generate op2_sel
    always @ (*)
    begin
        if (reg2_srcE == reg_dstM && reg_write_en_MEM == 1 && reg2_srcE != 0)
        begin
            // mem to ex forwarding, mem forwarding first
            op2_sel = 2'b01;
        end
        else if (reg2_srcE == reg_dstW && reg_write_en_WB == 1 && reg2_srcE != 0)
        begin
            // wb to ex forwarding
            op2_sel = 2'b10;
        end
        else 
        begin
            op2_sel = 2'b00;
        end
    end
    
    // generate bubbleF and flushF and bubbleD and flushD and  bubbleE and flushE
    always @ (*)
    begin
        if (rst)
        begin
            bubbleF = 0;
            flushF = 1;
            bubbleD = 0;
            flushD = 1;
            bubbleE = 0;
            flushD = 1;
        end
        else 
        begin
            if (wb_select == 1 && (reg_dstE == reg1_srcD || reg_dstE == reg2_srcD))
            begin
                // load-use type data hazard, bubble IF, bubble ID, flush EX 
                bubbleF = 1;
                flushF = 0;
                bubbleD = 1;
                flushD = 0;
                bubbleE = 0;
                flushE = 0;
            end
            // implement branch predict with default no branch
            else if (br == 1)
            begin
                // branch instruction, flush ID, 
                bubbleF = 0;
                flushF = 0;
                bubbleD = 0;
                flushD = 1;
                bubbleE = 0;
                flushE = 1;
            end
            else if (jalr == 1)
            begin
                bubbleF = 0;
                flushF = 0;
                bubbleD = 0;
                flushD = 1;
                bubbleE = 0;
                flushE = 1;
            end
            else if (jal == 1)
            begin
                bubbleF = 0;
                flushF = 0;
                bubbleD = 0;
                flushD = 1;
                bubbleE = 0;
                flushE = 0;
            end
            else
            begin
                bubbleF = 0;
                flushF = 0;
                bubbleD = 0;
                flushD = 0;
                bubbleE = 0;
                flushE = 0;
            end
        end
    end
    
    // generate bubbleM and flushM
    always @ (*)
    begin
        if (rst)
        begin
            bubbleM = 0;
            flushM = 1;
        end
        else 
        begin
            bubbleM = 0;
            flushM = 0;
        end
    end
    
    
    // generate bubbleW and flushW
    always @ (*)
    begin
        if (rst)
        begin
            bubbleW = 0;
            flushW = 1;
        end
        else 
        begin
            bubbleW = 0;
            flushW = 0;
        end
    end

endmodule